{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578088547013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578088547013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 00:55:46 2020 " "Processing started: Sat Jan 04 00:55:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578088547013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578088547013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sine_module -c sine_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off sine_module -c sine_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578088547013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1578088547611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sine_module.v(40) " "Verilog HDL information at sine_module.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1578088547681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_module " "Found entity 1: sine_module" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578088547683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578088547683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sine_module " "Elaborating entity \"sine_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578088547718 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "M sine_module.v(18) " "Verilog HDL warning at sine_module.v(18): initial value for variable M should be constant" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578088547719 "|sine_module"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q sine_module.v(18) " "Verilog HDL warning at sine_module.v(18): initial value for variable Q should be constant" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578088547720 "|sine_module"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "factorial_table sine_module.v(18) " "Verilog HDL warning at sine_module.v(18): initial value for variable factorial_table should be constant" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578088547720 "|sine_module"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "out_sin_x sine_module.v(18) " "Verilog HDL warning at sine_module.v(18): initial value for variable out_sin_x should be constant" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1578088547720 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sine_module.v(57) " "Verilog HDL assignment warning at sine_module.v(57): truncated value with size 32 to match size of target (5)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547720 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sine_module.v(81) " "Verilog HDL assignment warning at sine_module.v(81): truncated value with size 32 to match size of target (5)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547721 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 32 sine_module.v(91) " "Verilog HDL assignment warning at sine_module.v(91): truncated value with size 41 to match size of target (32)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547723 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 32 sine_module.v(92) " "Verilog HDL assignment warning at sine_module.v(92): truncated value with size 41 to match size of target (32)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547723 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 32 sine_module.v(93) " "Verilog HDL assignment warning at sine_module.v(93): truncated value with size 41 to match size of target (32)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547723 "|sine_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 32 sine_module.v(94) " "Verilog HDL assignment warning at sine_module.v(94): truncated value with size 41 to match size of target (32)" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578088547723 "|sine_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factorial_table\[8\] 0 sine_module.v(13) " "Net \"factorial_table\[8\]\" at sine_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1578088547727 "|sine_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factorial_table\[6\] 0 sine_module.v(13) " "Net \"factorial_table\[6\]\" at sine_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1578088547727 "|sine_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factorial_table\[4\] 0 sine_module.v(13) " "Net \"factorial_table\[4\]\" at sine_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1578088547727 "|sine_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factorial_table\[2\] 0 sine_module.v(13) " "Net \"factorial_table\[2\]\" at sine_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "sine_module.v" "" { Text "C:/ee314/hw_3/part_c/sine_module/sine_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1578088547727 "|sine_module"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1578088549051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/hw_3/part_c/sine_module/output_files/sine_module.map.smsg " "Generated suppressed messages file C:/ee314/hw_3/part_c/sine_module/output_files/sine_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578088549317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578088549579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578088549579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578088549813 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578088549813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578088549813 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1578088549813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578088549813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578088549952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 00:55:49 2020 " "Processing ended: Sat Jan 04 00:55:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578088549952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578088549952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578088549952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578088549952 ""}
