@W: CD638 :"/home/gabriel/ann-vhdl/src/lattice-test/network.vhd":32:8:32:16|Signal weight_n1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/gabriel/ann-vhdl/src/lattice-test/network.vhd":35:8:35:16|Signal weight_n2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/gabriel/ann-vhdl/src/lattice-test/network.vhd":38:8:38:16|Signal weight_n3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":50:2:50:5|Latch generated from process for signal sum_s(16 downto -16); possible missing assignment in an if or case statement.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":29:81:29:81|Latch generated from process for signal mult_s(31 downto -32); possible missing assignment in an if or case statement.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":29:81:29:81|Latch generated from process for signal index(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":50:2:50:5|Latch generated from process for signal input_s_1(15 downto -16); possible missing assignment in an if or case statement.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":50:2:50:5|Latch generated from process for signal input_s_0(15 downto -16); possible missing assignment in an if or case statement.
@W: CL117 :"/home/gabriel/ann-vhdl/src/lattice-test/neuron.vhd":31:66:31:71|Latch generated from process for signal done_s; possible missing assignment in an if or case statement.

