<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="favicon.ico" />
<link rel="bookmark" href="favicon.ico" type="image/x-icon"　/>
<title>Yao, Xin (辛遥)</title>
<style>
        body {
            font-family: 'Arial', sans-serif; /* 设置字体为Arial */
        }
</style>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Menu</div>
<div class="menu-item"><a href="index.html" class="current">Home</a></div>
<div class="menu-item"><a href="https://scholar.google.com/citations?hl=zh-CN&user=ccFEMjkAAAAJ&view_op=list_works&sortby=pubdate">Google Scholar</a></div>
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Yao, Xin (辛遥) </h1>
</div>
<table class="imgtable"><tr><td>
<a href="https://yaoxin-gzhu.github.io/"><img src="photo/yaoxin.jpg" alt="alt text" width="131px" height="180px" /></a>&nbsp;</td>
<td align="left">广东省青年拔尖人才 </b> <br />
广州市青年拔尖人才 </b> <br />
深圳市海外高层次人才 </b> <br />
Associate Professor (副教授) </b> <br />
Cyberspace Institute of Advanced Technology, Guangzhou University</b> <br />
网络空间安全学院, 广州大学</b> <br />
Guangzhou, China<br />
E-mail: <a href="mailto:xinyaogzhu@gzhu.edu.cn">xinyaogzhu@gzhu.edu.cn</a></p>
</td></tr></table>
<h2>About me</h2>
<p>I received PhD degree from the Department of Electronic Engineering, City University of Hong Kong, Hong Kong, in 2015. I was also a visiting research scholar of the University of Southern California, USA, in 2014. I am currently an associate professor with the Cyberspace Institute of Advanced Technology, Guangzhou University, Guangdong Province, China. 
MY research interests include network intelligent hardware acceleration, VLSI design for deep learning, and network algorithms. </p>
<h2>Research</h2>
<h3>Research interests</h3>
<ul>
<li><p>Hardware Acceleration</p>
</li>
<li><p>Network Packet Processing</p>
</li>
<li><p>Network Measurement</p>
</li>
<li><p>Artificial Intelligence (AI)</p>
</li>  
<li><p>High Peformance FPGA/IC Design</p>
</li>
</ul>
<h3>Recent publications </h3>
<ol>
<li><p>Zengxie Ma, <b>Yao Xin</b>*, Ying Chen, Zhuochen Fan, Tong Li*, Ning Hu, Qing Liao, Yi Zhao, Feng Zhang, "WisePIFinder: Efficient and Accurate Detection of Persistent and Infrequent Flows", <i>IEEE/ACM International Symposium on Quality of Service (IWQoS)</i>, 2025.</p>
</li>
<li><p>Jinshui Wang, <b>Yao Xin</b>*, Chongwu Dong, Lingfeng Qu, Yiming Ding, "ERPC: Efficient Rule Partitioning through Community Detection for Packet Classification", <i>IEEE Transactions on Network and Service Management</i>, 2025.</p>
</li>
<li><p>Ping Zhang, Zhaorui Zhang, Sheng Di, <b>Yao Xin</b>, Benben Liu, "CLLoRA: An Approach to Measure the Effects of the Context Length for LLM Fine-Tuning", <i>arXiv</i>, 2025.</p>
</li>
<li><p>Zengxie Ma, <b>Yao Xin</b>*, Ning Hu*, Tong Li, Zhaorui Zhang, Feng Zhang, "REFS : A Novel Framework for Accelerated Receive Encrypted Flow Steering", <i>The Computer Journal</i>, 2025.</p>
</li>
<li><p>Lingfeng Qu, Xu Wang*, Yuan Yuan c, Jiayu Zhou, <b>Yao Xin</b>*, "Reversible data hiding in Redundancy-Free cipher images through pixelrotation and multi-MSB replacement", <i>Journal of Information Security and Applications</i>, 2025.</p>
</li>
<li><p>Jinshui Wang, <b>Yao Xin</b>*, Lu Can, Chengjun Jia, Yiming Ding, "Evaluating Partitions in Packet Classification with the Asymmetric Metric of Disassortative Modularity", <i>Symmetry</i>, 2025.</p>
</li>
<li><p>Lu Cao, Qilong Shi, Yuxi Liu, Hanyue Zheng, <b>Yao Xin</b>, Wenjun Li, Tong Yang, Yangyang Wang, Yang Xu, Weizhe Zhang, Mingwei Xu, "Bubble Sketch: A High-performance and Memory-efficient Sketch for Finding Top-k Items in Data Streams", <i>Proceedings of the 33rd ACM International Conference on Information and Knowledge Management (CIKM)</i>, 2024.</p>

</li>
<li><p><b>Yao Xin</b>, Chengjun Jia, Wenjun Li*, Ori Rottenstreich, Yang Xu, Gaogang Xie, Zhihong Tian, Jun Li, "A Heterogeneous and Adaptive Architecture for Decision-tree-based ACL Engine on FPGA", <i>IEEE Transactions on Computers</i>, 2024.</p>
</li>
<li><p><b>Yao Xin</b>, Wenjun Li*, Chengjun Jia, Xianfeng Li, Yang Xu, Bin Liu, Zhihong Tian, Weizhe Zhang, "Recursive Multi-Tree Construction With Efficient Rule Sifting for Packet Classification on FPGA", <i>IEEE/ACM Transactions on Networking</i>, 2024.</p>
</li>
<li><p>Xiao Zheng, Yan Liu, Shuangping Zhan, <b>Yao Xin</b>, Yi Wang, "A Novel Low-Latency Scheduling Approach of Tsn for Multi-Link Rate Networking", <i>Computer Networks</i>, 2024.</p>
</li>
<li><p><b>Yao Xin</b>, Wenjun Li*, Gaogang Xie, Yang Xu, Yi Wang, "A Parallel and Updatable Architecture for FPGA-Based Packet", IEEE Micro, 2023. </p>
</li>
<li><p>Yan Liu, Dajun Zhou, Shuangping Zhan, <b>Yao Xin</b>, Jiashuo Lin, Xingbo Feng, Enze Shi, Ye Qi, Gang Chen, Junqing Zheng, Yi Wang, Xiao Zheng, "MCCQF: Low-Latency Transmission Based on IEEE 802.1 Qch For Hierarchical Networking", <i>IEEE International Conference on Communications (ICC) </i>, 2023.</p>
</li>
<li><p><b>Yao Xin</b>, Wenjun Li*, Guoming Tang, Tong Yang, Xiaohe Hu, Yi Wan, "FPGA-based Updatable Packet Classification using TSS-combined Bit-selecting Tree", <i>IEEE/ACM Transactions on Networking</i>, 2022. </p>
</li>
<li><p>Bowen Li, <b>Yao Xin</b>, Chao Li, Youneng Bao, Fanyang Meng, Yongsheng Liang, "AdderIC: Towards Low Computation Cost Image Compression", <i>Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, 2022. </p>
</li>
<li><p><b>Yao Xin</b>, Donglong Chen*, Chongyang Zeng, Weichen Zhang, Yi Wang, Ray C.C. Cheung, "High Throughput Hardware-software Heterogeneous System for RRPN Based Scene Text Detection", <i>IEEE Transactions on Computer</i>s, 2021.</p>
</li> 
<li><p><b>Yao Xin</b>, Wenjun Li*, Gaogang Xie, Yang Xu, and Yi Wang, "Updatable Packet Classification on FPGA with Bounded Worst-Case Performance", <i>IEEE Symposium on High-Performance Interconnects (HOTI)</i>, 2022. </p>
</li> 
<li><p><b>Yao Xin</b>, Guoming Tang, Donglong Chen*, Rumin Zhang, and Teng Liang, "A Versatility-Performance Balanced Hardware Architecture for Scene Text Detection", <i>2023 IEEE International Conference on Ubiquitous Intelligence and Computing (UIC)</i>, 2022. </p>
</li>   
<li><p><b>Yuxi Liu, Yao Xin</b> (co-first author), Wenjun Li*, Haoyu Song, Ori Rottenstreich, Gaogang Xie, Weichao Li and Yi Wang, "HybridTSS: A Recursive Scheme Combining Coarse-and Fine-grained Tuples for Packet Classification", <i>ACM Asia-Pacific Workshop on Networking (APNet)</i>, 2022. </p>
</li>
<li><p><b>Yao Xin</b>, Yuxi Liu, Wenjun Li*, Ruyi Yao, Yang Xu, Yi Wang, "KickTree: A Recursive Algorithmic Scheme for Packet Classification with Bounded Worst-Case Performance", <i>Proceedings of the 2021 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems (ANCS)</i>, 2021. </p>
</li>
<li><p><b>Yao Xin</b>, Wenjun Li*, Yi Wang, Song Yao, "An FPGA-based High-Throughput Packet Classification Architecture Supporting Dynamic Updates for Large-Scale Rule Sets", <i> IEEE INFOCOM - IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS)</i>, 2021. </p>
</li>
<li><p><b>Yao Xin</b>, Will X.Y. Li, Zhaorui Zhang, Ray C.C. Cheung, Dong Song, Theodore W. Berger, "An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics", <i>IEEE/ACM Transactions on Computational Biology and Bioinformatics</i>, 2015. </p>
</li>
</ol>
<p><b>Note</b>: * indicates the corresponding author.</p>
<p><a href="https://scholar.google.com/citations?hl=zh-CN&user=ccFEMjkAAAAJ&view_op=list_works&sortby=pubdate">Full list of publications in Google Scholar</a>.</p>
<h3>Academic service</h3>
<p><b>Conference</b></p>
<ul>
<li><p>Tutorial Chair of 35th IEEE International Conference on Application-specific Systems, Architectures and Processors（ASAP 2024）</p>
</li>  
</ul>
<p><b>Reviewer</b></p>
<ul>
<li><p>IEEE/ACM Transactions on Networking（ToN）</p>
</li>  
<li><p>Circuits, Systems, and Signal Processing</p>
</li>
<li><p>IEEE International Conference on High Performance Computing and Communications（HPCC）</p>
</li>
</ul>
<p><a href="https://publons.com/researcher/3034188/xiuze-zhou/">More details in Publons</a></p>
<h2>Fundings</h2>
<ol>
<li><p>Research on Scalable FPGA-based Packet Classification Technology for SmartNICs, supported by National Natural Science Foundation of China, </p></li>
<p>total grant: 500,000RMB, 2024-01~2027-12, Principal Investigator;</p>
<p>国家自然科学基金项目面上项目, 面向智能网卡的可扩展FPGA包分类技术研究, 经费: 50万元, 2024-01~2027-12, 项目负责人;</p>
</li>
<li><p>Research and Application of Key Technologies for Intelligent Operation of 5G Smart Port, Key-Area Research and Development Program of Guangdong</p>
<p>total grant: 5000,000RMB, 2021-1~2024-12, Subproject Investigator;</p>
<p>广东省重点领域研发计划项目, 5G智慧港口智能运营关键技术研究与应用, 经费: 25万元, 2021-1~2024-12, 课题负责人;</p>
</li>
<li><p>Research on Network Architecture, supported by Basic Research Enhancement Program of China, </p></li>
<p>total grant: 700,000RMB, 2021-10~2024-10, Subproject Investigator;</p>
<p>中央部委基础研究加强计划, 高安全网络体系结构, 经费: 70万元, 2021-10~2024-10, 子课题负责人;</p>
</li>
</ul>
</ol>
<h2>Granted Patents</h2>
<ol>
<li><p>Picture processing method, and task data processing method and apparatus, US Patent, 授权日：2024.09.03, 授权号：US012079662B2</p></li>
</ul>
<li><p>辛遥, 李文军, 王瑾璠, 李清, 汪漪, 一种网络包分类方法及相关装置，ZL 2021 1 1316999.7, 授权日:2022.02.01, 授权号:CN113762424B </p></li>
</ul>
<li><p>辛遥, 图片处理方法、任务数据处理方法和装置, ZL 2018 1 0980841.1, 授权日:2021.09.17, 授权公告号:CN109325494B</p></li>
</ul>
<h2>Education</h2>
<p>PhD., Electronic Engineering, Cityu University of Hong Kong</a>, 2015</p>
</ul>
<p>M.E., Electronics Science and Technology, Beihang University</a>, 2011</p>
</ul>
<p>B.E., Communication Engineering, Jilin University</a>, 2008</p>
</ul>
<h2>Work experience</h2>
<ol>
<li><p>Associate Professor, Cyberspace Institute of Advanced Technology, Guangzhou University, 2023-Present</p></li>
</ul>
<li><p>Associate Researcher, Circuits and Systems Department, Peng Cheng Laboratory, 2020-2023</p></li>
</ul>
<li><p>Senior Engineer, Data Platform Department (TEG), Tencent Technology, 2017-2020</p></li>
 </ul>
<li><p>Researcher, Fintech Research Department, GRG Banking, 2015-3017</p></li>
<ul>
</ol>
<p><br />
</td>
</tr>
</table>
</body>
</html>
