|TopLevel
CLOCK_50 => tdmamin:tdma_min.clock
CLOCK_50 => pdasp:asp_pd.clock
CLOCK_50 => corasp:asp_cor.clock
CLOCK_50 => recop:recop.clock
CLOCK_50 => play_signal:SG.clk
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
KEY[0] => recop:recop.key[0]
KEY[1] => recop:recop.key[1]
KEY[2] => recop:recop.key[2]
KEY[3] => recop:recop.key[3]
SW[0] => recop:recop.sw[0]
SW[1] => recop:recop.sw[1]
SW[2] => recop:recop.sw[2]
SW[3] => recop:recop.sw[3]
SW[4] => recop:recop.sw[4]
SW[5] => recop:recop.sw[5]
SW[6] => recop:recop.sw[6]
SW[7] => recop:recop.sw[7]
SW[8] => recop:recop.sw[8]
SW[9] => recop:recop.sw[9]
LEDR[0] << tdmamin:tdma_min.recvs[1].addr[0]
LEDR[1] << tdmamin:tdma_min.recvs[1].addr[1]
LEDR[2] << tdmamin:tdma_min.recvs[1].addr[2]
LEDR[3] << tdmamin:tdma_min.recvs[1].addr[3]
LEDR[4] << tdmamin:tdma_min.recvs[1].addr[4]
LEDR[5] << tdmamin:tdma_min.recvs[1].addr[5]
LEDR[6] << tdmamin:tdma_min.recvs[1].addr[6]
LEDR[7] << tdmamin:tdma_min.recvs[1].addr[7]
LEDR[8] << tdmamin:tdma_min.recvs[1].data[0]
LEDR[9] << pdasp:asp_pd.send.data[0]
HEX0[0] << recop:recop.hex0[0]
HEX0[1] << recop:recop.hex0[1]
HEX0[2] << recop:recop.hex0[2]
HEX0[3] << recop:recop.hex0[3]
HEX0[4] << recop:recop.hex0[4]
HEX0[5] << recop:recop.hex0[5]
HEX0[6] << recop:recop.hex0[6]
HEX1[0] << recop:recop.hex1[0]
HEX1[1] << recop:recop.hex1[1]
HEX1[2] << recop:recop.hex1[2]
HEX1[3] << recop:recop.hex1[3]
HEX1[4] << recop:recop.hex1[4]
HEX1[5] << recop:recop.hex1[5]
HEX1[6] << recop:recop.hex1[6]
HEX2[0] << recop:recop.hex2[0]
HEX2[1] << recop:recop.hex2[1]
HEX2[2] << recop:recop.hex2[2]
HEX2[3] << recop:recop.hex2[3]
HEX2[4] << recop:recop.hex2[4]
HEX2[5] << recop:recop.hex2[5]
HEX2[6] << recop:recop.hex2[6]
HEX3[0] << recop:recop.hex3[0]
HEX3[1] << recop:recop.hex3[1]
HEX3[2] << recop:recop.hex3[2]
HEX3[3] << recop:recop.hex3[3]
HEX3[4] << recop:recop.hex3[4]
HEX3[5] << recop:recop.hex3[5]
HEX3[6] << recop:recop.hex3[6]
HEX4[0] << recop:recop.hex4[0]
HEX4[1] << recop:recop.hex4[1]
HEX4[2] << recop:recop.hex4[2]
HEX4[3] << recop:recop.hex4[3]
HEX4[4] << recop:recop.hex4[4]
HEX4[5] << recop:recop.hex4[5]
HEX4[6] << recop:recop.hex4[6]
HEX5[0] << recop:recop.hex5[0]
HEX5[1] << recop:recop.hex5[1]
HEX5[2] << recop:recop.hex5[2]
HEX5[3] << recop:recop.hex5[3]
HEX5[4] << recop:recop.hex5[4]
HEX5[5] << recop:recop.hex5[5]
HEX5[6] << recop:recop.hex5[6]


|TopLevel|TdmaMin:tdma_min
clock => tdmaminslots:slots.clock
clock => tdmamininterface:interfaces:0:interface.clock
clock => tdmamininterface:interfaces:1:interface.clock
clock => tdmamininterface:interfaces:2:interface.clock
clock => tdmamininterface:interfaces:3:interface.clock
clock => tdmamininterface:interfaces:4:interface.clock
clock => tdmamininterface:interfaces:5:interface.clock
sends[5].data[0] => tdmamininterface:interfaces:5:interface.send.data[0]
sends[5].data[1] => tdmamininterface:interfaces:5:interface.send.data[1]
sends[5].data[2] => tdmamininterface:interfaces:5:interface.send.data[2]
sends[5].data[3] => tdmamininterface:interfaces:5:interface.send.data[3]
sends[5].data[4] => tdmamininterface:interfaces:5:interface.send.data[4]
sends[5].data[5] => tdmamininterface:interfaces:5:interface.send.data[5]
sends[5].data[6] => tdmamininterface:interfaces:5:interface.send.data[6]
sends[5].data[7] => tdmamininterface:interfaces:5:interface.send.data[7]
sends[5].data[8] => tdmamininterface:interfaces:5:interface.send.data[8]
sends[5].data[9] => tdmamininterface:interfaces:5:interface.send.data[9]
sends[5].data[10] => tdmamininterface:interfaces:5:interface.send.data[10]
sends[5].data[11] => tdmamininterface:interfaces:5:interface.send.data[11]
sends[5].data[12] => tdmamininterface:interfaces:5:interface.send.data[12]
sends[5].data[13] => tdmamininterface:interfaces:5:interface.send.data[13]
sends[5].data[14] => tdmamininterface:interfaces:5:interface.send.data[14]
sends[5].data[15] => tdmamininterface:interfaces:5:interface.send.data[15]
sends[5].data[16] => tdmamininterface:interfaces:5:interface.send.data[16]
sends[5].data[17] => tdmamininterface:interfaces:5:interface.send.data[17]
sends[5].data[18] => tdmamininterface:interfaces:5:interface.send.data[18]
sends[5].data[19] => tdmamininterface:interfaces:5:interface.send.data[19]
sends[5].data[20] => tdmamininterface:interfaces:5:interface.send.data[20]
sends[5].data[21] => tdmamininterface:interfaces:5:interface.send.data[21]
sends[5].data[22] => tdmamininterface:interfaces:5:interface.send.data[22]
sends[5].data[23] => tdmamininterface:interfaces:5:interface.send.data[23]
sends[5].data[24] => tdmamininterface:interfaces:5:interface.send.data[24]
sends[5].data[25] => tdmamininterface:interfaces:5:interface.send.data[25]
sends[5].data[26] => tdmamininterface:interfaces:5:interface.send.data[26]
sends[5].data[27] => tdmamininterface:interfaces:5:interface.send.data[27]
sends[5].data[28] => tdmamininterface:interfaces:5:interface.send.data[28]
sends[5].data[29] => tdmamininterface:interfaces:5:interface.send.data[29]
sends[5].data[30] => tdmamininterface:interfaces:5:interface.send.data[30]
sends[5].data[31] => tdmamininterface:interfaces:5:interface.send.data[31]
sends[5].addr[0] => tdmamininterface:interfaces:5:interface.send.addr[0]
sends[5].addr[1] => tdmamininterface:interfaces:5:interface.send.addr[1]
sends[5].addr[2] => tdmamininterface:interfaces:5:interface.send.addr[2]
sends[5].addr[3] => tdmamininterface:interfaces:5:interface.send.addr[3]
sends[5].addr[4] => tdmamininterface:interfaces:5:interface.send.addr[4]
sends[5].addr[5] => tdmamininterface:interfaces:5:interface.send.addr[5]
sends[5].addr[6] => tdmamininterface:interfaces:5:interface.send.addr[6]
sends[5].addr[7] => tdmamininterface:interfaces:5:interface.send.addr[7]
sends[4].data[0] => tdmamininterface:interfaces:4:interface.send.data[0]
sends[4].data[1] => tdmamininterface:interfaces:4:interface.send.data[1]
sends[4].data[2] => tdmamininterface:interfaces:4:interface.send.data[2]
sends[4].data[3] => tdmamininterface:interfaces:4:interface.send.data[3]
sends[4].data[4] => tdmamininterface:interfaces:4:interface.send.data[4]
sends[4].data[5] => tdmamininterface:interfaces:4:interface.send.data[5]
sends[4].data[6] => tdmamininterface:interfaces:4:interface.send.data[6]
sends[4].data[7] => tdmamininterface:interfaces:4:interface.send.data[7]
sends[4].data[8] => tdmamininterface:interfaces:4:interface.send.data[8]
sends[4].data[9] => tdmamininterface:interfaces:4:interface.send.data[9]
sends[4].data[10] => tdmamininterface:interfaces:4:interface.send.data[10]
sends[4].data[11] => tdmamininterface:interfaces:4:interface.send.data[11]
sends[4].data[12] => tdmamininterface:interfaces:4:interface.send.data[12]
sends[4].data[13] => tdmamininterface:interfaces:4:interface.send.data[13]
sends[4].data[14] => tdmamininterface:interfaces:4:interface.send.data[14]
sends[4].data[15] => tdmamininterface:interfaces:4:interface.send.data[15]
sends[4].data[16] => tdmamininterface:interfaces:4:interface.send.data[16]
sends[4].data[17] => tdmamininterface:interfaces:4:interface.send.data[17]
sends[4].data[18] => tdmamininterface:interfaces:4:interface.send.data[18]
sends[4].data[19] => tdmamininterface:interfaces:4:interface.send.data[19]
sends[4].data[20] => tdmamininterface:interfaces:4:interface.send.data[20]
sends[4].data[21] => tdmamininterface:interfaces:4:interface.send.data[21]
sends[4].data[22] => tdmamininterface:interfaces:4:interface.send.data[22]
sends[4].data[23] => tdmamininterface:interfaces:4:interface.send.data[23]
sends[4].data[24] => tdmamininterface:interfaces:4:interface.send.data[24]
sends[4].data[25] => tdmamininterface:interfaces:4:interface.send.data[25]
sends[4].data[26] => tdmamininterface:interfaces:4:interface.send.data[26]
sends[4].data[27] => tdmamininterface:interfaces:4:interface.send.data[27]
sends[4].data[28] => tdmamininterface:interfaces:4:interface.send.data[28]
sends[4].data[29] => tdmamininterface:interfaces:4:interface.send.data[29]
sends[4].data[30] => tdmamininterface:interfaces:4:interface.send.data[30]
sends[4].data[31] => tdmamininterface:interfaces:4:interface.send.data[31]
sends[4].addr[0] => tdmamininterface:interfaces:4:interface.send.addr[0]
sends[4].addr[1] => tdmamininterface:interfaces:4:interface.send.addr[1]
sends[4].addr[2] => tdmamininterface:interfaces:4:interface.send.addr[2]
sends[4].addr[3] => tdmamininterface:interfaces:4:interface.send.addr[3]
sends[4].addr[4] => tdmamininterface:interfaces:4:interface.send.addr[4]
sends[4].addr[5] => tdmamininterface:interfaces:4:interface.send.addr[5]
sends[4].addr[6] => tdmamininterface:interfaces:4:interface.send.addr[6]
sends[4].addr[7] => tdmamininterface:interfaces:4:interface.send.addr[7]
sends[3].data[0] => tdmamininterface:interfaces:3:interface.send.data[0]
sends[3].data[1] => tdmamininterface:interfaces:3:interface.send.data[1]
sends[3].data[2] => tdmamininterface:interfaces:3:interface.send.data[2]
sends[3].data[3] => tdmamininterface:interfaces:3:interface.send.data[3]
sends[3].data[4] => tdmamininterface:interfaces:3:interface.send.data[4]
sends[3].data[5] => tdmamininterface:interfaces:3:interface.send.data[5]
sends[3].data[6] => tdmamininterface:interfaces:3:interface.send.data[6]
sends[3].data[7] => tdmamininterface:interfaces:3:interface.send.data[7]
sends[3].data[8] => tdmamininterface:interfaces:3:interface.send.data[8]
sends[3].data[9] => tdmamininterface:interfaces:3:interface.send.data[9]
sends[3].data[10] => tdmamininterface:interfaces:3:interface.send.data[10]
sends[3].data[11] => tdmamininterface:interfaces:3:interface.send.data[11]
sends[3].data[12] => tdmamininterface:interfaces:3:interface.send.data[12]
sends[3].data[13] => tdmamininterface:interfaces:3:interface.send.data[13]
sends[3].data[14] => tdmamininterface:interfaces:3:interface.send.data[14]
sends[3].data[15] => tdmamininterface:interfaces:3:interface.send.data[15]
sends[3].data[16] => tdmamininterface:interfaces:3:interface.send.data[16]
sends[3].data[17] => tdmamininterface:interfaces:3:interface.send.data[17]
sends[3].data[18] => tdmamininterface:interfaces:3:interface.send.data[18]
sends[3].data[19] => tdmamininterface:interfaces:3:interface.send.data[19]
sends[3].data[20] => tdmamininterface:interfaces:3:interface.send.data[20]
sends[3].data[21] => tdmamininterface:interfaces:3:interface.send.data[21]
sends[3].data[22] => tdmamininterface:interfaces:3:interface.send.data[22]
sends[3].data[23] => tdmamininterface:interfaces:3:interface.send.data[23]
sends[3].data[24] => tdmamininterface:interfaces:3:interface.send.data[24]
sends[3].data[25] => tdmamininterface:interfaces:3:interface.send.data[25]
sends[3].data[26] => tdmamininterface:interfaces:3:interface.send.data[26]
sends[3].data[27] => tdmamininterface:interfaces:3:interface.send.data[27]
sends[3].data[28] => tdmamininterface:interfaces:3:interface.send.data[28]
sends[3].data[29] => tdmamininterface:interfaces:3:interface.send.data[29]
sends[3].data[30] => tdmamininterface:interfaces:3:interface.send.data[30]
sends[3].data[31] => tdmamininterface:interfaces:3:interface.send.data[31]
sends[3].addr[0] => tdmamininterface:interfaces:3:interface.send.addr[0]
sends[3].addr[1] => tdmamininterface:interfaces:3:interface.send.addr[1]
sends[3].addr[2] => tdmamininterface:interfaces:3:interface.send.addr[2]
sends[3].addr[3] => tdmamininterface:interfaces:3:interface.send.addr[3]
sends[3].addr[4] => tdmamininterface:interfaces:3:interface.send.addr[4]
sends[3].addr[5] => tdmamininterface:interfaces:3:interface.send.addr[5]
sends[3].addr[6] => tdmamininterface:interfaces:3:interface.send.addr[6]
sends[3].addr[7] => tdmamininterface:interfaces:3:interface.send.addr[7]
sends[2].data[0] => tdmamininterface:interfaces:2:interface.send.data[0]
sends[2].data[1] => tdmamininterface:interfaces:2:interface.send.data[1]
sends[2].data[2] => tdmamininterface:interfaces:2:interface.send.data[2]
sends[2].data[3] => tdmamininterface:interfaces:2:interface.send.data[3]
sends[2].data[4] => tdmamininterface:interfaces:2:interface.send.data[4]
sends[2].data[5] => tdmamininterface:interfaces:2:interface.send.data[5]
sends[2].data[6] => tdmamininterface:interfaces:2:interface.send.data[6]
sends[2].data[7] => tdmamininterface:interfaces:2:interface.send.data[7]
sends[2].data[8] => tdmamininterface:interfaces:2:interface.send.data[8]
sends[2].data[9] => tdmamininterface:interfaces:2:interface.send.data[9]
sends[2].data[10] => tdmamininterface:interfaces:2:interface.send.data[10]
sends[2].data[11] => tdmamininterface:interfaces:2:interface.send.data[11]
sends[2].data[12] => tdmamininterface:interfaces:2:interface.send.data[12]
sends[2].data[13] => tdmamininterface:interfaces:2:interface.send.data[13]
sends[2].data[14] => tdmamininterface:interfaces:2:interface.send.data[14]
sends[2].data[15] => tdmamininterface:interfaces:2:interface.send.data[15]
sends[2].data[16] => tdmamininterface:interfaces:2:interface.send.data[16]
sends[2].data[17] => tdmamininterface:interfaces:2:interface.send.data[17]
sends[2].data[18] => tdmamininterface:interfaces:2:interface.send.data[18]
sends[2].data[19] => tdmamininterface:interfaces:2:interface.send.data[19]
sends[2].data[20] => tdmamininterface:interfaces:2:interface.send.data[20]
sends[2].data[21] => tdmamininterface:interfaces:2:interface.send.data[21]
sends[2].data[22] => tdmamininterface:interfaces:2:interface.send.data[22]
sends[2].data[23] => tdmamininterface:interfaces:2:interface.send.data[23]
sends[2].data[24] => tdmamininterface:interfaces:2:interface.send.data[24]
sends[2].data[25] => tdmamininterface:interfaces:2:interface.send.data[25]
sends[2].data[26] => tdmamininterface:interfaces:2:interface.send.data[26]
sends[2].data[27] => tdmamininterface:interfaces:2:interface.send.data[27]
sends[2].data[28] => tdmamininterface:interfaces:2:interface.send.data[28]
sends[2].data[29] => tdmamininterface:interfaces:2:interface.send.data[29]
sends[2].data[30] => tdmamininterface:interfaces:2:interface.send.data[30]
sends[2].data[31] => tdmamininterface:interfaces:2:interface.send.data[31]
sends[2].addr[0] => tdmamininterface:interfaces:2:interface.send.addr[0]
sends[2].addr[1] => tdmamininterface:interfaces:2:interface.send.addr[1]
sends[2].addr[2] => tdmamininterface:interfaces:2:interface.send.addr[2]
sends[2].addr[3] => tdmamininterface:interfaces:2:interface.send.addr[3]
sends[2].addr[4] => tdmamininterface:interfaces:2:interface.send.addr[4]
sends[2].addr[5] => tdmamininterface:interfaces:2:interface.send.addr[5]
sends[2].addr[6] => tdmamininterface:interfaces:2:interface.send.addr[6]
sends[2].addr[7] => tdmamininterface:interfaces:2:interface.send.addr[7]
sends[1].data[0] => tdmamininterface:interfaces:1:interface.send.data[0]
sends[1].data[1] => tdmamininterface:interfaces:1:interface.send.data[1]
sends[1].data[2] => tdmamininterface:interfaces:1:interface.send.data[2]
sends[1].data[3] => tdmamininterface:interfaces:1:interface.send.data[3]
sends[1].data[4] => tdmamininterface:interfaces:1:interface.send.data[4]
sends[1].data[5] => tdmamininterface:interfaces:1:interface.send.data[5]
sends[1].data[6] => tdmamininterface:interfaces:1:interface.send.data[6]
sends[1].data[7] => tdmamininterface:interfaces:1:interface.send.data[7]
sends[1].data[8] => tdmamininterface:interfaces:1:interface.send.data[8]
sends[1].data[9] => tdmamininterface:interfaces:1:interface.send.data[9]
sends[1].data[10] => tdmamininterface:interfaces:1:interface.send.data[10]
sends[1].data[11] => tdmamininterface:interfaces:1:interface.send.data[11]
sends[1].data[12] => tdmamininterface:interfaces:1:interface.send.data[12]
sends[1].data[13] => tdmamininterface:interfaces:1:interface.send.data[13]
sends[1].data[14] => tdmamininterface:interfaces:1:interface.send.data[14]
sends[1].data[15] => tdmamininterface:interfaces:1:interface.send.data[15]
sends[1].data[16] => tdmamininterface:interfaces:1:interface.send.data[16]
sends[1].data[17] => tdmamininterface:interfaces:1:interface.send.data[17]
sends[1].data[18] => tdmamininterface:interfaces:1:interface.send.data[18]
sends[1].data[19] => tdmamininterface:interfaces:1:interface.send.data[19]
sends[1].data[20] => tdmamininterface:interfaces:1:interface.send.data[20]
sends[1].data[21] => tdmamininterface:interfaces:1:interface.send.data[21]
sends[1].data[22] => tdmamininterface:interfaces:1:interface.send.data[22]
sends[1].data[23] => tdmamininterface:interfaces:1:interface.send.data[23]
sends[1].data[24] => tdmamininterface:interfaces:1:interface.send.data[24]
sends[1].data[25] => tdmamininterface:interfaces:1:interface.send.data[25]
sends[1].data[26] => tdmamininterface:interfaces:1:interface.send.data[26]
sends[1].data[27] => tdmamininterface:interfaces:1:interface.send.data[27]
sends[1].data[28] => tdmamininterface:interfaces:1:interface.send.data[28]
sends[1].data[29] => tdmamininterface:interfaces:1:interface.send.data[29]
sends[1].data[30] => tdmamininterface:interfaces:1:interface.send.data[30]
sends[1].data[31] => tdmamininterface:interfaces:1:interface.send.data[31]
sends[1].addr[0] => tdmamininterface:interfaces:1:interface.send.addr[0]
sends[1].addr[1] => tdmamininterface:interfaces:1:interface.send.addr[1]
sends[1].addr[2] => tdmamininterface:interfaces:1:interface.send.addr[2]
sends[1].addr[3] => tdmamininterface:interfaces:1:interface.send.addr[3]
sends[1].addr[4] => tdmamininterface:interfaces:1:interface.send.addr[4]
sends[1].addr[5] => tdmamininterface:interfaces:1:interface.send.addr[5]
sends[1].addr[6] => tdmamininterface:interfaces:1:interface.send.addr[6]
sends[1].addr[7] => tdmamininterface:interfaces:1:interface.send.addr[7]
sends[0].data[0] => tdmamininterface:interfaces:0:interface.send.data[0]
sends[0].data[1] => tdmamininterface:interfaces:0:interface.send.data[1]
sends[0].data[2] => tdmamininterface:interfaces:0:interface.send.data[2]
sends[0].data[3] => tdmamininterface:interfaces:0:interface.send.data[3]
sends[0].data[4] => tdmamininterface:interfaces:0:interface.send.data[4]
sends[0].data[5] => tdmamininterface:interfaces:0:interface.send.data[5]
sends[0].data[6] => tdmamininterface:interfaces:0:interface.send.data[6]
sends[0].data[7] => tdmamininterface:interfaces:0:interface.send.data[7]
sends[0].data[8] => tdmamininterface:interfaces:0:interface.send.data[8]
sends[0].data[9] => tdmamininterface:interfaces:0:interface.send.data[9]
sends[0].data[10] => tdmamininterface:interfaces:0:interface.send.data[10]
sends[0].data[11] => tdmamininterface:interfaces:0:interface.send.data[11]
sends[0].data[12] => tdmamininterface:interfaces:0:interface.send.data[12]
sends[0].data[13] => tdmamininterface:interfaces:0:interface.send.data[13]
sends[0].data[14] => tdmamininterface:interfaces:0:interface.send.data[14]
sends[0].data[15] => tdmamininterface:interfaces:0:interface.send.data[15]
sends[0].data[16] => tdmamininterface:interfaces:0:interface.send.data[16]
sends[0].data[17] => tdmamininterface:interfaces:0:interface.send.data[17]
sends[0].data[18] => tdmamininterface:interfaces:0:interface.send.data[18]
sends[0].data[19] => tdmamininterface:interfaces:0:interface.send.data[19]
sends[0].data[20] => tdmamininterface:interfaces:0:interface.send.data[20]
sends[0].data[21] => tdmamininterface:interfaces:0:interface.send.data[21]
sends[0].data[22] => tdmamininterface:interfaces:0:interface.send.data[22]
sends[0].data[23] => tdmamininterface:interfaces:0:interface.send.data[23]
sends[0].data[24] => tdmamininterface:interfaces:0:interface.send.data[24]
sends[0].data[25] => tdmamininterface:interfaces:0:interface.send.data[25]
sends[0].data[26] => tdmamininterface:interfaces:0:interface.send.data[26]
sends[0].data[27] => tdmamininterface:interfaces:0:interface.send.data[27]
sends[0].data[28] => tdmamininterface:interfaces:0:interface.send.data[28]
sends[0].data[29] => tdmamininterface:interfaces:0:interface.send.data[29]
sends[0].data[30] => tdmamininterface:interfaces:0:interface.send.data[30]
sends[0].data[31] => tdmamininterface:interfaces:0:interface.send.data[31]
sends[0].addr[0] => tdmamininterface:interfaces:0:interface.send.addr[0]
sends[0].addr[1] => tdmamininterface:interfaces:0:interface.send.addr[1]
sends[0].addr[2] => tdmamininterface:interfaces:0:interface.send.addr[2]
sends[0].addr[3] => tdmamininterface:interfaces:0:interface.send.addr[3]
sends[0].addr[4] => tdmamininterface:interfaces:0:interface.send.addr[4]
sends[0].addr[5] => tdmamininterface:interfaces:0:interface.send.addr[5]
sends[0].addr[6] => tdmamininterface:interfaces:0:interface.send.addr[6]
sends[0].addr[7] => tdmamininterface:interfaces:0:interface.send.addr[7]
recvs[5].data[0] <= tdmamininterface:interfaces:5:interface.recv.data[0]
recvs[5].data[1] <= tdmamininterface:interfaces:5:interface.recv.data[1]
recvs[5].data[2] <= tdmamininterface:interfaces:5:interface.recv.data[2]
recvs[5].data[3] <= tdmamininterface:interfaces:5:interface.recv.data[3]
recvs[5].data[4] <= tdmamininterface:interfaces:5:interface.recv.data[4]
recvs[5].data[5] <= tdmamininterface:interfaces:5:interface.recv.data[5]
recvs[5].data[6] <= tdmamininterface:interfaces:5:interface.recv.data[6]
recvs[5].data[7] <= tdmamininterface:interfaces:5:interface.recv.data[7]
recvs[5].data[8] <= tdmamininterface:interfaces:5:interface.recv.data[8]
recvs[5].data[9] <= tdmamininterface:interfaces:5:interface.recv.data[9]
recvs[5].data[10] <= tdmamininterface:interfaces:5:interface.recv.data[10]
recvs[5].data[11] <= tdmamininterface:interfaces:5:interface.recv.data[11]
recvs[5].data[12] <= tdmamininterface:interfaces:5:interface.recv.data[12]
recvs[5].data[13] <= tdmamininterface:interfaces:5:interface.recv.data[13]
recvs[5].data[14] <= tdmamininterface:interfaces:5:interface.recv.data[14]
recvs[5].data[15] <= tdmamininterface:interfaces:5:interface.recv.data[15]
recvs[5].data[16] <= tdmamininterface:interfaces:5:interface.recv.data[16]
recvs[5].data[17] <= tdmamininterface:interfaces:5:interface.recv.data[17]
recvs[5].data[18] <= tdmamininterface:interfaces:5:interface.recv.data[18]
recvs[5].data[19] <= tdmamininterface:interfaces:5:interface.recv.data[19]
recvs[5].data[20] <= tdmamininterface:interfaces:5:interface.recv.data[20]
recvs[5].data[21] <= tdmamininterface:interfaces:5:interface.recv.data[21]
recvs[5].data[22] <= tdmamininterface:interfaces:5:interface.recv.data[22]
recvs[5].data[23] <= tdmamininterface:interfaces:5:interface.recv.data[23]
recvs[5].data[24] <= tdmamininterface:interfaces:5:interface.recv.data[24]
recvs[5].data[25] <= tdmamininterface:interfaces:5:interface.recv.data[25]
recvs[5].data[26] <= tdmamininterface:interfaces:5:interface.recv.data[26]
recvs[5].data[27] <= tdmamininterface:interfaces:5:interface.recv.data[27]
recvs[5].data[28] <= tdmamininterface:interfaces:5:interface.recv.data[28]
recvs[5].data[29] <= tdmamininterface:interfaces:5:interface.recv.data[29]
recvs[5].data[30] <= tdmamininterface:interfaces:5:interface.recv.data[30]
recvs[5].data[31] <= tdmamininterface:interfaces:5:interface.recv.data[31]
recvs[5].addr[0] <= tdmamininterface:interfaces:5:interface.recv.addr[0]
recvs[5].addr[1] <= tdmamininterface:interfaces:5:interface.recv.addr[1]
recvs[5].addr[2] <= tdmamininterface:interfaces:5:interface.recv.addr[2]
recvs[5].addr[3] <= tdmamininterface:interfaces:5:interface.recv.addr[3]
recvs[5].addr[4] <= tdmamininterface:interfaces:5:interface.recv.addr[4]
recvs[5].addr[5] <= tdmamininterface:interfaces:5:interface.recv.addr[5]
recvs[5].addr[6] <= tdmamininterface:interfaces:5:interface.recv.addr[6]
recvs[5].addr[7] <= tdmamininterface:interfaces:5:interface.recv.addr[7]
recvs[4].data[0] <= tdmamininterface:interfaces:4:interface.recv.data[0]
recvs[4].data[1] <= tdmamininterface:interfaces:4:interface.recv.data[1]
recvs[4].data[2] <= tdmamininterface:interfaces:4:interface.recv.data[2]
recvs[4].data[3] <= tdmamininterface:interfaces:4:interface.recv.data[3]
recvs[4].data[4] <= tdmamininterface:interfaces:4:interface.recv.data[4]
recvs[4].data[5] <= tdmamininterface:interfaces:4:interface.recv.data[5]
recvs[4].data[6] <= tdmamininterface:interfaces:4:interface.recv.data[6]
recvs[4].data[7] <= tdmamininterface:interfaces:4:interface.recv.data[7]
recvs[4].data[8] <= tdmamininterface:interfaces:4:interface.recv.data[8]
recvs[4].data[9] <= tdmamininterface:interfaces:4:interface.recv.data[9]
recvs[4].data[10] <= tdmamininterface:interfaces:4:interface.recv.data[10]
recvs[4].data[11] <= tdmamininterface:interfaces:4:interface.recv.data[11]
recvs[4].data[12] <= tdmamininterface:interfaces:4:interface.recv.data[12]
recvs[4].data[13] <= tdmamininterface:interfaces:4:interface.recv.data[13]
recvs[4].data[14] <= tdmamininterface:interfaces:4:interface.recv.data[14]
recvs[4].data[15] <= tdmamininterface:interfaces:4:interface.recv.data[15]
recvs[4].data[16] <= tdmamininterface:interfaces:4:interface.recv.data[16]
recvs[4].data[17] <= tdmamininterface:interfaces:4:interface.recv.data[17]
recvs[4].data[18] <= tdmamininterface:interfaces:4:interface.recv.data[18]
recvs[4].data[19] <= tdmamininterface:interfaces:4:interface.recv.data[19]
recvs[4].data[20] <= tdmamininterface:interfaces:4:interface.recv.data[20]
recvs[4].data[21] <= tdmamininterface:interfaces:4:interface.recv.data[21]
recvs[4].data[22] <= tdmamininterface:interfaces:4:interface.recv.data[22]
recvs[4].data[23] <= tdmamininterface:interfaces:4:interface.recv.data[23]
recvs[4].data[24] <= tdmamininterface:interfaces:4:interface.recv.data[24]
recvs[4].data[25] <= tdmamininterface:interfaces:4:interface.recv.data[25]
recvs[4].data[26] <= tdmamininterface:interfaces:4:interface.recv.data[26]
recvs[4].data[27] <= tdmamininterface:interfaces:4:interface.recv.data[27]
recvs[4].data[28] <= tdmamininterface:interfaces:4:interface.recv.data[28]
recvs[4].data[29] <= tdmamininterface:interfaces:4:interface.recv.data[29]
recvs[4].data[30] <= tdmamininterface:interfaces:4:interface.recv.data[30]
recvs[4].data[31] <= tdmamininterface:interfaces:4:interface.recv.data[31]
recvs[4].addr[0] <= tdmamininterface:interfaces:4:interface.recv.addr[0]
recvs[4].addr[1] <= tdmamininterface:interfaces:4:interface.recv.addr[1]
recvs[4].addr[2] <= tdmamininterface:interfaces:4:interface.recv.addr[2]
recvs[4].addr[3] <= tdmamininterface:interfaces:4:interface.recv.addr[3]
recvs[4].addr[4] <= tdmamininterface:interfaces:4:interface.recv.addr[4]
recvs[4].addr[5] <= tdmamininterface:interfaces:4:interface.recv.addr[5]
recvs[4].addr[6] <= tdmamininterface:interfaces:4:interface.recv.addr[6]
recvs[4].addr[7] <= tdmamininterface:interfaces:4:interface.recv.addr[7]
recvs[3].data[0] <= tdmamininterface:interfaces:3:interface.recv.data[0]
recvs[3].data[1] <= tdmamininterface:interfaces:3:interface.recv.data[1]
recvs[3].data[2] <= tdmamininterface:interfaces:3:interface.recv.data[2]
recvs[3].data[3] <= tdmamininterface:interfaces:3:interface.recv.data[3]
recvs[3].data[4] <= tdmamininterface:interfaces:3:interface.recv.data[4]
recvs[3].data[5] <= tdmamininterface:interfaces:3:interface.recv.data[5]
recvs[3].data[6] <= tdmamininterface:interfaces:3:interface.recv.data[6]
recvs[3].data[7] <= tdmamininterface:interfaces:3:interface.recv.data[7]
recvs[3].data[8] <= tdmamininterface:interfaces:3:interface.recv.data[8]
recvs[3].data[9] <= tdmamininterface:interfaces:3:interface.recv.data[9]
recvs[3].data[10] <= tdmamininterface:interfaces:3:interface.recv.data[10]
recvs[3].data[11] <= tdmamininterface:interfaces:3:interface.recv.data[11]
recvs[3].data[12] <= tdmamininterface:interfaces:3:interface.recv.data[12]
recvs[3].data[13] <= tdmamininterface:interfaces:3:interface.recv.data[13]
recvs[3].data[14] <= tdmamininterface:interfaces:3:interface.recv.data[14]
recvs[3].data[15] <= tdmamininterface:interfaces:3:interface.recv.data[15]
recvs[3].data[16] <= tdmamininterface:interfaces:3:interface.recv.data[16]
recvs[3].data[17] <= tdmamininterface:interfaces:3:interface.recv.data[17]
recvs[3].data[18] <= tdmamininterface:interfaces:3:interface.recv.data[18]
recvs[3].data[19] <= tdmamininterface:interfaces:3:interface.recv.data[19]
recvs[3].data[20] <= tdmamininterface:interfaces:3:interface.recv.data[20]
recvs[3].data[21] <= tdmamininterface:interfaces:3:interface.recv.data[21]
recvs[3].data[22] <= tdmamininterface:interfaces:3:interface.recv.data[22]
recvs[3].data[23] <= tdmamininterface:interfaces:3:interface.recv.data[23]
recvs[3].data[24] <= tdmamininterface:interfaces:3:interface.recv.data[24]
recvs[3].data[25] <= tdmamininterface:interfaces:3:interface.recv.data[25]
recvs[3].data[26] <= tdmamininterface:interfaces:3:interface.recv.data[26]
recvs[3].data[27] <= tdmamininterface:interfaces:3:interface.recv.data[27]
recvs[3].data[28] <= tdmamininterface:interfaces:3:interface.recv.data[28]
recvs[3].data[29] <= tdmamininterface:interfaces:3:interface.recv.data[29]
recvs[3].data[30] <= tdmamininterface:interfaces:3:interface.recv.data[30]
recvs[3].data[31] <= tdmamininterface:interfaces:3:interface.recv.data[31]
recvs[3].addr[0] <= tdmamininterface:interfaces:3:interface.recv.addr[0]
recvs[3].addr[1] <= tdmamininterface:interfaces:3:interface.recv.addr[1]
recvs[3].addr[2] <= tdmamininterface:interfaces:3:interface.recv.addr[2]
recvs[3].addr[3] <= tdmamininterface:interfaces:3:interface.recv.addr[3]
recvs[3].addr[4] <= tdmamininterface:interfaces:3:interface.recv.addr[4]
recvs[3].addr[5] <= tdmamininterface:interfaces:3:interface.recv.addr[5]
recvs[3].addr[6] <= tdmamininterface:interfaces:3:interface.recv.addr[6]
recvs[3].addr[7] <= tdmamininterface:interfaces:3:interface.recv.addr[7]
recvs[2].data[0] <= tdmamininterface:interfaces:2:interface.recv.data[0]
recvs[2].data[1] <= tdmamininterface:interfaces:2:interface.recv.data[1]
recvs[2].data[2] <= tdmamininterface:interfaces:2:interface.recv.data[2]
recvs[2].data[3] <= tdmamininterface:interfaces:2:interface.recv.data[3]
recvs[2].data[4] <= tdmamininterface:interfaces:2:interface.recv.data[4]
recvs[2].data[5] <= tdmamininterface:interfaces:2:interface.recv.data[5]
recvs[2].data[6] <= tdmamininterface:interfaces:2:interface.recv.data[6]
recvs[2].data[7] <= tdmamininterface:interfaces:2:interface.recv.data[7]
recvs[2].data[8] <= tdmamininterface:interfaces:2:interface.recv.data[8]
recvs[2].data[9] <= tdmamininterface:interfaces:2:interface.recv.data[9]
recvs[2].data[10] <= tdmamininterface:interfaces:2:interface.recv.data[10]
recvs[2].data[11] <= tdmamininterface:interfaces:2:interface.recv.data[11]
recvs[2].data[12] <= tdmamininterface:interfaces:2:interface.recv.data[12]
recvs[2].data[13] <= tdmamininterface:interfaces:2:interface.recv.data[13]
recvs[2].data[14] <= tdmamininterface:interfaces:2:interface.recv.data[14]
recvs[2].data[15] <= tdmamininterface:interfaces:2:interface.recv.data[15]
recvs[2].data[16] <= tdmamininterface:interfaces:2:interface.recv.data[16]
recvs[2].data[17] <= tdmamininterface:interfaces:2:interface.recv.data[17]
recvs[2].data[18] <= tdmamininterface:interfaces:2:interface.recv.data[18]
recvs[2].data[19] <= tdmamininterface:interfaces:2:interface.recv.data[19]
recvs[2].data[20] <= tdmamininterface:interfaces:2:interface.recv.data[20]
recvs[2].data[21] <= tdmamininterface:interfaces:2:interface.recv.data[21]
recvs[2].data[22] <= tdmamininterface:interfaces:2:interface.recv.data[22]
recvs[2].data[23] <= tdmamininterface:interfaces:2:interface.recv.data[23]
recvs[2].data[24] <= tdmamininterface:interfaces:2:interface.recv.data[24]
recvs[2].data[25] <= tdmamininterface:interfaces:2:interface.recv.data[25]
recvs[2].data[26] <= tdmamininterface:interfaces:2:interface.recv.data[26]
recvs[2].data[27] <= tdmamininterface:interfaces:2:interface.recv.data[27]
recvs[2].data[28] <= tdmamininterface:interfaces:2:interface.recv.data[28]
recvs[2].data[29] <= tdmamininterface:interfaces:2:interface.recv.data[29]
recvs[2].data[30] <= tdmamininterface:interfaces:2:interface.recv.data[30]
recvs[2].data[31] <= tdmamininterface:interfaces:2:interface.recv.data[31]
recvs[2].addr[0] <= tdmamininterface:interfaces:2:interface.recv.addr[0]
recvs[2].addr[1] <= tdmamininterface:interfaces:2:interface.recv.addr[1]
recvs[2].addr[2] <= tdmamininterface:interfaces:2:interface.recv.addr[2]
recvs[2].addr[3] <= tdmamininterface:interfaces:2:interface.recv.addr[3]
recvs[2].addr[4] <= tdmamininterface:interfaces:2:interface.recv.addr[4]
recvs[2].addr[5] <= tdmamininterface:interfaces:2:interface.recv.addr[5]
recvs[2].addr[6] <= tdmamininterface:interfaces:2:interface.recv.addr[6]
recvs[2].addr[7] <= tdmamininterface:interfaces:2:interface.recv.addr[7]
recvs[1].data[0] <= tdmamininterface:interfaces:1:interface.recv.data[0]
recvs[1].data[1] <= tdmamininterface:interfaces:1:interface.recv.data[1]
recvs[1].data[2] <= tdmamininterface:interfaces:1:interface.recv.data[2]
recvs[1].data[3] <= tdmamininterface:interfaces:1:interface.recv.data[3]
recvs[1].data[4] <= tdmamininterface:interfaces:1:interface.recv.data[4]
recvs[1].data[5] <= tdmamininterface:interfaces:1:interface.recv.data[5]
recvs[1].data[6] <= tdmamininterface:interfaces:1:interface.recv.data[6]
recvs[1].data[7] <= tdmamininterface:interfaces:1:interface.recv.data[7]
recvs[1].data[8] <= tdmamininterface:interfaces:1:interface.recv.data[8]
recvs[1].data[9] <= tdmamininterface:interfaces:1:interface.recv.data[9]
recvs[1].data[10] <= tdmamininterface:interfaces:1:interface.recv.data[10]
recvs[1].data[11] <= tdmamininterface:interfaces:1:interface.recv.data[11]
recvs[1].data[12] <= tdmamininterface:interfaces:1:interface.recv.data[12]
recvs[1].data[13] <= tdmamininterface:interfaces:1:interface.recv.data[13]
recvs[1].data[14] <= tdmamininterface:interfaces:1:interface.recv.data[14]
recvs[1].data[15] <= tdmamininterface:interfaces:1:interface.recv.data[15]
recvs[1].data[16] <= tdmamininterface:interfaces:1:interface.recv.data[16]
recvs[1].data[17] <= tdmamininterface:interfaces:1:interface.recv.data[17]
recvs[1].data[18] <= tdmamininterface:interfaces:1:interface.recv.data[18]
recvs[1].data[19] <= tdmamininterface:interfaces:1:interface.recv.data[19]
recvs[1].data[20] <= tdmamininterface:interfaces:1:interface.recv.data[20]
recvs[1].data[21] <= tdmamininterface:interfaces:1:interface.recv.data[21]
recvs[1].data[22] <= tdmamininterface:interfaces:1:interface.recv.data[22]
recvs[1].data[23] <= tdmamininterface:interfaces:1:interface.recv.data[23]
recvs[1].data[24] <= tdmamininterface:interfaces:1:interface.recv.data[24]
recvs[1].data[25] <= tdmamininterface:interfaces:1:interface.recv.data[25]
recvs[1].data[26] <= tdmamininterface:interfaces:1:interface.recv.data[26]
recvs[1].data[27] <= tdmamininterface:interfaces:1:interface.recv.data[27]
recvs[1].data[28] <= tdmamininterface:interfaces:1:interface.recv.data[28]
recvs[1].data[29] <= tdmamininterface:interfaces:1:interface.recv.data[29]
recvs[1].data[30] <= tdmamininterface:interfaces:1:interface.recv.data[30]
recvs[1].data[31] <= tdmamininterface:interfaces:1:interface.recv.data[31]
recvs[1].addr[0] <= tdmamininterface:interfaces:1:interface.recv.addr[0]
recvs[1].addr[1] <= tdmamininterface:interfaces:1:interface.recv.addr[1]
recvs[1].addr[2] <= tdmamininterface:interfaces:1:interface.recv.addr[2]
recvs[1].addr[3] <= tdmamininterface:interfaces:1:interface.recv.addr[3]
recvs[1].addr[4] <= tdmamininterface:interfaces:1:interface.recv.addr[4]
recvs[1].addr[5] <= tdmamininterface:interfaces:1:interface.recv.addr[5]
recvs[1].addr[6] <= tdmamininterface:interfaces:1:interface.recv.addr[6]
recvs[1].addr[7] <= tdmamininterface:interfaces:1:interface.recv.addr[7]
recvs[0].data[0] <= tdmamininterface:interfaces:0:interface.recv.data[0]
recvs[0].data[1] <= tdmamininterface:interfaces:0:interface.recv.data[1]
recvs[0].data[2] <= tdmamininterface:interfaces:0:interface.recv.data[2]
recvs[0].data[3] <= tdmamininterface:interfaces:0:interface.recv.data[3]
recvs[0].data[4] <= tdmamininterface:interfaces:0:interface.recv.data[4]
recvs[0].data[5] <= tdmamininterface:interfaces:0:interface.recv.data[5]
recvs[0].data[6] <= tdmamininterface:interfaces:0:interface.recv.data[6]
recvs[0].data[7] <= tdmamininterface:interfaces:0:interface.recv.data[7]
recvs[0].data[8] <= tdmamininterface:interfaces:0:interface.recv.data[8]
recvs[0].data[9] <= tdmamininterface:interfaces:0:interface.recv.data[9]
recvs[0].data[10] <= tdmamininterface:interfaces:0:interface.recv.data[10]
recvs[0].data[11] <= tdmamininterface:interfaces:0:interface.recv.data[11]
recvs[0].data[12] <= tdmamininterface:interfaces:0:interface.recv.data[12]
recvs[0].data[13] <= tdmamininterface:interfaces:0:interface.recv.data[13]
recvs[0].data[14] <= tdmamininterface:interfaces:0:interface.recv.data[14]
recvs[0].data[15] <= tdmamininterface:interfaces:0:interface.recv.data[15]
recvs[0].data[16] <= tdmamininterface:interfaces:0:interface.recv.data[16]
recvs[0].data[17] <= tdmamininterface:interfaces:0:interface.recv.data[17]
recvs[0].data[18] <= tdmamininterface:interfaces:0:interface.recv.data[18]
recvs[0].data[19] <= tdmamininterface:interfaces:0:interface.recv.data[19]
recvs[0].data[20] <= tdmamininterface:interfaces:0:interface.recv.data[20]
recvs[0].data[21] <= tdmamininterface:interfaces:0:interface.recv.data[21]
recvs[0].data[22] <= tdmamininterface:interfaces:0:interface.recv.data[22]
recvs[0].data[23] <= tdmamininterface:interfaces:0:interface.recv.data[23]
recvs[0].data[24] <= tdmamininterface:interfaces:0:interface.recv.data[24]
recvs[0].data[25] <= tdmamininterface:interfaces:0:interface.recv.data[25]
recvs[0].data[26] <= tdmamininterface:interfaces:0:interface.recv.data[26]
recvs[0].data[27] <= tdmamininterface:interfaces:0:interface.recv.data[27]
recvs[0].data[28] <= tdmamininterface:interfaces:0:interface.recv.data[28]
recvs[0].data[29] <= tdmamininterface:interfaces:0:interface.recv.data[29]
recvs[0].data[30] <= tdmamininterface:interfaces:0:interface.recv.data[30]
recvs[0].data[31] <= tdmamininterface:interfaces:0:interface.recv.data[31]
recvs[0].addr[0] <= tdmamininterface:interfaces:0:interface.recv.addr[0]
recvs[0].addr[1] <= tdmamininterface:interfaces:0:interface.recv.addr[1]
recvs[0].addr[2] <= tdmamininterface:interfaces:0:interface.recv.addr[2]
recvs[0].addr[3] <= tdmamininterface:interfaces:0:interface.recv.addr[3]
recvs[0].addr[4] <= tdmamininterface:interfaces:0:interface.recv.addr[4]
recvs[0].addr[5] <= tdmamininterface:interfaces:0:interface.recv.addr[5]
recvs[0].addr[6] <= tdmamininterface:interfaces:0:interface.recv.addr[6]
recvs[0].addr[7] <= tdmamininterface:interfaces:0:interface.recv.addr[7]


|TopLevel|TdmaMin:tdma_min|TdmaMinSlots:slots
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
slot[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric
slot[0] => tdmaminstage:staging:0:stage.s
slot[1] => tdmaminstage:staging:1:stage.s
slot[2] => tdmaminstage:staging:2:stage.s
push[5][0] => tdmaminstage:staging:2:stage.i[5][0]
push[5][1] => tdmaminstage:staging:2:stage.i[5][1]
push[5][2] => tdmaminstage:staging:2:stage.i[5][2]
push[5][3] => tdmaminstage:staging:2:stage.i[5][3]
push[5][4] => tdmaminstage:staging:2:stage.i[5][4]
push[5][5] => tdmaminstage:staging:2:stage.i[5][5]
push[5][6] => tdmaminstage:staging:2:stage.i[5][6]
push[5][7] => tdmaminstage:staging:2:stage.i[5][7]
push[5][8] => tdmaminstage:staging:2:stage.i[5][8]
push[5][9] => tdmaminstage:staging:2:stage.i[5][9]
push[5][10] => tdmaminstage:staging:2:stage.i[5][10]
push[5][11] => tdmaminstage:staging:2:stage.i[5][11]
push[5][12] => tdmaminstage:staging:2:stage.i[5][12]
push[5][13] => tdmaminstage:staging:2:stage.i[5][13]
push[5][14] => tdmaminstage:staging:2:stage.i[5][14]
push[5][15] => tdmaminstage:staging:2:stage.i[5][15]
push[5][16] => tdmaminstage:staging:2:stage.i[5][16]
push[5][17] => tdmaminstage:staging:2:stage.i[5][17]
push[5][18] => tdmaminstage:staging:2:stage.i[5][18]
push[5][19] => tdmaminstage:staging:2:stage.i[5][19]
push[5][20] => tdmaminstage:staging:2:stage.i[5][20]
push[5][21] => tdmaminstage:staging:2:stage.i[5][21]
push[5][22] => tdmaminstage:staging:2:stage.i[5][22]
push[5][23] => tdmaminstage:staging:2:stage.i[5][23]
push[5][24] => tdmaminstage:staging:2:stage.i[5][24]
push[5][25] => tdmaminstage:staging:2:stage.i[5][25]
push[5][26] => tdmaminstage:staging:2:stage.i[5][26]
push[5][27] => tdmaminstage:staging:2:stage.i[5][27]
push[5][28] => tdmaminstage:staging:2:stage.i[5][28]
push[5][29] => tdmaminstage:staging:2:stage.i[5][29]
push[5][30] => tdmaminstage:staging:2:stage.i[5][30]
push[5][31] => tdmaminstage:staging:2:stage.i[5][31]
push[4][0] => tdmaminstage:staging:2:stage.i[4][0]
push[4][1] => tdmaminstage:staging:2:stage.i[4][1]
push[4][2] => tdmaminstage:staging:2:stage.i[4][2]
push[4][3] => tdmaminstage:staging:2:stage.i[4][3]
push[4][4] => tdmaminstage:staging:2:stage.i[4][4]
push[4][5] => tdmaminstage:staging:2:stage.i[4][5]
push[4][6] => tdmaminstage:staging:2:stage.i[4][6]
push[4][7] => tdmaminstage:staging:2:stage.i[4][7]
push[4][8] => tdmaminstage:staging:2:stage.i[4][8]
push[4][9] => tdmaminstage:staging:2:stage.i[4][9]
push[4][10] => tdmaminstage:staging:2:stage.i[4][10]
push[4][11] => tdmaminstage:staging:2:stage.i[4][11]
push[4][12] => tdmaminstage:staging:2:stage.i[4][12]
push[4][13] => tdmaminstage:staging:2:stage.i[4][13]
push[4][14] => tdmaminstage:staging:2:stage.i[4][14]
push[4][15] => tdmaminstage:staging:2:stage.i[4][15]
push[4][16] => tdmaminstage:staging:2:stage.i[4][16]
push[4][17] => tdmaminstage:staging:2:stage.i[4][17]
push[4][18] => tdmaminstage:staging:2:stage.i[4][18]
push[4][19] => tdmaminstage:staging:2:stage.i[4][19]
push[4][20] => tdmaminstage:staging:2:stage.i[4][20]
push[4][21] => tdmaminstage:staging:2:stage.i[4][21]
push[4][22] => tdmaminstage:staging:2:stage.i[4][22]
push[4][23] => tdmaminstage:staging:2:stage.i[4][23]
push[4][24] => tdmaminstage:staging:2:stage.i[4][24]
push[4][25] => tdmaminstage:staging:2:stage.i[4][25]
push[4][26] => tdmaminstage:staging:2:stage.i[4][26]
push[4][27] => tdmaminstage:staging:2:stage.i[4][27]
push[4][28] => tdmaminstage:staging:2:stage.i[4][28]
push[4][29] => tdmaminstage:staging:2:stage.i[4][29]
push[4][30] => tdmaminstage:staging:2:stage.i[4][30]
push[4][31] => tdmaminstage:staging:2:stage.i[4][31]
push[3][0] => tdmaminstage:staging:2:stage.i[3][0]
push[3][1] => tdmaminstage:staging:2:stage.i[3][1]
push[3][2] => tdmaminstage:staging:2:stage.i[3][2]
push[3][3] => tdmaminstage:staging:2:stage.i[3][3]
push[3][4] => tdmaminstage:staging:2:stage.i[3][4]
push[3][5] => tdmaminstage:staging:2:stage.i[3][5]
push[3][6] => tdmaminstage:staging:2:stage.i[3][6]
push[3][7] => tdmaminstage:staging:2:stage.i[3][7]
push[3][8] => tdmaminstage:staging:2:stage.i[3][8]
push[3][9] => tdmaminstage:staging:2:stage.i[3][9]
push[3][10] => tdmaminstage:staging:2:stage.i[3][10]
push[3][11] => tdmaminstage:staging:2:stage.i[3][11]
push[3][12] => tdmaminstage:staging:2:stage.i[3][12]
push[3][13] => tdmaminstage:staging:2:stage.i[3][13]
push[3][14] => tdmaminstage:staging:2:stage.i[3][14]
push[3][15] => tdmaminstage:staging:2:stage.i[3][15]
push[3][16] => tdmaminstage:staging:2:stage.i[3][16]
push[3][17] => tdmaminstage:staging:2:stage.i[3][17]
push[3][18] => tdmaminstage:staging:2:stage.i[3][18]
push[3][19] => tdmaminstage:staging:2:stage.i[3][19]
push[3][20] => tdmaminstage:staging:2:stage.i[3][20]
push[3][21] => tdmaminstage:staging:2:stage.i[3][21]
push[3][22] => tdmaminstage:staging:2:stage.i[3][22]
push[3][23] => tdmaminstage:staging:2:stage.i[3][23]
push[3][24] => tdmaminstage:staging:2:stage.i[3][24]
push[3][25] => tdmaminstage:staging:2:stage.i[3][25]
push[3][26] => tdmaminstage:staging:2:stage.i[3][26]
push[3][27] => tdmaminstage:staging:2:stage.i[3][27]
push[3][28] => tdmaminstage:staging:2:stage.i[3][28]
push[3][29] => tdmaminstage:staging:2:stage.i[3][29]
push[3][30] => tdmaminstage:staging:2:stage.i[3][30]
push[3][31] => tdmaminstage:staging:2:stage.i[3][31]
push[2][0] => tdmaminstage:staging:2:stage.i[2][0]
push[2][1] => tdmaminstage:staging:2:stage.i[2][1]
push[2][2] => tdmaminstage:staging:2:stage.i[2][2]
push[2][3] => tdmaminstage:staging:2:stage.i[2][3]
push[2][4] => tdmaminstage:staging:2:stage.i[2][4]
push[2][5] => tdmaminstage:staging:2:stage.i[2][5]
push[2][6] => tdmaminstage:staging:2:stage.i[2][6]
push[2][7] => tdmaminstage:staging:2:stage.i[2][7]
push[2][8] => tdmaminstage:staging:2:stage.i[2][8]
push[2][9] => tdmaminstage:staging:2:stage.i[2][9]
push[2][10] => tdmaminstage:staging:2:stage.i[2][10]
push[2][11] => tdmaminstage:staging:2:stage.i[2][11]
push[2][12] => tdmaminstage:staging:2:stage.i[2][12]
push[2][13] => tdmaminstage:staging:2:stage.i[2][13]
push[2][14] => tdmaminstage:staging:2:stage.i[2][14]
push[2][15] => tdmaminstage:staging:2:stage.i[2][15]
push[2][16] => tdmaminstage:staging:2:stage.i[2][16]
push[2][17] => tdmaminstage:staging:2:stage.i[2][17]
push[2][18] => tdmaminstage:staging:2:stage.i[2][18]
push[2][19] => tdmaminstage:staging:2:stage.i[2][19]
push[2][20] => tdmaminstage:staging:2:stage.i[2][20]
push[2][21] => tdmaminstage:staging:2:stage.i[2][21]
push[2][22] => tdmaminstage:staging:2:stage.i[2][22]
push[2][23] => tdmaminstage:staging:2:stage.i[2][23]
push[2][24] => tdmaminstage:staging:2:stage.i[2][24]
push[2][25] => tdmaminstage:staging:2:stage.i[2][25]
push[2][26] => tdmaminstage:staging:2:stage.i[2][26]
push[2][27] => tdmaminstage:staging:2:stage.i[2][27]
push[2][28] => tdmaminstage:staging:2:stage.i[2][28]
push[2][29] => tdmaminstage:staging:2:stage.i[2][29]
push[2][30] => tdmaminstage:staging:2:stage.i[2][30]
push[2][31] => tdmaminstage:staging:2:stage.i[2][31]
push[1][0] => tdmaminstage:staging:2:stage.i[1][0]
push[1][1] => tdmaminstage:staging:2:stage.i[1][1]
push[1][2] => tdmaminstage:staging:2:stage.i[1][2]
push[1][3] => tdmaminstage:staging:2:stage.i[1][3]
push[1][4] => tdmaminstage:staging:2:stage.i[1][4]
push[1][5] => tdmaminstage:staging:2:stage.i[1][5]
push[1][6] => tdmaminstage:staging:2:stage.i[1][6]
push[1][7] => tdmaminstage:staging:2:stage.i[1][7]
push[1][8] => tdmaminstage:staging:2:stage.i[1][8]
push[1][9] => tdmaminstage:staging:2:stage.i[1][9]
push[1][10] => tdmaminstage:staging:2:stage.i[1][10]
push[1][11] => tdmaminstage:staging:2:stage.i[1][11]
push[1][12] => tdmaminstage:staging:2:stage.i[1][12]
push[1][13] => tdmaminstage:staging:2:stage.i[1][13]
push[1][14] => tdmaminstage:staging:2:stage.i[1][14]
push[1][15] => tdmaminstage:staging:2:stage.i[1][15]
push[1][16] => tdmaminstage:staging:2:stage.i[1][16]
push[1][17] => tdmaminstage:staging:2:stage.i[1][17]
push[1][18] => tdmaminstage:staging:2:stage.i[1][18]
push[1][19] => tdmaminstage:staging:2:stage.i[1][19]
push[1][20] => tdmaminstage:staging:2:stage.i[1][20]
push[1][21] => tdmaminstage:staging:2:stage.i[1][21]
push[1][22] => tdmaminstage:staging:2:stage.i[1][22]
push[1][23] => tdmaminstage:staging:2:stage.i[1][23]
push[1][24] => tdmaminstage:staging:2:stage.i[1][24]
push[1][25] => tdmaminstage:staging:2:stage.i[1][25]
push[1][26] => tdmaminstage:staging:2:stage.i[1][26]
push[1][27] => tdmaminstage:staging:2:stage.i[1][27]
push[1][28] => tdmaminstage:staging:2:stage.i[1][28]
push[1][29] => tdmaminstage:staging:2:stage.i[1][29]
push[1][30] => tdmaminstage:staging:2:stage.i[1][30]
push[1][31] => tdmaminstage:staging:2:stage.i[1][31]
push[0][0] => tdmaminstage:staging:2:stage.i[0][0]
push[0][1] => tdmaminstage:staging:2:stage.i[0][1]
push[0][2] => tdmaminstage:staging:2:stage.i[0][2]
push[0][3] => tdmaminstage:staging:2:stage.i[0][3]
push[0][4] => tdmaminstage:staging:2:stage.i[0][4]
push[0][5] => tdmaminstage:staging:2:stage.i[0][5]
push[0][6] => tdmaminstage:staging:2:stage.i[0][6]
push[0][7] => tdmaminstage:staging:2:stage.i[0][7]
push[0][8] => tdmaminstage:staging:2:stage.i[0][8]
push[0][9] => tdmaminstage:staging:2:stage.i[0][9]
push[0][10] => tdmaminstage:staging:2:stage.i[0][10]
push[0][11] => tdmaminstage:staging:2:stage.i[0][11]
push[0][12] => tdmaminstage:staging:2:stage.i[0][12]
push[0][13] => tdmaminstage:staging:2:stage.i[0][13]
push[0][14] => tdmaminstage:staging:2:stage.i[0][14]
push[0][15] => tdmaminstage:staging:2:stage.i[0][15]
push[0][16] => tdmaminstage:staging:2:stage.i[0][16]
push[0][17] => tdmaminstage:staging:2:stage.i[0][17]
push[0][18] => tdmaminstage:staging:2:stage.i[0][18]
push[0][19] => tdmaminstage:staging:2:stage.i[0][19]
push[0][20] => tdmaminstage:staging:2:stage.i[0][20]
push[0][21] => tdmaminstage:staging:2:stage.i[0][21]
push[0][22] => tdmaminstage:staging:2:stage.i[0][22]
push[0][23] => tdmaminstage:staging:2:stage.i[0][23]
push[0][24] => tdmaminstage:staging:2:stage.i[0][24]
push[0][25] => tdmaminstage:staging:2:stage.i[0][25]
push[0][26] => tdmaminstage:staging:2:stage.i[0][26]
push[0][27] => tdmaminstage:staging:2:stage.i[0][27]
push[0][28] => tdmaminstage:staging:2:stage.i[0][28]
push[0][29] => tdmaminstage:staging:2:stage.i[0][29]
push[0][30] => tdmaminstage:staging:2:stage.i[0][30]
push[0][31] => tdmaminstage:staging:2:stage.i[0][31]
pull[5][0] <= tdmaminstage:staging:0:stage.o[5][0]
pull[5][1] <= tdmaminstage:staging:0:stage.o[5][1]
pull[5][2] <= tdmaminstage:staging:0:stage.o[5][2]
pull[5][3] <= tdmaminstage:staging:0:stage.o[5][3]
pull[5][4] <= tdmaminstage:staging:0:stage.o[5][4]
pull[5][5] <= tdmaminstage:staging:0:stage.o[5][5]
pull[5][6] <= tdmaminstage:staging:0:stage.o[5][6]
pull[5][7] <= tdmaminstage:staging:0:stage.o[5][7]
pull[5][8] <= tdmaminstage:staging:0:stage.o[5][8]
pull[5][9] <= tdmaminstage:staging:0:stage.o[5][9]
pull[5][10] <= tdmaminstage:staging:0:stage.o[5][10]
pull[5][11] <= tdmaminstage:staging:0:stage.o[5][11]
pull[5][12] <= tdmaminstage:staging:0:stage.o[5][12]
pull[5][13] <= tdmaminstage:staging:0:stage.o[5][13]
pull[5][14] <= tdmaminstage:staging:0:stage.o[5][14]
pull[5][15] <= tdmaminstage:staging:0:stage.o[5][15]
pull[5][16] <= tdmaminstage:staging:0:stage.o[5][16]
pull[5][17] <= tdmaminstage:staging:0:stage.o[5][17]
pull[5][18] <= tdmaminstage:staging:0:stage.o[5][18]
pull[5][19] <= tdmaminstage:staging:0:stage.o[5][19]
pull[5][20] <= tdmaminstage:staging:0:stage.o[5][20]
pull[5][21] <= tdmaminstage:staging:0:stage.o[5][21]
pull[5][22] <= tdmaminstage:staging:0:stage.o[5][22]
pull[5][23] <= tdmaminstage:staging:0:stage.o[5][23]
pull[5][24] <= tdmaminstage:staging:0:stage.o[5][24]
pull[5][25] <= tdmaminstage:staging:0:stage.o[5][25]
pull[5][26] <= tdmaminstage:staging:0:stage.o[5][26]
pull[5][27] <= tdmaminstage:staging:0:stage.o[5][27]
pull[5][28] <= tdmaminstage:staging:0:stage.o[5][28]
pull[5][29] <= tdmaminstage:staging:0:stage.o[5][29]
pull[5][30] <= tdmaminstage:staging:0:stage.o[5][30]
pull[5][31] <= tdmaminstage:staging:0:stage.o[5][31]
pull[4][0] <= tdmaminstage:staging:0:stage.o[4][0]
pull[4][1] <= tdmaminstage:staging:0:stage.o[4][1]
pull[4][2] <= tdmaminstage:staging:0:stage.o[4][2]
pull[4][3] <= tdmaminstage:staging:0:stage.o[4][3]
pull[4][4] <= tdmaminstage:staging:0:stage.o[4][4]
pull[4][5] <= tdmaminstage:staging:0:stage.o[4][5]
pull[4][6] <= tdmaminstage:staging:0:stage.o[4][6]
pull[4][7] <= tdmaminstage:staging:0:stage.o[4][7]
pull[4][8] <= tdmaminstage:staging:0:stage.o[4][8]
pull[4][9] <= tdmaminstage:staging:0:stage.o[4][9]
pull[4][10] <= tdmaminstage:staging:0:stage.o[4][10]
pull[4][11] <= tdmaminstage:staging:0:stage.o[4][11]
pull[4][12] <= tdmaminstage:staging:0:stage.o[4][12]
pull[4][13] <= tdmaminstage:staging:0:stage.o[4][13]
pull[4][14] <= tdmaminstage:staging:0:stage.o[4][14]
pull[4][15] <= tdmaminstage:staging:0:stage.o[4][15]
pull[4][16] <= tdmaminstage:staging:0:stage.o[4][16]
pull[4][17] <= tdmaminstage:staging:0:stage.o[4][17]
pull[4][18] <= tdmaminstage:staging:0:stage.o[4][18]
pull[4][19] <= tdmaminstage:staging:0:stage.o[4][19]
pull[4][20] <= tdmaminstage:staging:0:stage.o[4][20]
pull[4][21] <= tdmaminstage:staging:0:stage.o[4][21]
pull[4][22] <= tdmaminstage:staging:0:stage.o[4][22]
pull[4][23] <= tdmaminstage:staging:0:stage.o[4][23]
pull[4][24] <= tdmaminstage:staging:0:stage.o[4][24]
pull[4][25] <= tdmaminstage:staging:0:stage.o[4][25]
pull[4][26] <= tdmaminstage:staging:0:stage.o[4][26]
pull[4][27] <= tdmaminstage:staging:0:stage.o[4][27]
pull[4][28] <= tdmaminstage:staging:0:stage.o[4][28]
pull[4][29] <= tdmaminstage:staging:0:stage.o[4][29]
pull[4][30] <= tdmaminstage:staging:0:stage.o[4][30]
pull[4][31] <= tdmaminstage:staging:0:stage.o[4][31]
pull[3][0] <= tdmaminstage:staging:0:stage.o[3][0]
pull[3][1] <= tdmaminstage:staging:0:stage.o[3][1]
pull[3][2] <= tdmaminstage:staging:0:stage.o[3][2]
pull[3][3] <= tdmaminstage:staging:0:stage.o[3][3]
pull[3][4] <= tdmaminstage:staging:0:stage.o[3][4]
pull[3][5] <= tdmaminstage:staging:0:stage.o[3][5]
pull[3][6] <= tdmaminstage:staging:0:stage.o[3][6]
pull[3][7] <= tdmaminstage:staging:0:stage.o[3][7]
pull[3][8] <= tdmaminstage:staging:0:stage.o[3][8]
pull[3][9] <= tdmaminstage:staging:0:stage.o[3][9]
pull[3][10] <= tdmaminstage:staging:0:stage.o[3][10]
pull[3][11] <= tdmaminstage:staging:0:stage.o[3][11]
pull[3][12] <= tdmaminstage:staging:0:stage.o[3][12]
pull[3][13] <= tdmaminstage:staging:0:stage.o[3][13]
pull[3][14] <= tdmaminstage:staging:0:stage.o[3][14]
pull[3][15] <= tdmaminstage:staging:0:stage.o[3][15]
pull[3][16] <= tdmaminstage:staging:0:stage.o[3][16]
pull[3][17] <= tdmaminstage:staging:0:stage.o[3][17]
pull[3][18] <= tdmaminstage:staging:0:stage.o[3][18]
pull[3][19] <= tdmaminstage:staging:0:stage.o[3][19]
pull[3][20] <= tdmaminstage:staging:0:stage.o[3][20]
pull[3][21] <= tdmaminstage:staging:0:stage.o[3][21]
pull[3][22] <= tdmaminstage:staging:0:stage.o[3][22]
pull[3][23] <= tdmaminstage:staging:0:stage.o[3][23]
pull[3][24] <= tdmaminstage:staging:0:stage.o[3][24]
pull[3][25] <= tdmaminstage:staging:0:stage.o[3][25]
pull[3][26] <= tdmaminstage:staging:0:stage.o[3][26]
pull[3][27] <= tdmaminstage:staging:0:stage.o[3][27]
pull[3][28] <= tdmaminstage:staging:0:stage.o[3][28]
pull[3][29] <= tdmaminstage:staging:0:stage.o[3][29]
pull[3][30] <= tdmaminstage:staging:0:stage.o[3][30]
pull[3][31] <= tdmaminstage:staging:0:stage.o[3][31]
pull[2][0] <= tdmaminstage:staging:0:stage.o[2][0]
pull[2][1] <= tdmaminstage:staging:0:stage.o[2][1]
pull[2][2] <= tdmaminstage:staging:0:stage.o[2][2]
pull[2][3] <= tdmaminstage:staging:0:stage.o[2][3]
pull[2][4] <= tdmaminstage:staging:0:stage.o[2][4]
pull[2][5] <= tdmaminstage:staging:0:stage.o[2][5]
pull[2][6] <= tdmaminstage:staging:0:stage.o[2][6]
pull[2][7] <= tdmaminstage:staging:0:stage.o[2][7]
pull[2][8] <= tdmaminstage:staging:0:stage.o[2][8]
pull[2][9] <= tdmaminstage:staging:0:stage.o[2][9]
pull[2][10] <= tdmaminstage:staging:0:stage.o[2][10]
pull[2][11] <= tdmaminstage:staging:0:stage.o[2][11]
pull[2][12] <= tdmaminstage:staging:0:stage.o[2][12]
pull[2][13] <= tdmaminstage:staging:0:stage.o[2][13]
pull[2][14] <= tdmaminstage:staging:0:stage.o[2][14]
pull[2][15] <= tdmaminstage:staging:0:stage.o[2][15]
pull[2][16] <= tdmaminstage:staging:0:stage.o[2][16]
pull[2][17] <= tdmaminstage:staging:0:stage.o[2][17]
pull[2][18] <= tdmaminstage:staging:0:stage.o[2][18]
pull[2][19] <= tdmaminstage:staging:0:stage.o[2][19]
pull[2][20] <= tdmaminstage:staging:0:stage.o[2][20]
pull[2][21] <= tdmaminstage:staging:0:stage.o[2][21]
pull[2][22] <= tdmaminstage:staging:0:stage.o[2][22]
pull[2][23] <= tdmaminstage:staging:0:stage.o[2][23]
pull[2][24] <= tdmaminstage:staging:0:stage.o[2][24]
pull[2][25] <= tdmaminstage:staging:0:stage.o[2][25]
pull[2][26] <= tdmaminstage:staging:0:stage.o[2][26]
pull[2][27] <= tdmaminstage:staging:0:stage.o[2][27]
pull[2][28] <= tdmaminstage:staging:0:stage.o[2][28]
pull[2][29] <= tdmaminstage:staging:0:stage.o[2][29]
pull[2][30] <= tdmaminstage:staging:0:stage.o[2][30]
pull[2][31] <= tdmaminstage:staging:0:stage.o[2][31]
pull[1][0] <= tdmaminstage:staging:0:stage.o[1][0]
pull[1][1] <= tdmaminstage:staging:0:stage.o[1][1]
pull[1][2] <= tdmaminstage:staging:0:stage.o[1][2]
pull[1][3] <= tdmaminstage:staging:0:stage.o[1][3]
pull[1][4] <= tdmaminstage:staging:0:stage.o[1][4]
pull[1][5] <= tdmaminstage:staging:0:stage.o[1][5]
pull[1][6] <= tdmaminstage:staging:0:stage.o[1][6]
pull[1][7] <= tdmaminstage:staging:0:stage.o[1][7]
pull[1][8] <= tdmaminstage:staging:0:stage.o[1][8]
pull[1][9] <= tdmaminstage:staging:0:stage.o[1][9]
pull[1][10] <= tdmaminstage:staging:0:stage.o[1][10]
pull[1][11] <= tdmaminstage:staging:0:stage.o[1][11]
pull[1][12] <= tdmaminstage:staging:0:stage.o[1][12]
pull[1][13] <= tdmaminstage:staging:0:stage.o[1][13]
pull[1][14] <= tdmaminstage:staging:0:stage.o[1][14]
pull[1][15] <= tdmaminstage:staging:0:stage.o[1][15]
pull[1][16] <= tdmaminstage:staging:0:stage.o[1][16]
pull[1][17] <= tdmaminstage:staging:0:stage.o[1][17]
pull[1][18] <= tdmaminstage:staging:0:stage.o[1][18]
pull[1][19] <= tdmaminstage:staging:0:stage.o[1][19]
pull[1][20] <= tdmaminstage:staging:0:stage.o[1][20]
pull[1][21] <= tdmaminstage:staging:0:stage.o[1][21]
pull[1][22] <= tdmaminstage:staging:0:stage.o[1][22]
pull[1][23] <= tdmaminstage:staging:0:stage.o[1][23]
pull[1][24] <= tdmaminstage:staging:0:stage.o[1][24]
pull[1][25] <= tdmaminstage:staging:0:stage.o[1][25]
pull[1][26] <= tdmaminstage:staging:0:stage.o[1][26]
pull[1][27] <= tdmaminstage:staging:0:stage.o[1][27]
pull[1][28] <= tdmaminstage:staging:0:stage.o[1][28]
pull[1][29] <= tdmaminstage:staging:0:stage.o[1][29]
pull[1][30] <= tdmaminstage:staging:0:stage.o[1][30]
pull[1][31] <= tdmaminstage:staging:0:stage.o[1][31]
pull[0][0] <= tdmaminstage:staging:0:stage.o[0][0]
pull[0][1] <= tdmaminstage:staging:0:stage.o[0][1]
pull[0][2] <= tdmaminstage:staging:0:stage.o[0][2]
pull[0][3] <= tdmaminstage:staging:0:stage.o[0][3]
pull[0][4] <= tdmaminstage:staging:0:stage.o[0][4]
pull[0][5] <= tdmaminstage:staging:0:stage.o[0][5]
pull[0][6] <= tdmaminstage:staging:0:stage.o[0][6]
pull[0][7] <= tdmaminstage:staging:0:stage.o[0][7]
pull[0][8] <= tdmaminstage:staging:0:stage.o[0][8]
pull[0][9] <= tdmaminstage:staging:0:stage.o[0][9]
pull[0][10] <= tdmaminstage:staging:0:stage.o[0][10]
pull[0][11] <= tdmaminstage:staging:0:stage.o[0][11]
pull[0][12] <= tdmaminstage:staging:0:stage.o[0][12]
pull[0][13] <= tdmaminstage:staging:0:stage.o[0][13]
pull[0][14] <= tdmaminstage:staging:0:stage.o[0][14]
pull[0][15] <= tdmaminstage:staging:0:stage.o[0][15]
pull[0][16] <= tdmaminstage:staging:0:stage.o[0][16]
pull[0][17] <= tdmaminstage:staging:0:stage.o[0][17]
pull[0][18] <= tdmaminstage:staging:0:stage.o[0][18]
pull[0][19] <= tdmaminstage:staging:0:stage.o[0][19]
pull[0][20] <= tdmaminstage:staging:0:stage.o[0][20]
pull[0][21] <= tdmaminstage:staging:0:stage.o[0][21]
pull[0][22] <= tdmaminstage:staging:0:stage.o[0][22]
pull[0][23] <= tdmaminstage:staging:0:stage.o[0][23]
pull[0][24] <= tdmaminstage:staging:0:stage.o[0][24]
pull[0][25] <= tdmaminstage:staging:0:stage.o[0][25]
pull[0][26] <= tdmaminstage:staging:0:stage.o[0][26]
pull[0][27] <= tdmaminstage:staging:0:stage.o[0][27]
pull[0][28] <= tdmaminstage:staging:0:stage.o[0][28]
pull[0][29] <= tdmaminstage:staging:0:stage.o[0][29]
pull[0][30] <= tdmaminstage:staging:0:stage.o[0][30]
pull[0][31] <= tdmaminstage:staging:0:stage.o[0][31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:2:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
s => tdmaminswitch:switches:0:switch.s
s => tdmaminswitch:switches:1:switch.s
s => tdmaminswitch:switches:2:switch.s
s => tdmaminswitch:switches:3:switch.s
i[7][0] => tdmaminswitch:switches:3:switch.b[0]
i[7][1] => tdmaminswitch:switches:3:switch.b[1]
i[7][2] => tdmaminswitch:switches:3:switch.b[2]
i[7][3] => tdmaminswitch:switches:3:switch.b[3]
i[7][4] => tdmaminswitch:switches:3:switch.b[4]
i[7][5] => tdmaminswitch:switches:3:switch.b[5]
i[7][6] => tdmaminswitch:switches:3:switch.b[6]
i[7][7] => tdmaminswitch:switches:3:switch.b[7]
i[7][8] => tdmaminswitch:switches:3:switch.b[8]
i[7][9] => tdmaminswitch:switches:3:switch.b[9]
i[7][10] => tdmaminswitch:switches:3:switch.b[10]
i[7][11] => tdmaminswitch:switches:3:switch.b[11]
i[7][12] => tdmaminswitch:switches:3:switch.b[12]
i[7][13] => tdmaminswitch:switches:3:switch.b[13]
i[7][14] => tdmaminswitch:switches:3:switch.b[14]
i[7][15] => tdmaminswitch:switches:3:switch.b[15]
i[7][16] => tdmaminswitch:switches:3:switch.b[16]
i[7][17] => tdmaminswitch:switches:3:switch.b[17]
i[7][18] => tdmaminswitch:switches:3:switch.b[18]
i[7][19] => tdmaminswitch:switches:3:switch.b[19]
i[7][20] => tdmaminswitch:switches:3:switch.b[20]
i[7][21] => tdmaminswitch:switches:3:switch.b[21]
i[7][22] => tdmaminswitch:switches:3:switch.b[22]
i[7][23] => tdmaminswitch:switches:3:switch.b[23]
i[7][24] => tdmaminswitch:switches:3:switch.b[24]
i[7][25] => tdmaminswitch:switches:3:switch.b[25]
i[7][26] => tdmaminswitch:switches:3:switch.b[26]
i[7][27] => tdmaminswitch:switches:3:switch.b[27]
i[7][28] => tdmaminswitch:switches:3:switch.b[28]
i[7][29] => tdmaminswitch:switches:3:switch.b[29]
i[7][30] => tdmaminswitch:switches:3:switch.b[30]
i[7][31] => tdmaminswitch:switches:3:switch.b[31]
i[6][0] => tdmaminswitch:switches:2:switch.b[0]
i[6][1] => tdmaminswitch:switches:2:switch.b[1]
i[6][2] => tdmaminswitch:switches:2:switch.b[2]
i[6][3] => tdmaminswitch:switches:2:switch.b[3]
i[6][4] => tdmaminswitch:switches:2:switch.b[4]
i[6][5] => tdmaminswitch:switches:2:switch.b[5]
i[6][6] => tdmaminswitch:switches:2:switch.b[6]
i[6][7] => tdmaminswitch:switches:2:switch.b[7]
i[6][8] => tdmaminswitch:switches:2:switch.b[8]
i[6][9] => tdmaminswitch:switches:2:switch.b[9]
i[6][10] => tdmaminswitch:switches:2:switch.b[10]
i[6][11] => tdmaminswitch:switches:2:switch.b[11]
i[6][12] => tdmaminswitch:switches:2:switch.b[12]
i[6][13] => tdmaminswitch:switches:2:switch.b[13]
i[6][14] => tdmaminswitch:switches:2:switch.b[14]
i[6][15] => tdmaminswitch:switches:2:switch.b[15]
i[6][16] => tdmaminswitch:switches:2:switch.b[16]
i[6][17] => tdmaminswitch:switches:2:switch.b[17]
i[6][18] => tdmaminswitch:switches:2:switch.b[18]
i[6][19] => tdmaminswitch:switches:2:switch.b[19]
i[6][20] => tdmaminswitch:switches:2:switch.b[20]
i[6][21] => tdmaminswitch:switches:2:switch.b[21]
i[6][22] => tdmaminswitch:switches:2:switch.b[22]
i[6][23] => tdmaminswitch:switches:2:switch.b[23]
i[6][24] => tdmaminswitch:switches:2:switch.b[24]
i[6][25] => tdmaminswitch:switches:2:switch.b[25]
i[6][26] => tdmaminswitch:switches:2:switch.b[26]
i[6][27] => tdmaminswitch:switches:2:switch.b[27]
i[6][28] => tdmaminswitch:switches:2:switch.b[28]
i[6][29] => tdmaminswitch:switches:2:switch.b[29]
i[6][30] => tdmaminswitch:switches:2:switch.b[30]
i[6][31] => tdmaminswitch:switches:2:switch.b[31]
i[5][0] => tdmaminswitch:switches:1:switch.b[0]
i[5][1] => tdmaminswitch:switches:1:switch.b[1]
i[5][2] => tdmaminswitch:switches:1:switch.b[2]
i[5][3] => tdmaminswitch:switches:1:switch.b[3]
i[5][4] => tdmaminswitch:switches:1:switch.b[4]
i[5][5] => tdmaminswitch:switches:1:switch.b[5]
i[5][6] => tdmaminswitch:switches:1:switch.b[6]
i[5][7] => tdmaminswitch:switches:1:switch.b[7]
i[5][8] => tdmaminswitch:switches:1:switch.b[8]
i[5][9] => tdmaminswitch:switches:1:switch.b[9]
i[5][10] => tdmaminswitch:switches:1:switch.b[10]
i[5][11] => tdmaminswitch:switches:1:switch.b[11]
i[5][12] => tdmaminswitch:switches:1:switch.b[12]
i[5][13] => tdmaminswitch:switches:1:switch.b[13]
i[5][14] => tdmaminswitch:switches:1:switch.b[14]
i[5][15] => tdmaminswitch:switches:1:switch.b[15]
i[5][16] => tdmaminswitch:switches:1:switch.b[16]
i[5][17] => tdmaminswitch:switches:1:switch.b[17]
i[5][18] => tdmaminswitch:switches:1:switch.b[18]
i[5][19] => tdmaminswitch:switches:1:switch.b[19]
i[5][20] => tdmaminswitch:switches:1:switch.b[20]
i[5][21] => tdmaminswitch:switches:1:switch.b[21]
i[5][22] => tdmaminswitch:switches:1:switch.b[22]
i[5][23] => tdmaminswitch:switches:1:switch.b[23]
i[5][24] => tdmaminswitch:switches:1:switch.b[24]
i[5][25] => tdmaminswitch:switches:1:switch.b[25]
i[5][26] => tdmaminswitch:switches:1:switch.b[26]
i[5][27] => tdmaminswitch:switches:1:switch.b[27]
i[5][28] => tdmaminswitch:switches:1:switch.b[28]
i[5][29] => tdmaminswitch:switches:1:switch.b[29]
i[5][30] => tdmaminswitch:switches:1:switch.b[30]
i[5][31] => tdmaminswitch:switches:1:switch.b[31]
i[4][0] => tdmaminswitch:switches:0:switch.b[0]
i[4][1] => tdmaminswitch:switches:0:switch.b[1]
i[4][2] => tdmaminswitch:switches:0:switch.b[2]
i[4][3] => tdmaminswitch:switches:0:switch.b[3]
i[4][4] => tdmaminswitch:switches:0:switch.b[4]
i[4][5] => tdmaminswitch:switches:0:switch.b[5]
i[4][6] => tdmaminswitch:switches:0:switch.b[6]
i[4][7] => tdmaminswitch:switches:0:switch.b[7]
i[4][8] => tdmaminswitch:switches:0:switch.b[8]
i[4][9] => tdmaminswitch:switches:0:switch.b[9]
i[4][10] => tdmaminswitch:switches:0:switch.b[10]
i[4][11] => tdmaminswitch:switches:0:switch.b[11]
i[4][12] => tdmaminswitch:switches:0:switch.b[12]
i[4][13] => tdmaminswitch:switches:0:switch.b[13]
i[4][14] => tdmaminswitch:switches:0:switch.b[14]
i[4][15] => tdmaminswitch:switches:0:switch.b[15]
i[4][16] => tdmaminswitch:switches:0:switch.b[16]
i[4][17] => tdmaminswitch:switches:0:switch.b[17]
i[4][18] => tdmaminswitch:switches:0:switch.b[18]
i[4][19] => tdmaminswitch:switches:0:switch.b[19]
i[4][20] => tdmaminswitch:switches:0:switch.b[20]
i[4][21] => tdmaminswitch:switches:0:switch.b[21]
i[4][22] => tdmaminswitch:switches:0:switch.b[22]
i[4][23] => tdmaminswitch:switches:0:switch.b[23]
i[4][24] => tdmaminswitch:switches:0:switch.b[24]
i[4][25] => tdmaminswitch:switches:0:switch.b[25]
i[4][26] => tdmaminswitch:switches:0:switch.b[26]
i[4][27] => tdmaminswitch:switches:0:switch.b[27]
i[4][28] => tdmaminswitch:switches:0:switch.b[28]
i[4][29] => tdmaminswitch:switches:0:switch.b[29]
i[4][30] => tdmaminswitch:switches:0:switch.b[30]
i[4][31] => tdmaminswitch:switches:0:switch.b[31]
i[3][0] => tdmaminswitch:switches:3:switch.a[0]
i[3][1] => tdmaminswitch:switches:3:switch.a[1]
i[3][2] => tdmaminswitch:switches:3:switch.a[2]
i[3][3] => tdmaminswitch:switches:3:switch.a[3]
i[3][4] => tdmaminswitch:switches:3:switch.a[4]
i[3][5] => tdmaminswitch:switches:3:switch.a[5]
i[3][6] => tdmaminswitch:switches:3:switch.a[6]
i[3][7] => tdmaminswitch:switches:3:switch.a[7]
i[3][8] => tdmaminswitch:switches:3:switch.a[8]
i[3][9] => tdmaminswitch:switches:3:switch.a[9]
i[3][10] => tdmaminswitch:switches:3:switch.a[10]
i[3][11] => tdmaminswitch:switches:3:switch.a[11]
i[3][12] => tdmaminswitch:switches:3:switch.a[12]
i[3][13] => tdmaminswitch:switches:3:switch.a[13]
i[3][14] => tdmaminswitch:switches:3:switch.a[14]
i[3][15] => tdmaminswitch:switches:3:switch.a[15]
i[3][16] => tdmaminswitch:switches:3:switch.a[16]
i[3][17] => tdmaminswitch:switches:3:switch.a[17]
i[3][18] => tdmaminswitch:switches:3:switch.a[18]
i[3][19] => tdmaminswitch:switches:3:switch.a[19]
i[3][20] => tdmaminswitch:switches:3:switch.a[20]
i[3][21] => tdmaminswitch:switches:3:switch.a[21]
i[3][22] => tdmaminswitch:switches:3:switch.a[22]
i[3][23] => tdmaminswitch:switches:3:switch.a[23]
i[3][24] => tdmaminswitch:switches:3:switch.a[24]
i[3][25] => tdmaminswitch:switches:3:switch.a[25]
i[3][26] => tdmaminswitch:switches:3:switch.a[26]
i[3][27] => tdmaminswitch:switches:3:switch.a[27]
i[3][28] => tdmaminswitch:switches:3:switch.a[28]
i[3][29] => tdmaminswitch:switches:3:switch.a[29]
i[3][30] => tdmaminswitch:switches:3:switch.a[30]
i[3][31] => tdmaminswitch:switches:3:switch.a[31]
i[2][0] => tdmaminswitch:switches:2:switch.a[0]
i[2][1] => tdmaminswitch:switches:2:switch.a[1]
i[2][2] => tdmaminswitch:switches:2:switch.a[2]
i[2][3] => tdmaminswitch:switches:2:switch.a[3]
i[2][4] => tdmaminswitch:switches:2:switch.a[4]
i[2][5] => tdmaminswitch:switches:2:switch.a[5]
i[2][6] => tdmaminswitch:switches:2:switch.a[6]
i[2][7] => tdmaminswitch:switches:2:switch.a[7]
i[2][8] => tdmaminswitch:switches:2:switch.a[8]
i[2][9] => tdmaminswitch:switches:2:switch.a[9]
i[2][10] => tdmaminswitch:switches:2:switch.a[10]
i[2][11] => tdmaminswitch:switches:2:switch.a[11]
i[2][12] => tdmaminswitch:switches:2:switch.a[12]
i[2][13] => tdmaminswitch:switches:2:switch.a[13]
i[2][14] => tdmaminswitch:switches:2:switch.a[14]
i[2][15] => tdmaminswitch:switches:2:switch.a[15]
i[2][16] => tdmaminswitch:switches:2:switch.a[16]
i[2][17] => tdmaminswitch:switches:2:switch.a[17]
i[2][18] => tdmaminswitch:switches:2:switch.a[18]
i[2][19] => tdmaminswitch:switches:2:switch.a[19]
i[2][20] => tdmaminswitch:switches:2:switch.a[20]
i[2][21] => tdmaminswitch:switches:2:switch.a[21]
i[2][22] => tdmaminswitch:switches:2:switch.a[22]
i[2][23] => tdmaminswitch:switches:2:switch.a[23]
i[2][24] => tdmaminswitch:switches:2:switch.a[24]
i[2][25] => tdmaminswitch:switches:2:switch.a[25]
i[2][26] => tdmaminswitch:switches:2:switch.a[26]
i[2][27] => tdmaminswitch:switches:2:switch.a[27]
i[2][28] => tdmaminswitch:switches:2:switch.a[28]
i[2][29] => tdmaminswitch:switches:2:switch.a[29]
i[2][30] => tdmaminswitch:switches:2:switch.a[30]
i[2][31] => tdmaminswitch:switches:2:switch.a[31]
i[1][0] => tdmaminswitch:switches:1:switch.a[0]
i[1][1] => tdmaminswitch:switches:1:switch.a[1]
i[1][2] => tdmaminswitch:switches:1:switch.a[2]
i[1][3] => tdmaminswitch:switches:1:switch.a[3]
i[1][4] => tdmaminswitch:switches:1:switch.a[4]
i[1][5] => tdmaminswitch:switches:1:switch.a[5]
i[1][6] => tdmaminswitch:switches:1:switch.a[6]
i[1][7] => tdmaminswitch:switches:1:switch.a[7]
i[1][8] => tdmaminswitch:switches:1:switch.a[8]
i[1][9] => tdmaminswitch:switches:1:switch.a[9]
i[1][10] => tdmaminswitch:switches:1:switch.a[10]
i[1][11] => tdmaminswitch:switches:1:switch.a[11]
i[1][12] => tdmaminswitch:switches:1:switch.a[12]
i[1][13] => tdmaminswitch:switches:1:switch.a[13]
i[1][14] => tdmaminswitch:switches:1:switch.a[14]
i[1][15] => tdmaminswitch:switches:1:switch.a[15]
i[1][16] => tdmaminswitch:switches:1:switch.a[16]
i[1][17] => tdmaminswitch:switches:1:switch.a[17]
i[1][18] => tdmaminswitch:switches:1:switch.a[18]
i[1][19] => tdmaminswitch:switches:1:switch.a[19]
i[1][20] => tdmaminswitch:switches:1:switch.a[20]
i[1][21] => tdmaminswitch:switches:1:switch.a[21]
i[1][22] => tdmaminswitch:switches:1:switch.a[22]
i[1][23] => tdmaminswitch:switches:1:switch.a[23]
i[1][24] => tdmaminswitch:switches:1:switch.a[24]
i[1][25] => tdmaminswitch:switches:1:switch.a[25]
i[1][26] => tdmaminswitch:switches:1:switch.a[26]
i[1][27] => tdmaminswitch:switches:1:switch.a[27]
i[1][28] => tdmaminswitch:switches:1:switch.a[28]
i[1][29] => tdmaminswitch:switches:1:switch.a[29]
i[1][30] => tdmaminswitch:switches:1:switch.a[30]
i[1][31] => tdmaminswitch:switches:1:switch.a[31]
i[0][0] => tdmaminswitch:switches:0:switch.a[0]
i[0][1] => tdmaminswitch:switches:0:switch.a[1]
i[0][2] => tdmaminswitch:switches:0:switch.a[2]
i[0][3] => tdmaminswitch:switches:0:switch.a[3]
i[0][4] => tdmaminswitch:switches:0:switch.a[4]
i[0][5] => tdmaminswitch:switches:0:switch.a[5]
i[0][6] => tdmaminswitch:switches:0:switch.a[6]
i[0][7] => tdmaminswitch:switches:0:switch.a[7]
i[0][8] => tdmaminswitch:switches:0:switch.a[8]
i[0][9] => tdmaminswitch:switches:0:switch.a[9]
i[0][10] => tdmaminswitch:switches:0:switch.a[10]
i[0][11] => tdmaminswitch:switches:0:switch.a[11]
i[0][12] => tdmaminswitch:switches:0:switch.a[12]
i[0][13] => tdmaminswitch:switches:0:switch.a[13]
i[0][14] => tdmaminswitch:switches:0:switch.a[14]
i[0][15] => tdmaminswitch:switches:0:switch.a[15]
i[0][16] => tdmaminswitch:switches:0:switch.a[16]
i[0][17] => tdmaminswitch:switches:0:switch.a[17]
i[0][18] => tdmaminswitch:switches:0:switch.a[18]
i[0][19] => tdmaminswitch:switches:0:switch.a[19]
i[0][20] => tdmaminswitch:switches:0:switch.a[20]
i[0][21] => tdmaminswitch:switches:0:switch.a[21]
i[0][22] => tdmaminswitch:switches:0:switch.a[22]
i[0][23] => tdmaminswitch:switches:0:switch.a[23]
i[0][24] => tdmaminswitch:switches:0:switch.a[24]
i[0][25] => tdmaminswitch:switches:0:switch.a[25]
i[0][26] => tdmaminswitch:switches:0:switch.a[26]
i[0][27] => tdmaminswitch:switches:0:switch.a[27]
i[0][28] => tdmaminswitch:switches:0:switch.a[28]
i[0][29] => tdmaminswitch:switches:0:switch.a[29]
i[0][30] => tdmaminswitch:switches:0:switch.a[30]
i[0][31] => tdmaminswitch:switches:0:switch.a[31]
o[7][0] <= tdmaminswitch:switches:3:switch.y[0]
o[7][1] <= tdmaminswitch:switches:3:switch.y[1]
o[7][2] <= tdmaminswitch:switches:3:switch.y[2]
o[7][3] <= tdmaminswitch:switches:3:switch.y[3]
o[7][4] <= tdmaminswitch:switches:3:switch.y[4]
o[7][5] <= tdmaminswitch:switches:3:switch.y[5]
o[7][6] <= tdmaminswitch:switches:3:switch.y[6]
o[7][7] <= tdmaminswitch:switches:3:switch.y[7]
o[7][8] <= tdmaminswitch:switches:3:switch.y[8]
o[7][9] <= tdmaminswitch:switches:3:switch.y[9]
o[7][10] <= tdmaminswitch:switches:3:switch.y[10]
o[7][11] <= tdmaminswitch:switches:3:switch.y[11]
o[7][12] <= tdmaminswitch:switches:3:switch.y[12]
o[7][13] <= tdmaminswitch:switches:3:switch.y[13]
o[7][14] <= tdmaminswitch:switches:3:switch.y[14]
o[7][15] <= tdmaminswitch:switches:3:switch.y[15]
o[7][16] <= tdmaminswitch:switches:3:switch.y[16]
o[7][17] <= tdmaminswitch:switches:3:switch.y[17]
o[7][18] <= tdmaminswitch:switches:3:switch.y[18]
o[7][19] <= tdmaminswitch:switches:3:switch.y[19]
o[7][20] <= tdmaminswitch:switches:3:switch.y[20]
o[7][21] <= tdmaminswitch:switches:3:switch.y[21]
o[7][22] <= tdmaminswitch:switches:3:switch.y[22]
o[7][23] <= tdmaminswitch:switches:3:switch.y[23]
o[7][24] <= tdmaminswitch:switches:3:switch.y[24]
o[7][25] <= tdmaminswitch:switches:3:switch.y[25]
o[7][26] <= tdmaminswitch:switches:3:switch.y[26]
o[7][27] <= tdmaminswitch:switches:3:switch.y[27]
o[7][28] <= tdmaminswitch:switches:3:switch.y[28]
o[7][29] <= tdmaminswitch:switches:3:switch.y[29]
o[7][30] <= tdmaminswitch:switches:3:switch.y[30]
o[7][31] <= tdmaminswitch:switches:3:switch.y[31]
o[6][0] <= tdmaminswitch:switches:3:switch.x[0]
o[6][1] <= tdmaminswitch:switches:3:switch.x[1]
o[6][2] <= tdmaminswitch:switches:3:switch.x[2]
o[6][3] <= tdmaminswitch:switches:3:switch.x[3]
o[6][4] <= tdmaminswitch:switches:3:switch.x[4]
o[6][5] <= tdmaminswitch:switches:3:switch.x[5]
o[6][6] <= tdmaminswitch:switches:3:switch.x[6]
o[6][7] <= tdmaminswitch:switches:3:switch.x[7]
o[6][8] <= tdmaminswitch:switches:3:switch.x[8]
o[6][9] <= tdmaminswitch:switches:3:switch.x[9]
o[6][10] <= tdmaminswitch:switches:3:switch.x[10]
o[6][11] <= tdmaminswitch:switches:3:switch.x[11]
o[6][12] <= tdmaminswitch:switches:3:switch.x[12]
o[6][13] <= tdmaminswitch:switches:3:switch.x[13]
o[6][14] <= tdmaminswitch:switches:3:switch.x[14]
o[6][15] <= tdmaminswitch:switches:3:switch.x[15]
o[6][16] <= tdmaminswitch:switches:3:switch.x[16]
o[6][17] <= tdmaminswitch:switches:3:switch.x[17]
o[6][18] <= tdmaminswitch:switches:3:switch.x[18]
o[6][19] <= tdmaminswitch:switches:3:switch.x[19]
o[6][20] <= tdmaminswitch:switches:3:switch.x[20]
o[6][21] <= tdmaminswitch:switches:3:switch.x[21]
o[6][22] <= tdmaminswitch:switches:3:switch.x[22]
o[6][23] <= tdmaminswitch:switches:3:switch.x[23]
o[6][24] <= tdmaminswitch:switches:3:switch.x[24]
o[6][25] <= tdmaminswitch:switches:3:switch.x[25]
o[6][26] <= tdmaminswitch:switches:3:switch.x[26]
o[6][27] <= tdmaminswitch:switches:3:switch.x[27]
o[6][28] <= tdmaminswitch:switches:3:switch.x[28]
o[6][29] <= tdmaminswitch:switches:3:switch.x[29]
o[6][30] <= tdmaminswitch:switches:3:switch.x[30]
o[6][31] <= tdmaminswitch:switches:3:switch.x[31]
o[5][0] <= tdmaminswitch:switches:2:switch.y[0]
o[5][1] <= tdmaminswitch:switches:2:switch.y[1]
o[5][2] <= tdmaminswitch:switches:2:switch.y[2]
o[5][3] <= tdmaminswitch:switches:2:switch.y[3]
o[5][4] <= tdmaminswitch:switches:2:switch.y[4]
o[5][5] <= tdmaminswitch:switches:2:switch.y[5]
o[5][6] <= tdmaminswitch:switches:2:switch.y[6]
o[5][7] <= tdmaminswitch:switches:2:switch.y[7]
o[5][8] <= tdmaminswitch:switches:2:switch.y[8]
o[5][9] <= tdmaminswitch:switches:2:switch.y[9]
o[5][10] <= tdmaminswitch:switches:2:switch.y[10]
o[5][11] <= tdmaminswitch:switches:2:switch.y[11]
o[5][12] <= tdmaminswitch:switches:2:switch.y[12]
o[5][13] <= tdmaminswitch:switches:2:switch.y[13]
o[5][14] <= tdmaminswitch:switches:2:switch.y[14]
o[5][15] <= tdmaminswitch:switches:2:switch.y[15]
o[5][16] <= tdmaminswitch:switches:2:switch.y[16]
o[5][17] <= tdmaminswitch:switches:2:switch.y[17]
o[5][18] <= tdmaminswitch:switches:2:switch.y[18]
o[5][19] <= tdmaminswitch:switches:2:switch.y[19]
o[5][20] <= tdmaminswitch:switches:2:switch.y[20]
o[5][21] <= tdmaminswitch:switches:2:switch.y[21]
o[5][22] <= tdmaminswitch:switches:2:switch.y[22]
o[5][23] <= tdmaminswitch:switches:2:switch.y[23]
o[5][24] <= tdmaminswitch:switches:2:switch.y[24]
o[5][25] <= tdmaminswitch:switches:2:switch.y[25]
o[5][26] <= tdmaminswitch:switches:2:switch.y[26]
o[5][27] <= tdmaminswitch:switches:2:switch.y[27]
o[5][28] <= tdmaminswitch:switches:2:switch.y[28]
o[5][29] <= tdmaminswitch:switches:2:switch.y[29]
o[5][30] <= tdmaminswitch:switches:2:switch.y[30]
o[5][31] <= tdmaminswitch:switches:2:switch.y[31]
o[4][0] <= tdmaminswitch:switches:2:switch.x[0]
o[4][1] <= tdmaminswitch:switches:2:switch.x[1]
o[4][2] <= tdmaminswitch:switches:2:switch.x[2]
o[4][3] <= tdmaminswitch:switches:2:switch.x[3]
o[4][4] <= tdmaminswitch:switches:2:switch.x[4]
o[4][5] <= tdmaminswitch:switches:2:switch.x[5]
o[4][6] <= tdmaminswitch:switches:2:switch.x[6]
o[4][7] <= tdmaminswitch:switches:2:switch.x[7]
o[4][8] <= tdmaminswitch:switches:2:switch.x[8]
o[4][9] <= tdmaminswitch:switches:2:switch.x[9]
o[4][10] <= tdmaminswitch:switches:2:switch.x[10]
o[4][11] <= tdmaminswitch:switches:2:switch.x[11]
o[4][12] <= tdmaminswitch:switches:2:switch.x[12]
o[4][13] <= tdmaminswitch:switches:2:switch.x[13]
o[4][14] <= tdmaminswitch:switches:2:switch.x[14]
o[4][15] <= tdmaminswitch:switches:2:switch.x[15]
o[4][16] <= tdmaminswitch:switches:2:switch.x[16]
o[4][17] <= tdmaminswitch:switches:2:switch.x[17]
o[4][18] <= tdmaminswitch:switches:2:switch.x[18]
o[4][19] <= tdmaminswitch:switches:2:switch.x[19]
o[4][20] <= tdmaminswitch:switches:2:switch.x[20]
o[4][21] <= tdmaminswitch:switches:2:switch.x[21]
o[4][22] <= tdmaminswitch:switches:2:switch.x[22]
o[4][23] <= tdmaminswitch:switches:2:switch.x[23]
o[4][24] <= tdmaminswitch:switches:2:switch.x[24]
o[4][25] <= tdmaminswitch:switches:2:switch.x[25]
o[4][26] <= tdmaminswitch:switches:2:switch.x[26]
o[4][27] <= tdmaminswitch:switches:2:switch.x[27]
o[4][28] <= tdmaminswitch:switches:2:switch.x[28]
o[4][29] <= tdmaminswitch:switches:2:switch.x[29]
o[4][30] <= tdmaminswitch:switches:2:switch.x[30]
o[4][31] <= tdmaminswitch:switches:2:switch.x[31]
o[3][0] <= tdmaminswitch:switches:1:switch.y[0]
o[3][1] <= tdmaminswitch:switches:1:switch.y[1]
o[3][2] <= tdmaminswitch:switches:1:switch.y[2]
o[3][3] <= tdmaminswitch:switches:1:switch.y[3]
o[3][4] <= tdmaminswitch:switches:1:switch.y[4]
o[3][5] <= tdmaminswitch:switches:1:switch.y[5]
o[3][6] <= tdmaminswitch:switches:1:switch.y[6]
o[3][7] <= tdmaminswitch:switches:1:switch.y[7]
o[3][8] <= tdmaminswitch:switches:1:switch.y[8]
o[3][9] <= tdmaminswitch:switches:1:switch.y[9]
o[3][10] <= tdmaminswitch:switches:1:switch.y[10]
o[3][11] <= tdmaminswitch:switches:1:switch.y[11]
o[3][12] <= tdmaminswitch:switches:1:switch.y[12]
o[3][13] <= tdmaminswitch:switches:1:switch.y[13]
o[3][14] <= tdmaminswitch:switches:1:switch.y[14]
o[3][15] <= tdmaminswitch:switches:1:switch.y[15]
o[3][16] <= tdmaminswitch:switches:1:switch.y[16]
o[3][17] <= tdmaminswitch:switches:1:switch.y[17]
o[3][18] <= tdmaminswitch:switches:1:switch.y[18]
o[3][19] <= tdmaminswitch:switches:1:switch.y[19]
o[3][20] <= tdmaminswitch:switches:1:switch.y[20]
o[3][21] <= tdmaminswitch:switches:1:switch.y[21]
o[3][22] <= tdmaminswitch:switches:1:switch.y[22]
o[3][23] <= tdmaminswitch:switches:1:switch.y[23]
o[3][24] <= tdmaminswitch:switches:1:switch.y[24]
o[3][25] <= tdmaminswitch:switches:1:switch.y[25]
o[3][26] <= tdmaminswitch:switches:1:switch.y[26]
o[3][27] <= tdmaminswitch:switches:1:switch.y[27]
o[3][28] <= tdmaminswitch:switches:1:switch.y[28]
o[3][29] <= tdmaminswitch:switches:1:switch.y[29]
o[3][30] <= tdmaminswitch:switches:1:switch.y[30]
o[3][31] <= tdmaminswitch:switches:1:switch.y[31]
o[2][0] <= tdmaminswitch:switches:1:switch.x[0]
o[2][1] <= tdmaminswitch:switches:1:switch.x[1]
o[2][2] <= tdmaminswitch:switches:1:switch.x[2]
o[2][3] <= tdmaminswitch:switches:1:switch.x[3]
o[2][4] <= tdmaminswitch:switches:1:switch.x[4]
o[2][5] <= tdmaminswitch:switches:1:switch.x[5]
o[2][6] <= tdmaminswitch:switches:1:switch.x[6]
o[2][7] <= tdmaminswitch:switches:1:switch.x[7]
o[2][8] <= tdmaminswitch:switches:1:switch.x[8]
o[2][9] <= tdmaminswitch:switches:1:switch.x[9]
o[2][10] <= tdmaminswitch:switches:1:switch.x[10]
o[2][11] <= tdmaminswitch:switches:1:switch.x[11]
o[2][12] <= tdmaminswitch:switches:1:switch.x[12]
o[2][13] <= tdmaminswitch:switches:1:switch.x[13]
o[2][14] <= tdmaminswitch:switches:1:switch.x[14]
o[2][15] <= tdmaminswitch:switches:1:switch.x[15]
o[2][16] <= tdmaminswitch:switches:1:switch.x[16]
o[2][17] <= tdmaminswitch:switches:1:switch.x[17]
o[2][18] <= tdmaminswitch:switches:1:switch.x[18]
o[2][19] <= tdmaminswitch:switches:1:switch.x[19]
o[2][20] <= tdmaminswitch:switches:1:switch.x[20]
o[2][21] <= tdmaminswitch:switches:1:switch.x[21]
o[2][22] <= tdmaminswitch:switches:1:switch.x[22]
o[2][23] <= tdmaminswitch:switches:1:switch.x[23]
o[2][24] <= tdmaminswitch:switches:1:switch.x[24]
o[2][25] <= tdmaminswitch:switches:1:switch.x[25]
o[2][26] <= tdmaminswitch:switches:1:switch.x[26]
o[2][27] <= tdmaminswitch:switches:1:switch.x[27]
o[2][28] <= tdmaminswitch:switches:1:switch.x[28]
o[2][29] <= tdmaminswitch:switches:1:switch.x[29]
o[2][30] <= tdmaminswitch:switches:1:switch.x[30]
o[2][31] <= tdmaminswitch:switches:1:switch.x[31]
o[1][0] <= tdmaminswitch:switches:0:switch.y[0]
o[1][1] <= tdmaminswitch:switches:0:switch.y[1]
o[1][2] <= tdmaminswitch:switches:0:switch.y[2]
o[1][3] <= tdmaminswitch:switches:0:switch.y[3]
o[1][4] <= tdmaminswitch:switches:0:switch.y[4]
o[1][5] <= tdmaminswitch:switches:0:switch.y[5]
o[1][6] <= tdmaminswitch:switches:0:switch.y[6]
o[1][7] <= tdmaminswitch:switches:0:switch.y[7]
o[1][8] <= tdmaminswitch:switches:0:switch.y[8]
o[1][9] <= tdmaminswitch:switches:0:switch.y[9]
o[1][10] <= tdmaminswitch:switches:0:switch.y[10]
o[1][11] <= tdmaminswitch:switches:0:switch.y[11]
o[1][12] <= tdmaminswitch:switches:0:switch.y[12]
o[1][13] <= tdmaminswitch:switches:0:switch.y[13]
o[1][14] <= tdmaminswitch:switches:0:switch.y[14]
o[1][15] <= tdmaminswitch:switches:0:switch.y[15]
o[1][16] <= tdmaminswitch:switches:0:switch.y[16]
o[1][17] <= tdmaminswitch:switches:0:switch.y[17]
o[1][18] <= tdmaminswitch:switches:0:switch.y[18]
o[1][19] <= tdmaminswitch:switches:0:switch.y[19]
o[1][20] <= tdmaminswitch:switches:0:switch.y[20]
o[1][21] <= tdmaminswitch:switches:0:switch.y[21]
o[1][22] <= tdmaminswitch:switches:0:switch.y[22]
o[1][23] <= tdmaminswitch:switches:0:switch.y[23]
o[1][24] <= tdmaminswitch:switches:0:switch.y[24]
o[1][25] <= tdmaminswitch:switches:0:switch.y[25]
o[1][26] <= tdmaminswitch:switches:0:switch.y[26]
o[1][27] <= tdmaminswitch:switches:0:switch.y[27]
o[1][28] <= tdmaminswitch:switches:0:switch.y[28]
o[1][29] <= tdmaminswitch:switches:0:switch.y[29]
o[1][30] <= tdmaminswitch:switches:0:switch.y[30]
o[1][31] <= tdmaminswitch:switches:0:switch.y[31]
o[0][0] <= tdmaminswitch:switches:0:switch.x[0]
o[0][1] <= tdmaminswitch:switches:0:switch.x[1]
o[0][2] <= tdmaminswitch:switches:0:switch.x[2]
o[0][3] <= tdmaminswitch:switches:0:switch.x[3]
o[0][4] <= tdmaminswitch:switches:0:switch.x[4]
o[0][5] <= tdmaminswitch:switches:0:switch.x[5]
o[0][6] <= tdmaminswitch:switches:0:switch.x[6]
o[0][7] <= tdmaminswitch:switches:0:switch.x[7]
o[0][8] <= tdmaminswitch:switches:0:switch.x[8]
o[0][9] <= tdmaminswitch:switches:0:switch.x[9]
o[0][10] <= tdmaminswitch:switches:0:switch.x[10]
o[0][11] <= tdmaminswitch:switches:0:switch.x[11]
o[0][12] <= tdmaminswitch:switches:0:switch.x[12]
o[0][13] <= tdmaminswitch:switches:0:switch.x[13]
o[0][14] <= tdmaminswitch:switches:0:switch.x[14]
o[0][15] <= tdmaminswitch:switches:0:switch.x[15]
o[0][16] <= tdmaminswitch:switches:0:switch.x[16]
o[0][17] <= tdmaminswitch:switches:0:switch.x[17]
o[0][18] <= tdmaminswitch:switches:0:switch.x[18]
o[0][19] <= tdmaminswitch:switches:0:switch.x[19]
o[0][20] <= tdmaminswitch:switches:0:switch.x[20]
o[0][21] <= tdmaminswitch:switches:0:switch.x[21]
o[0][22] <= tdmaminswitch:switches:0:switch.x[22]
o[0][23] <= tdmaminswitch:switches:0:switch.x[23]
o[0][24] <= tdmaminswitch:switches:0:switch.x[24]
o[0][25] <= tdmaminswitch:switches:0:switch.x[25]
o[0][26] <= tdmaminswitch:switches:0:switch.x[26]
o[0][27] <= tdmaminswitch:switches:0:switch.x[27]
o[0][28] <= tdmaminswitch:switches:0:switch.x[28]
o[0][29] <= tdmaminswitch:switches:0:switch.x[29]
o[0][30] <= tdmaminswitch:switches:0:switch.x[30]
o[0][31] <= tdmaminswitch:switches:0:switch.x[31]


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:0:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:1:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:2:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:3:switch
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => x.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
a[0] => x.DATAB
a[0] => y.DATAA
a[1] => x.DATAB
a[1] => y.DATAA
a[2] => x.DATAB
a[2] => y.DATAA
a[3] => x.DATAB
a[3] => y.DATAA
a[4] => x.DATAB
a[4] => y.DATAA
a[5] => x.DATAB
a[5] => y.DATAA
a[6] => x.DATAB
a[6] => y.DATAA
a[7] => x.DATAB
a[7] => y.DATAA
a[8] => x.DATAB
a[8] => y.DATAA
a[9] => x.DATAB
a[9] => y.DATAA
a[10] => x.DATAB
a[10] => y.DATAA
a[11] => x.DATAB
a[11] => y.DATAA
a[12] => x.DATAB
a[12] => y.DATAA
a[13] => x.DATAB
a[13] => y.DATAA
a[14] => x.DATAB
a[14] => y.DATAA
a[15] => x.DATAB
a[15] => y.DATAA
a[16] => x.DATAB
a[16] => y.DATAA
a[17] => x.DATAB
a[17] => y.DATAA
a[18] => x.DATAB
a[18] => y.DATAA
a[19] => x.DATAB
a[19] => y.DATAA
a[20] => x.DATAB
a[20] => y.DATAA
a[21] => x.DATAB
a[21] => y.DATAA
a[22] => x.DATAB
a[22] => y.DATAA
a[23] => x.DATAB
a[23] => y.DATAA
a[24] => x.DATAB
a[24] => y.DATAA
a[25] => x.DATAB
a[25] => y.DATAA
a[26] => x.DATAB
a[26] => y.DATAA
a[27] => x.DATAB
a[27] => y.DATAA
a[28] => x.DATAB
a[28] => y.DATAA
a[29] => x.DATAB
a[29] => y.DATAA
a[30] => x.DATAB
a[30] => y.DATAA
a[31] => x.DATAB
a[31] => y.DATAA
b[0] => x.DATAA
b[0] => y.DATAB
b[1] => x.DATAA
b[1] => y.DATAB
b[2] => x.DATAA
b[2] => y.DATAB
b[3] => x.DATAA
b[3] => y.DATAB
b[4] => x.DATAA
b[4] => y.DATAB
b[5] => x.DATAA
b[5] => y.DATAB
b[6] => x.DATAA
b[6] => y.DATAB
b[7] => x.DATAA
b[7] => y.DATAB
b[8] => x.DATAA
b[8] => y.DATAB
b[9] => x.DATAA
b[9] => y.DATAB
b[10] => x.DATAA
b[10] => y.DATAB
b[11] => x.DATAA
b[11] => y.DATAB
b[12] => x.DATAA
b[12] => y.DATAB
b[13] => x.DATAA
b[13] => y.DATAB
b[14] => x.DATAA
b[14] => y.DATAB
b[15] => x.DATAA
b[15] => y.DATAB
b[16] => x.DATAA
b[16] => y.DATAB
b[17] => x.DATAA
b[17] => y.DATAB
b[18] => x.DATAA
b[18] => y.DATAB
b[19] => x.DATAA
b[19] => y.DATAB
b[20] => x.DATAA
b[20] => y.DATAB
b[21] => x.DATAA
b[21] => y.DATAB
b[22] => x.DATAA
b[22] => y.DATAB
b[23] => x.DATAA
b[23] => y.DATAB
b[24] => x.DATAA
b[24] => y.DATAB
b[25] => x.DATAA
b[25] => y.DATAB
b[26] => x.DATAA
b[26] => y.DATAB
b[27] => x.DATAA
b[27] => y.DATAB
b[28] => x.DATAA
b[28] => y.DATAB
b[29] => x.DATAA
b[29] => y.DATAB
b[30] => x.DATAA
b[30] => y.DATAB
b[31] => x.DATAA
b[31] => y.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[12] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[13] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[14] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[15] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[16] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[17] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[18] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[19] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[20] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[21] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[22] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[23] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[24] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[25] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[26] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[27] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[28] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[29] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[30] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[31] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface
clock => tdmaminfifo:fifo.clock
clock => recv.data[0]~reg0.CLK
clock => recv.data[1]~reg0.CLK
clock => recv.data[2]~reg0.CLK
clock => recv.data[3]~reg0.CLK
clock => recv.data[4]~reg0.CLK
clock => recv.data[5]~reg0.CLK
clock => recv.data[6]~reg0.CLK
clock => recv.data[7]~reg0.CLK
clock => recv.data[8]~reg0.CLK
clock => recv.data[9]~reg0.CLK
clock => recv.data[10]~reg0.CLK
clock => recv.data[11]~reg0.CLK
clock => recv.data[12]~reg0.CLK
clock => recv.data[13]~reg0.CLK
clock => recv.data[14]~reg0.CLK
clock => recv.data[15]~reg0.CLK
clock => recv.data[16]~reg0.CLK
clock => recv.data[17]~reg0.CLK
clock => recv.data[18]~reg0.CLK
clock => recv.data[19]~reg0.CLK
clock => recv.data[20]~reg0.CLK
clock => recv.data[21]~reg0.CLK
clock => recv.data[22]~reg0.CLK
clock => recv.data[23]~reg0.CLK
clock => recv.data[24]~reg0.CLK
clock => recv.data[25]~reg0.CLK
clock => recv.data[26]~reg0.CLK
clock => recv.data[27]~reg0.CLK
clock => recv.data[28]~reg0.CLK
clock => recv.data[29]~reg0.CLK
clock => recv.data[30]~reg0.CLK
clock => recv.data[31]~reg0.CLK
clock => recv.addr[0]~reg0.CLK
clock => recv.addr[1]~reg0.CLK
clock => recv.addr[2]~reg0.CLK
clock => recv.addr[3]~reg0.CLK
clock => recv.addr[4]~reg0.CLK
clock => recv.addr[5]~reg0.CLK
clock => recv.addr[6]~reg0.CLK
clock => recv.addr[7]~reg0.CLK
slot[0] => Equal0.IN7
slot[0] => recv.addr[0]~reg0.DATAIN
slot[1] => Equal0.IN6
slot[1] => recv.addr[1]~reg0.DATAIN
slot[2] => Equal0.IN5
slot[2] => recv.addr[2]~reg0.DATAIN
push[0] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[1] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[2] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[3] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[4] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[5] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[6] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[7] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[8] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[9] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[10] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[11] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[12] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[13] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[14] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[15] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[16] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[17] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[18] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[19] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[20] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[21] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[22] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[23] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[24] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[25] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[26] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[27] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[28] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[29] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[30] <= push.DB_MAX_OUTPUT_PORT_TYPE
push[31] <= push.DB_MAX_OUTPUT_PORT_TYPE
pull[0] => recv.data[0]~reg0.DATAIN
pull[1] => recv.data[1]~reg0.DATAIN
pull[2] => recv.data[2]~reg0.DATAIN
pull[3] => recv.data[3]~reg0.DATAIN
pull[4] => recv.data[4]~reg0.DATAIN
pull[5] => recv.data[5]~reg0.DATAIN
pull[6] => recv.data[6]~reg0.DATAIN
pull[7] => recv.data[7]~reg0.DATAIN
pull[8] => recv.data[8]~reg0.DATAIN
pull[9] => recv.data[9]~reg0.DATAIN
pull[10] => recv.data[10]~reg0.DATAIN
pull[11] => recv.data[11]~reg0.DATAIN
pull[12] => recv.data[12]~reg0.DATAIN
pull[13] => recv.data[13]~reg0.DATAIN
pull[14] => recv.data[14]~reg0.DATAIN
pull[15] => recv.data[15]~reg0.DATAIN
pull[16] => recv.data[16]~reg0.DATAIN
pull[17] => recv.data[17]~reg0.DATAIN
pull[18] => recv.data[18]~reg0.DATAIN
pull[19] => recv.data[19]~reg0.DATAIN
pull[20] => recv.data[20]~reg0.DATAIN
pull[21] => recv.data[21]~reg0.DATAIN
pull[22] => recv.data[22]~reg0.DATAIN
pull[23] => recv.data[23]~reg0.DATAIN
pull[24] => recv.data[24]~reg0.DATAIN
pull[25] => recv.data[25]~reg0.DATAIN
pull[26] => recv.data[26]~reg0.DATAIN
pull[27] => recv.data[27]~reg0.DATAIN
pull[28] => recv.data[28]~reg0.DATAIN
pull[29] => recv.data[29]~reg0.DATAIN
pull[30] => recv.data[30]~reg0.DATAIN
pull[31] => recv.data[31]~reg0.DATAIN
send.data[0] => tdmaminfifo:fifo.data[0]
send.data[1] => tdmaminfifo:fifo.data[1]
send.data[2] => tdmaminfifo:fifo.data[2]
send.data[3] => tdmaminfifo:fifo.data[3]
send.data[4] => tdmaminfifo:fifo.data[4]
send.data[5] => tdmaminfifo:fifo.data[5]
send.data[6] => tdmaminfifo:fifo.data[6]
send.data[7] => tdmaminfifo:fifo.data[7]
send.data[8] => tdmaminfifo:fifo.data[8]
send.data[9] => tdmaminfifo:fifo.data[9]
send.data[10] => tdmaminfifo:fifo.data[10]
send.data[11] => tdmaminfifo:fifo.data[11]
send.data[12] => tdmaminfifo:fifo.data[12]
send.data[13] => tdmaminfifo:fifo.data[13]
send.data[14] => tdmaminfifo:fifo.data[14]
send.data[15] => tdmaminfifo:fifo.data[15]
send.data[16] => tdmaminfifo:fifo.data[16]
send.data[17] => tdmaminfifo:fifo.data[17]
send.data[18] => tdmaminfifo:fifo.data[18]
send.data[19] => tdmaminfifo:fifo.data[19]
send.data[20] => tdmaminfifo:fifo.data[20]
send.data[21] => tdmaminfifo:fifo.data[21]
send.data[22] => tdmaminfifo:fifo.data[22]
send.data[23] => tdmaminfifo:fifo.data[23]
send.data[24] => tdmaminfifo:fifo.data[24]
send.data[25] => tdmaminfifo:fifo.data[25]
send.data[26] => tdmaminfifo:fifo.data[26]
send.data[27] => tdmaminfifo:fifo.data[27]
send.data[28] => tdmaminfifo:fifo.data[28]
send.data[29] => tdmaminfifo:fifo.data[29]
send.data[30] => tdmaminfifo:fifo.data[30]
send.data[31] => tdmaminfifo:fifo.wrreq
send.data[31] => tdmaminfifo:fifo.data[31]
send.addr[0] => tdmaminfifo:fifo.data[32]
send.addr[1] => tdmaminfifo:fifo.data[33]
send.addr[2] => tdmaminfifo:fifo.data[34]
send.addr[3] => tdmaminfifo:fifo.data[35]
send.addr[4] => tdmaminfifo:fifo.data[36]
send.addr[5] => tdmaminfifo:fifo.data[37]
send.addr[6] => tdmaminfifo:fifo.data[38]
send.addr[7] => tdmaminfifo:fifo.data[39]
recv.data[0] <= recv.data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[1] <= recv.data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[2] <= recv.data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[3] <= recv.data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[4] <= recv.data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[5] <= recv.data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[6] <= recv.data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[7] <= recv.data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[8] <= recv.data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[9] <= recv.data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[10] <= recv.data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[11] <= recv.data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[12] <= recv.data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[13] <= recv.data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[14] <= recv.data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[15] <= recv.data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[16] <= recv.data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[17] <= recv.data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[18] <= recv.data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[19] <= recv.data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[20] <= recv.data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[21] <= recv.data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[22] <= recv.data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[23] <= recv.data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[24] <= recv.data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[25] <= recv.data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[26] <= recv.data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[27] <= recv.data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[28] <= recv.data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[29] <= recv.data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[30] <= recv.data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.data[31] <= recv.data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[0] <= recv.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[1] <= recv.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[2] <= recv.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[3] <= recv.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[4] <= recv.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[5] <= recv.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[6] <= recv.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recv.addr[7] <= recv.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
data[8] => scfifo:scfifo_component.data[8]
data[9] => scfifo:scfifo_component.data[9]
data[10] => scfifo:scfifo_component.data[10]
data[11] => scfifo:scfifo_component.data[11]
data[12] => scfifo:scfifo_component.data[12]
data[13] => scfifo:scfifo_component.data[13]
data[14] => scfifo:scfifo_component.data[14]
data[15] => scfifo:scfifo_component.data[15]
data[16] => scfifo:scfifo_component.data[16]
data[17] => scfifo:scfifo_component.data[17]
data[18] => scfifo:scfifo_component.data[18]
data[19] => scfifo:scfifo_component.data[19]
data[20] => scfifo:scfifo_component.data[20]
data[21] => scfifo:scfifo_component.data[21]
data[22] => scfifo:scfifo_component.data[22]
data[23] => scfifo:scfifo_component.data[23]
data[24] => scfifo:scfifo_component.data[24]
data[25] => scfifo:scfifo_component.data[25]
data[26] => scfifo:scfifo_component.data[26]
data[27] => scfifo:scfifo_component.data[27]
data[28] => scfifo:scfifo_component.data[28]
data[29] => scfifo:scfifo_component.data[29]
data[30] => scfifo:scfifo_component.data[30]
data[31] => scfifo:scfifo_component.data[31]
data[32] => scfifo:scfifo_component.data[32]
data[33] => scfifo:scfifo_component.data[33]
data[34] => scfifo:scfifo_component.data[34]
data[35] => scfifo:scfifo_component.data[35]
data[36] => scfifo:scfifo_component.data[36]
data[37] => scfifo:scfifo_component.data[37]
data[38] => scfifo:scfifo_component.data[38]
data[39] => scfifo:scfifo_component.data[39]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
q[8] <= scfifo:scfifo_component.q[8]
q[9] <= scfifo:scfifo_component.q[9]
q[10] <= scfifo:scfifo_component.q[10]
q[11] <= scfifo:scfifo_component.q[11]
q[12] <= scfifo:scfifo_component.q[12]
q[13] <= scfifo:scfifo_component.q[13]
q[14] <= scfifo:scfifo_component.q[14]
q[15] <= scfifo:scfifo_component.q[15]
q[16] <= scfifo:scfifo_component.q[16]
q[17] <= scfifo:scfifo_component.q[17]
q[18] <= scfifo:scfifo_component.q[18]
q[19] <= scfifo:scfifo_component.q[19]
q[20] <= scfifo:scfifo_component.q[20]
q[21] <= scfifo:scfifo_component.q[21]
q[22] <= scfifo:scfifo_component.q[22]
q[23] <= scfifo:scfifo_component.q[23]
q[24] <= scfifo:scfifo_component.q[24]
q[25] <= scfifo:scfifo_component.q[25]
q[26] <= scfifo:scfifo_component.q[26]
q[27] <= scfifo:scfifo_component.q[27]
q[28] <= scfifo:scfifo_component.q[28]
q[29] <= scfifo:scfifo_component.q[29]
q[30] <= scfifo:scfifo_component.q[30]
q[31] <= scfifo:scfifo_component.q[31]
q[32] <= scfifo:scfifo_component.q[32]
q[33] <= scfifo:scfifo_component.q[33]
q[34] <= scfifo:scfifo_component.q[34]
q[35] <= scfifo:scfifo_component.q[35]
q[36] <= scfifo:scfifo_component.q[36]
q[37] <= scfifo:scfifo_component.q[37]
q[38] <= scfifo:scfifo_component.q[38]
q[39] <= scfifo:scfifo_component.q[39]


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
data[0] => scfifo_l191:auto_generated.data[0]
data[1] => scfifo_l191:auto_generated.data[1]
data[2] => scfifo_l191:auto_generated.data[2]
data[3] => scfifo_l191:auto_generated.data[3]
data[4] => scfifo_l191:auto_generated.data[4]
data[5] => scfifo_l191:auto_generated.data[5]
data[6] => scfifo_l191:auto_generated.data[6]
data[7] => scfifo_l191:auto_generated.data[7]
data[8] => scfifo_l191:auto_generated.data[8]
data[9] => scfifo_l191:auto_generated.data[9]
data[10] => scfifo_l191:auto_generated.data[10]
data[11] => scfifo_l191:auto_generated.data[11]
data[12] => scfifo_l191:auto_generated.data[12]
data[13] => scfifo_l191:auto_generated.data[13]
data[14] => scfifo_l191:auto_generated.data[14]
data[15] => scfifo_l191:auto_generated.data[15]
data[16] => scfifo_l191:auto_generated.data[16]
data[17] => scfifo_l191:auto_generated.data[17]
data[18] => scfifo_l191:auto_generated.data[18]
data[19] => scfifo_l191:auto_generated.data[19]
data[20] => scfifo_l191:auto_generated.data[20]
data[21] => scfifo_l191:auto_generated.data[21]
data[22] => scfifo_l191:auto_generated.data[22]
data[23] => scfifo_l191:auto_generated.data[23]
data[24] => scfifo_l191:auto_generated.data[24]
data[25] => scfifo_l191:auto_generated.data[25]
data[26] => scfifo_l191:auto_generated.data[26]
data[27] => scfifo_l191:auto_generated.data[27]
data[28] => scfifo_l191:auto_generated.data[28]
data[29] => scfifo_l191:auto_generated.data[29]
data[30] => scfifo_l191:auto_generated.data[30]
data[31] => scfifo_l191:auto_generated.data[31]
data[32] => scfifo_l191:auto_generated.data[32]
data[33] => scfifo_l191:auto_generated.data[33]
data[34] => scfifo_l191:auto_generated.data[34]
data[35] => scfifo_l191:auto_generated.data[35]
data[36] => scfifo_l191:auto_generated.data[36]
data[37] => scfifo_l191:auto_generated.data[37]
data[38] => scfifo_l191:auto_generated.data[38]
data[39] => scfifo_l191:auto_generated.data[39]
q[0] <= scfifo_l191:auto_generated.q[0]
q[1] <= scfifo_l191:auto_generated.q[1]
q[2] <= scfifo_l191:auto_generated.q[2]
q[3] <= scfifo_l191:auto_generated.q[3]
q[4] <= scfifo_l191:auto_generated.q[4]
q[5] <= scfifo_l191:auto_generated.q[5]
q[6] <= scfifo_l191:auto_generated.q[6]
q[7] <= scfifo_l191:auto_generated.q[7]
q[8] <= scfifo_l191:auto_generated.q[8]
q[9] <= scfifo_l191:auto_generated.q[9]
q[10] <= scfifo_l191:auto_generated.q[10]
q[11] <= scfifo_l191:auto_generated.q[11]
q[12] <= scfifo_l191:auto_generated.q[12]
q[13] <= scfifo_l191:auto_generated.q[13]
q[14] <= scfifo_l191:auto_generated.q[14]
q[15] <= scfifo_l191:auto_generated.q[15]
q[16] <= scfifo_l191:auto_generated.q[16]
q[17] <= scfifo_l191:auto_generated.q[17]
q[18] <= scfifo_l191:auto_generated.q[18]
q[19] <= scfifo_l191:auto_generated.q[19]
q[20] <= scfifo_l191:auto_generated.q[20]
q[21] <= scfifo_l191:auto_generated.q[21]
q[22] <= scfifo_l191:auto_generated.q[22]
q[23] <= scfifo_l191:auto_generated.q[23]
q[24] <= scfifo_l191:auto_generated.q[24]
q[25] <= scfifo_l191:auto_generated.q[25]
q[26] <= scfifo_l191:auto_generated.q[26]
q[27] <= scfifo_l191:auto_generated.q[27]
q[28] <= scfifo_l191:auto_generated.q[28]
q[29] <= scfifo_l191:auto_generated.q[29]
q[30] <= scfifo_l191:auto_generated.q[30]
q[31] <= scfifo_l191:auto_generated.q[31]
q[32] <= scfifo_l191:auto_generated.q[32]
q[33] <= scfifo_l191:auto_generated.q[33]
q[34] <= scfifo_l191:auto_generated.q[34]
q[35] <= scfifo_l191:auto_generated.q[35]
q[36] <= scfifo_l191:auto_generated.q[36]
q[37] <= scfifo_l191:auto_generated.q[37]
q[38] <= scfifo_l191:auto_generated.q[38]
q[39] <= scfifo_l191:auto_generated.q[39]
wrreq => scfifo_l191:auto_generated.wrreq
rdreq => scfifo_l191:auto_generated.rdreq
clock => scfifo_l191:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_l191:auto_generated.empty
full <= scfifo_l191:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated
clock => a_dpfifo_s791:dpfifo.clock
data[0] => a_dpfifo_s791:dpfifo.data[0]
data[1] => a_dpfifo_s791:dpfifo.data[1]
data[2] => a_dpfifo_s791:dpfifo.data[2]
data[3] => a_dpfifo_s791:dpfifo.data[3]
data[4] => a_dpfifo_s791:dpfifo.data[4]
data[5] => a_dpfifo_s791:dpfifo.data[5]
data[6] => a_dpfifo_s791:dpfifo.data[6]
data[7] => a_dpfifo_s791:dpfifo.data[7]
data[8] => a_dpfifo_s791:dpfifo.data[8]
data[9] => a_dpfifo_s791:dpfifo.data[9]
data[10] => a_dpfifo_s791:dpfifo.data[10]
data[11] => a_dpfifo_s791:dpfifo.data[11]
data[12] => a_dpfifo_s791:dpfifo.data[12]
data[13] => a_dpfifo_s791:dpfifo.data[13]
data[14] => a_dpfifo_s791:dpfifo.data[14]
data[15] => a_dpfifo_s791:dpfifo.data[15]
data[16] => a_dpfifo_s791:dpfifo.data[16]
data[17] => a_dpfifo_s791:dpfifo.data[17]
data[18] => a_dpfifo_s791:dpfifo.data[18]
data[19] => a_dpfifo_s791:dpfifo.data[19]
data[20] => a_dpfifo_s791:dpfifo.data[20]
data[21] => a_dpfifo_s791:dpfifo.data[21]
data[22] => a_dpfifo_s791:dpfifo.data[22]
data[23] => a_dpfifo_s791:dpfifo.data[23]
data[24] => a_dpfifo_s791:dpfifo.data[24]
data[25] => a_dpfifo_s791:dpfifo.data[25]
data[26] => a_dpfifo_s791:dpfifo.data[26]
data[27] => a_dpfifo_s791:dpfifo.data[27]
data[28] => a_dpfifo_s791:dpfifo.data[28]
data[29] => a_dpfifo_s791:dpfifo.data[29]
data[30] => a_dpfifo_s791:dpfifo.data[30]
data[31] => a_dpfifo_s791:dpfifo.data[31]
data[32] => a_dpfifo_s791:dpfifo.data[32]
data[33] => a_dpfifo_s791:dpfifo.data[33]
data[34] => a_dpfifo_s791:dpfifo.data[34]
data[35] => a_dpfifo_s791:dpfifo.data[35]
data[36] => a_dpfifo_s791:dpfifo.data[36]
data[37] => a_dpfifo_s791:dpfifo.data[37]
data[38] => a_dpfifo_s791:dpfifo.data[38]
data[39] => a_dpfifo_s791:dpfifo.data[39]
empty <= a_dpfifo_s791:dpfifo.empty
full <= a_dpfifo_s791:dpfifo.full
q[0] <= a_dpfifo_s791:dpfifo.q[0]
q[1] <= a_dpfifo_s791:dpfifo.q[1]
q[2] <= a_dpfifo_s791:dpfifo.q[2]
q[3] <= a_dpfifo_s791:dpfifo.q[3]
q[4] <= a_dpfifo_s791:dpfifo.q[4]
q[5] <= a_dpfifo_s791:dpfifo.q[5]
q[6] <= a_dpfifo_s791:dpfifo.q[6]
q[7] <= a_dpfifo_s791:dpfifo.q[7]
q[8] <= a_dpfifo_s791:dpfifo.q[8]
q[9] <= a_dpfifo_s791:dpfifo.q[9]
q[10] <= a_dpfifo_s791:dpfifo.q[10]
q[11] <= a_dpfifo_s791:dpfifo.q[11]
q[12] <= a_dpfifo_s791:dpfifo.q[12]
q[13] <= a_dpfifo_s791:dpfifo.q[13]
q[14] <= a_dpfifo_s791:dpfifo.q[14]
q[15] <= a_dpfifo_s791:dpfifo.q[15]
q[16] <= a_dpfifo_s791:dpfifo.q[16]
q[17] <= a_dpfifo_s791:dpfifo.q[17]
q[18] <= a_dpfifo_s791:dpfifo.q[18]
q[19] <= a_dpfifo_s791:dpfifo.q[19]
q[20] <= a_dpfifo_s791:dpfifo.q[20]
q[21] <= a_dpfifo_s791:dpfifo.q[21]
q[22] <= a_dpfifo_s791:dpfifo.q[22]
q[23] <= a_dpfifo_s791:dpfifo.q[23]
q[24] <= a_dpfifo_s791:dpfifo.q[24]
q[25] <= a_dpfifo_s791:dpfifo.q[25]
q[26] <= a_dpfifo_s791:dpfifo.q[26]
q[27] <= a_dpfifo_s791:dpfifo.q[27]
q[28] <= a_dpfifo_s791:dpfifo.q[28]
q[29] <= a_dpfifo_s791:dpfifo.q[29]
q[30] <= a_dpfifo_s791:dpfifo.q[30]
q[31] <= a_dpfifo_s791:dpfifo.q[31]
q[32] <= a_dpfifo_s791:dpfifo.q[32]
q[33] <= a_dpfifo_s791:dpfifo.q[33]
q[34] <= a_dpfifo_s791:dpfifo.q[34]
q[35] <= a_dpfifo_s791:dpfifo.q[35]
q[36] <= a_dpfifo_s791:dpfifo.q[36]
q[37] <= a_dpfifo_s791:dpfifo.q[37]
q[38] <= a_dpfifo_s791:dpfifo.q[38]
q[39] <= a_dpfifo_s791:dpfifo.q[39]
rdreq => a_dpfifo_s791:dpfifo.rreq
wrreq => a_dpfifo_s791:dpfifo.wreq


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
data[16] => altsyncram_r3i1:FIFOram.data_a[16]
data[17] => altsyncram_r3i1:FIFOram.data_a[17]
data[18] => altsyncram_r3i1:FIFOram.data_a[18]
data[19] => altsyncram_r3i1:FIFOram.data_a[19]
data[20] => altsyncram_r3i1:FIFOram.data_a[20]
data[21] => altsyncram_r3i1:FIFOram.data_a[21]
data[22] => altsyncram_r3i1:FIFOram.data_a[22]
data[23] => altsyncram_r3i1:FIFOram.data_a[23]
data[24] => altsyncram_r3i1:FIFOram.data_a[24]
data[25] => altsyncram_r3i1:FIFOram.data_a[25]
data[26] => altsyncram_r3i1:FIFOram.data_a[26]
data[27] => altsyncram_r3i1:FIFOram.data_a[27]
data[28] => altsyncram_r3i1:FIFOram.data_a[28]
data[29] => altsyncram_r3i1:FIFOram.data_a[29]
data[30] => altsyncram_r3i1:FIFOram.data_a[30]
data[31] => altsyncram_r3i1:FIFOram.data_a[31]
data[32] => altsyncram_r3i1:FIFOram.data_a[32]
data[33] => altsyncram_r3i1:FIFOram.data_a[33]
data[34] => altsyncram_r3i1:FIFOram.data_a[34]
data[35] => altsyncram_r3i1:FIFOram.data_a[35]
data[36] => altsyncram_r3i1:FIFOram.data_a[36]
data[37] => altsyncram_r3i1:FIFOram.data_a[37]
data[38] => altsyncram_r3i1:FIFOram.data_a[38]
data[39] => altsyncram_r3i1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
q[16] <= altsyncram_r3i1:FIFOram.q_b[16]
q[17] <= altsyncram_r3i1:FIFOram.q_b[17]
q[18] <= altsyncram_r3i1:FIFOram.q_b[18]
q[19] <= altsyncram_r3i1:FIFOram.q_b[19]
q[20] <= altsyncram_r3i1:FIFOram.q_b[20]
q[21] <= altsyncram_r3i1:FIFOram.q_b[21]
q[22] <= altsyncram_r3i1:FIFOram.q_b[22]
q[23] <= altsyncram_r3i1:FIFOram.q_b[23]
q[24] <= altsyncram_r3i1:FIFOram.q_b[24]
q[25] <= altsyncram_r3i1:FIFOram.q_b[25]
q[26] <= altsyncram_r3i1:FIFOram.q_b[26]
q[27] <= altsyncram_r3i1:FIFOram.q_b[27]
q[28] <= altsyncram_r3i1:FIFOram.q_b[28]
q[29] <= altsyncram_r3i1:FIFOram.q_b[29]
q[30] <= altsyncram_r3i1:FIFOram.q_b[30]
q[31] <= altsyncram_r3i1:FIFOram.q_b[31]
q[32] <= altsyncram_r3i1:FIFOram.q_b[32]
q[33] <= altsyncram_r3i1:FIFOram.q_b[33]
q[34] <= altsyncram_r3i1:FIFOram.q_b[34]
q[35] <= altsyncram_r3i1:FIFOram.q_b[35]
q[36] <= altsyncram_r3i1:FIFOram.q_b[36]
q[37] <= altsyncram_r3i1:FIFOram.q_b[37]
q[38] <= altsyncram_r3i1:FIFOram.q_b[38]
q[39] <= altsyncram_r3i1:FIFOram.q_b[39]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|TopLevel|PdAsp:asp_pd
clock => sendSignal.data[0].CLK
clock => sendSignal.data[1].CLK
clock => sendSignal.data[2].CLK
clock => sendSignal.data[3].CLK
clock => sendSignal.data[4].CLK
clock => sendSignal.data[5].CLK
clock => sendSignal.data[6].CLK
clock => sendSignal.data[7].CLK
clock => sendSignal.data[8].CLK
clock => sendSignal.data[9].CLK
clock => sendSignal.data[10].CLK
clock => sendSignal.data[11].CLK
clock => sendSignal.data[12].CLK
clock => sendSignal.data[13].CLK
clock => sendSignal.data[14].CLK
clock => sendSignal.data[15].CLK
clock => sendSignal.data[16].CLK
clock => sendSignal.data[17].CLK
clock => sendSignal.data[18].CLK
clock => sendSignal.data[19].CLK
clock => sendSignal.data[20].CLK
clock => sendSignal.data[21].CLK
clock => sendSignal.data[22].CLK
clock => sendSignal.data[23].CLK
clock => sendSignal.data[24].CLK
clock => sendSignal.data[25].CLK
clock => sendSignal.data[26].CLK
clock => sendSignal.data[27].CLK
clock => sendSignal.data[28].CLK
clock => sendSignal.data[29].CLK
clock => sendSignal.data[30].CLK
clock => sendSignal.data[31].CLK
clock => last_slope_pos.CLK
clock => last_correlation_value[0].CLK
clock => last_correlation_value[1].CLK
clock => last_correlation_value[2].CLK
clock => last_correlation_value[3].CLK
clock => last_correlation_value[4].CLK
clock => last_correlation_value[5].CLK
clock => last_correlation_value[6].CLK
clock => last_correlation_value[7].CLK
clock => last_correlation_value[8].CLK
clock => last_correlation_value[9].CLK
clock => last_correlation_value[10].CLK
clock => last_correlation_value[11].CLK
clock => last_correlation_value[12].CLK
clock => last_correlation_value[13].CLK
clock => last_correlation_value[14].CLK
clock => last_correlation_value[15].CLK
clock => last_correlation_value[16].CLK
clock => last_correlation_value[17].CLK
clock => last_correlation_value[18].CLK
clock => last_correlation_value[19].CLK
clock => last_correlation_value[20].CLK
clock => last_correlation_value[21].CLK
clock => last_correlation_value[22].CLK
clock => last_correlation_value[23].CLK
clock => last_correlation_value[24].CLK
clock => last_correlation_value[25].CLK
clock => last_correlation_value[26].CLK
clock => last_correlation_value[27].CLK
clock => last_correlation_value[28].CLK
clock => last_correlation_value[29].CLK
clock => last_correlation_value[30].CLK
clock => last_correlation_value[31].CLK
clock => last_correlation_value[32].CLK
clock => last_correlation_value[33].CLK
clock => last_correlation_value[34].CLK
clock => last_correlation_value[35].CLK
clock => last_correlation_value[36].CLK
clock => last_correlation_value[37].CLK
clock => last_correlation_value[38].CLK
clock => last_correlation_value[39].CLK
clock => correlation_min[0].CLK
clock => correlation_min[1].CLK
clock => correlation_min[2].CLK
clock => correlation_min[3].CLK
clock => correlation_min[4].CLK
clock => correlation_min[5].CLK
clock => correlation_min[6].CLK
clock => correlation_min[7].CLK
clock => correlation_min[8].CLK
clock => correlation_min[9].CLK
clock => correlation_min[10].CLK
clock => correlation_min[11].CLK
clock => correlation_min[12].CLK
clock => correlation_min[13].CLK
clock => correlation_min[14].CLK
clock => correlation_min[15].CLK
clock => correlation_min[16].CLK
clock => correlation_min[17].CLK
clock => correlation_min[18].CLK
clock => correlation_min[19].CLK
clock => correlation_min[20].CLK
clock => correlation_min[21].CLK
clock => correlation_min[22].CLK
clock => correlation_min[23].CLK
clock => correlation_min[24].CLK
clock => correlation_min[25].CLK
clock => correlation_min[26].CLK
clock => correlation_min[27].CLK
clock => correlation_min[28].CLK
clock => correlation_min[29].CLK
clock => correlation_min[30].CLK
clock => correlation_min[31].CLK
clock => correlation_min[32].CLK
clock => correlation_min[33].CLK
clock => correlation_min[34].CLK
clock => correlation_min[35].CLK
clock => correlation_min[36].CLK
clock => correlation_min[37].CLK
clock => correlation_min[38].CLK
clock => correlation_min[39].CLK
clock => counter_prev[0].CLK
clock => counter_prev[1].CLK
clock => counter_prev[2].CLK
clock => counter_prev[3].CLK
clock => counter_prev[4].CLK
clock => counter_prev[5].CLK
clock => counter_prev[6].CLK
clock => counter_prev[7].CLK
clock => counter_prev[8].CLK
clock => counter_prev[9].CLK
clock => counter_prev[10].CLK
clock => counter_prev[11].CLK
clock => counter_prev[12].CLK
clock => counter_prev[13].CLK
clock => counter_prev[14].CLK
clock => counter_prev[15].CLK
clock => counter_prev[16].CLK
clock => counter_prev[17].CLK
clock => counter_prev[18].CLK
clock => counter_prev[19].CLK
clock => peak_detected.CLK
clock => previous_maximum[0].CLK
clock => previous_maximum[1].CLK
clock => previous_maximum[2].CLK
clock => previous_maximum[3].CLK
clock => previous_maximum[4].CLK
clock => previous_maximum[5].CLK
clock => previous_maximum[6].CLK
clock => previous_maximum[7].CLK
clock => previous_maximum[8].CLK
clock => previous_maximum[9].CLK
clock => previous_maximum[10].CLK
clock => previous_maximum[11].CLK
clock => previous_maximum[12].CLK
clock => previous_maximum[13].CLK
clock => previous_maximum[14].CLK
clock => previous_maximum[15].CLK
clock => previous_maximum[16].CLK
clock => previous_maximum[17].CLK
clock => previous_maximum[18].CLK
clock => previous_maximum[19].CLK
clock => previous_maximum[20].CLK
clock => previous_maximum[21].CLK
clock => previous_maximum[22].CLK
clock => previous_maximum[23].CLK
clock => previous_maximum[24].CLK
clock => previous_maximum[25].CLK
clock => previous_maximum[26].CLK
clock => previous_maximum[27].CLK
clock => previous_maximum[28].CLK
clock => previous_maximum[29].CLK
clock => previous_maximum[30].CLK
clock => previous_maximum[31].CLK
clock => previous_maximum[32].CLK
clock => previous_maximum[33].CLK
clock => previous_maximum[34].CLK
clock => previous_maximum[35].CLK
clock => previous_maximum[36].CLK
clock => previous_maximum[37].CLK
clock => previous_maximum[38].CLK
clock => previous_maximum[39].CLK
clock => correlation_max[0].CLK
clock => correlation_max[1].CLK
clock => correlation_max[2].CLK
clock => correlation_max[3].CLK
clock => correlation_max[4].CLK
clock => correlation_max[5].CLK
clock => correlation_max[6].CLK
clock => correlation_max[7].CLK
clock => correlation_max[8].CLK
clock => correlation_max[9].CLK
clock => correlation_max[10].CLK
clock => correlation_max[11].CLK
clock => correlation_max[12].CLK
clock => correlation_max[13].CLK
clock => correlation_max[14].CLK
clock => correlation_max[15].CLK
clock => correlation_max[16].CLK
clock => correlation_max[17].CLK
clock => correlation_max[18].CLK
clock => correlation_max[19].CLK
clock => correlation_max[20].CLK
clock => correlation_max[21].CLK
clock => correlation_max[22].CLK
clock => correlation_max[23].CLK
clock => correlation_max[24].CLK
clock => correlation_max[25].CLK
clock => correlation_max[26].CLK
clock => correlation_max[27].CLK
clock => correlation_max[28].CLK
clock => correlation_max[29].CLK
clock => correlation_max[30].CLK
clock => correlation_max[31].CLK
clock => correlation_max[32].CLK
clock => correlation_max[33].CLK
clock => correlation_max[34].CLK
clock => correlation_max[35].CLK
clock => correlation_max[36].CLK
clock => correlation_max[37].CLK
clock => correlation_max[38].CLK
clock => correlation_max[39].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => peak_type[0].CLK
clock => peak_type[1].CLK
clock => peak_half.CLK
clock => current_correlation_value[0].CLK
clock => current_correlation_value[1].CLK
clock => current_correlation_value[2].CLK
clock => current_correlation_value[3].CLK
clock => current_correlation_value[4].CLK
clock => current_correlation_value[5].CLK
clock => current_correlation_value[6].CLK
clock => current_correlation_value[7].CLK
clock => current_correlation_value[8].CLK
clock => current_correlation_value[9].CLK
clock => current_correlation_value[10].CLK
clock => current_correlation_value[11].CLK
clock => current_correlation_value[12].CLK
clock => current_correlation_value[13].CLK
clock => current_correlation_value[14].CLK
clock => current_correlation_value[15].CLK
clock => current_correlation_value[16].CLK
clock => current_correlation_value[17].CLK
clock => current_correlation_value[18].CLK
clock => current_correlation_value[19].CLK
clock => current_correlation_value[20].CLK
clock => current_correlation_value[21].CLK
clock => current_correlation_value[22].CLK
clock => current_correlation_value[23].CLK
clock => current_correlation_value[24].CLK
clock => current_correlation_value[25].CLK
clock => current_correlation_value[26].CLK
clock => current_correlation_value[27].CLK
clock => current_correlation_value[28].CLK
clock => current_correlation_value[29].CLK
clock => current_correlation_value[30].CLK
clock => current_correlation_value[31].CLK
clock => current_correlation_value[32].CLK
clock => current_correlation_value[33].CLK
clock => current_correlation_value[34].CLK
clock => current_correlation_value[35].CLK
clock => current_correlation_value[36].CLK
clock => current_correlation_value[37].CLK
clock => current_correlation_value[38].CLK
clock => current_correlation_value[39].CLK
recv.data[0] => current_correlation_value.DATAB
recv.data[0] => current_correlation_value.DATAB
recv.data[1] => current_correlation_value.DATAB
recv.data[1] => current_correlation_value.DATAB
recv.data[2] => current_correlation_value.DATAB
recv.data[2] => current_correlation_value.DATAB
recv.data[3] => current_correlation_value.DATAB
recv.data[3] => current_correlation_value.DATAB
recv.data[4] => current_correlation_value.DATAB
recv.data[4] => current_correlation_value.DATAB
recv.data[5] => current_correlation_value.DATAB
recv.data[5] => current_correlation_value.DATAB
recv.data[6] => current_correlation_value.DATAB
recv.data[6] => current_correlation_value.DATAB
recv.data[7] => current_correlation_value.DATAB
recv.data[7] => current_correlation_value.DATAB
recv.data[8] => current_correlation_value.DATAB
recv.data[8] => current_correlation_value.DATAB
recv.data[9] => current_correlation_value.DATAB
recv.data[9] => current_correlation_value.DATAB
recv.data[10] => current_correlation_value.DATAB
recv.data[10] => current_correlation_value.DATAB
recv.data[11] => current_correlation_value.DATAB
recv.data[11] => current_correlation_value.DATAB
recv.data[12] => current_correlation_value.DATAB
recv.data[12] => current_correlation_value.DATAB
recv.data[13] => current_correlation_value.DATAB
recv.data[13] => current_correlation_value.DATAB
recv.data[14] => current_correlation_value.DATAB
recv.data[14] => current_correlation_value.DATAB
recv.data[15] => current_correlation_value.DATAB
recv.data[15] => current_correlation_value.DATAB
recv.data[16] => current_correlation_value.DATAB
recv.data[16] => current_correlation_value.DATAB
recv.data[17] => current_correlation_value.DATAB
recv.data[17] => current_correlation_value.DATAB
recv.data[18] => current_correlation_value.DATAB
recv.data[18] => current_correlation_value.DATAB
recv.data[19] => current_correlation_value.DATAB
recv.data[19] => current_correlation_value.DATAB
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[20] => current_correlation_value.OUTPUTSELECT
recv.data[21] => correlation_count_read.DATAB
recv.data[21] => correlation_count_read.DATAB
recv.data[22] => peak_type.DATAB
recv.data[23] => peak_type.DATAB
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => Equal0.IN3
recv.data[28] => Equal1.IN2
recv.data[29] => Equal0.IN1
recv.data[29] => Equal1.IN1
recv.data[30] => Equal0.IN2
recv.data[30] => Equal1.IN3
recv.data[31] => Equal0.IN0
recv.data[31] => Equal1.IN0
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
send.data[0] <= sendSignal.data[0].DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= sendSignal.data[1].DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= sendSignal.data[2].DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= sendSignal.data[3].DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= sendSignal.data[4].DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= sendSignal.data[5].DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= sendSignal.data[6].DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= sendSignal.data[7].DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= sendSignal.data[8].DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= sendSignal.data[9].DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= sendSignal.data[10].DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= sendSignal.data[11].DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= sendSignal.data[12].DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= sendSignal.data[13].DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= sendSignal.data[14].DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= sendSignal.data[15].DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= sendSignal.data[16].DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= sendSignal.data[17].DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= sendSignal.data[18].DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= sendSignal.data[19].DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= sendSignal.data[20].DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= sendSignal.data[21].DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= sendSignal.data[22].DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= sendSignal.data[23].DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= sendSignal.data[24].DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= sendSignal.data[25].DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= sendSignal.data[26].DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= sendSignal.data[27].DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= sendSignal.data[28].DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= sendSignal.data[29].DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= sendSignal.data[30].DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= sendSignal.data[31].DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <GND>
send.addr[1] <= <GND>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>


|TopLevel|CorAsp:asp_cor
clock => sendSignal.data[0].CLK
clock => sendSignal.data[1].CLK
clock => sendSignal.data[2].CLK
clock => sendSignal.data[3].CLK
clock => sendSignal.data[4].CLK
clock => sendSignal.data[5].CLK
clock => sendSignal.data[6].CLK
clock => sendSignal.data[7].CLK
clock => sendSignal.data[8].CLK
clock => sendSignal.data[9].CLK
clock => sendSignal.data[10].CLK
clock => sendSignal.data[11].CLK
clock => sendSignal.data[12].CLK
clock => sendSignal.data[13].CLK
clock => sendSignal.data[14].CLK
clock => sendSignal.data[15].CLK
clock => sendSignal.data[16].CLK
clock => sendSignal.data[17].CLK
clock => sendSignal.data[18].CLK
clock => sendSignal.data[19].CLK
clock => sendSignal.data[20].CLK
clock => sendSignal.data[21].CLK
clock => sendSignal.data[22].CLK
clock => sendSignal.data[23].CLK
clock => sendSignal.data[24].CLK
clock => sendSignal.data[25].CLK
clock => sendSignal.data[26].CLK
clock => sendSignal.data[27].CLK
clock => sendSignal.data[28].CLK
clock => sendSignal.data[29].CLK
clock => sendSignal.data[30].CLK
clock => sendSignal.data[31].CLK
clock => correlation_second_half.CLK
clock => correlation_first_half.CLK
clock => current_corr_origin[0].CLK
clock => current_corr_origin[1].CLK
clock => current_corr_origin[2].CLK
clock => current_corr_origin[3].CLK
clock => current_corr_origin[4].CLK
clock => current_corr_origin[5].CLK
clock => current_corr_origin[6].CLK
clock => current_corr_origin[7].CLK
clock => current_corr_origin[8].CLK
clock => current_corr_origin[9].CLK
clock => correlation[0].CLK
clock => correlation[1].CLK
clock => correlation[2].CLK
clock => correlation[3].CLK
clock => correlation[4].CLK
clock => correlation[5].CLK
clock => correlation[6].CLK
clock => correlation[7].CLK
clock => correlation[8].CLK
clock => correlation[9].CLK
clock => correlation[10].CLK
clock => correlation[11].CLK
clock => correlation[12].CLK
clock => correlation[13].CLK
clock => correlation[14].CLK
clock => correlation[15].CLK
clock => correlation[16].CLK
clock => correlation[17].CLK
clock => correlation[18].CLK
clock => correlation[19].CLK
clock => correlation[20].CLK
clock => correlation[21].CLK
clock => correlation[22].CLK
clock => correlation[23].CLK
clock => correlation[24].CLK
clock => correlation[25].CLK
clock => correlation[26].CLK
clock => correlation[27].CLK
clock => correlation[28].CLK
clock => correlation[29].CLK
clock => correlation[30].CLK
clock => correlation[31].CLK
clock => correlation[32].CLK
clock => correlation[33].CLK
clock => correlation[34].CLK
clock => correlation[35].CLK
clock => correlation[36].CLK
clock => correlation[37].CLK
clock => correlation[38].CLK
clock => correlation[39].CLK
clock => multiplicand_temp[0].CLK
clock => multiplicand_temp[1].CLK
clock => multiplicand_temp[2].CLK
clock => multiplicand_temp[3].CLK
clock => multiplicand_temp[4].CLK
clock => multiplicand_temp[5].CLK
clock => multiplicand_temp[6].CLK
clock => multiplicand_temp[7].CLK
clock => multiplicand_temp[8].CLK
clock => multiplicand_temp[9].CLK
clock => multiplicand_temp[10].CLK
clock => multiplicand_temp[11].CLK
clock => multiplicand_temp[12].CLK
clock => multiplicand_temp[13].CLK
clock => multiplicand_temp[14].CLK
clock => multiplicand_temp[15].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => correlation_pair_product[0].CLK
clock => correlation_pair_product[1].CLK
clock => correlation_pair_product[2].CLK
clock => correlation_pair_product[3].CLK
clock => correlation_pair_product[4].CLK
clock => correlation_pair_product[5].CLK
clock => correlation_pair_product[6].CLK
clock => correlation_pair_product[7].CLK
clock => correlation_pair_product[8].CLK
clock => correlation_pair_product[9].CLK
clock => correlation_pair_product[10].CLK
clock => correlation_pair_product[11].CLK
clock => correlation_pair_product[12].CLK
clock => correlation_pair_product[13].CLK
clock => correlation_pair_product[14].CLK
clock => correlation_pair_product[15].CLK
clock => correlation_pair_product[16].CLK
clock => correlation_pair_product[17].CLK
clock => correlation_pair_product[18].CLK
clock => correlation_pair_product[19].CLK
clock => correlation_pair_product[20].CLK
clock => correlation_pair_product[21].CLK
clock => correlation_pair_product[22].CLK
clock => correlation_pair_product[23].CLK
clock => correlation_pair_product[24].CLK
clock => correlation_pair_product[25].CLK
clock => correlation_pair_product[26].CLK
clock => correlation_pair_product[27].CLK
clock => correlation_pair_product[28].CLK
clock => correlation_pair_product[29].CLK
clock => correlation_pair_product[30].CLK
clock => correlation_pair_product[31].CLK
clock => calculate.CLK
clock => window_size[1].CLK
clock => window_size[2].CLK
clock => window_size[3].CLK
clock => window_size[4].CLK
clock => window_size[5].CLK
clock => window_size[6].CLK
clock => window_size[7].CLK
clock => window_size[8].CLK
clock => window_size[9].CLK
clock => window_size[10].CLK
clock => window_size[11].CLK
clock => window_size[12].CLK
clock => window_size[13].CLK
clock => window_size[14].CLK
clock => window_size[15].CLK
clock => avg_data_mem_addr[0].CLK
clock => avg_data_mem_addr[1].CLK
clock => avg_data_mem_addr[2].CLK
clock => avg_data_mem_addr[3].CLK
clock => avg_data_mem_addr[4].CLK
clock => avg_data_mem_addr[5].CLK
clock => avg_data_mem_addr[6].CLK
clock => avg_data_mem_addr[7].CLK
clock => avg_data_mem_addr[8].CLK
clock => avg_data_mem_addr[9].CLK
clock => newest_avg_data_addr[0].CLK
clock => newest_avg_data_addr[1].CLK
clock => newest_avg_data_addr[2].CLK
clock => newest_avg_data_addr[3].CLK
clock => newest_avg_data_addr[4].CLK
clock => newest_avg_data_addr[5].CLK
clock => newest_avg_data_addr[6].CLK
clock => newest_avg_data_addr[7].CLK
clock => newest_avg_data_addr[8].CLK
clock => newest_avg_data_addr[9].CLK
clock => avg_data[0].CLK
clock => avg_data[1].CLK
clock => avg_data[2].CLK
clock => avg_data[3].CLK
clock => avg_data[4].CLK
clock => avg_data[5].CLK
clock => avg_data[6].CLK
clock => avg_data[7].CLK
clock => avg_data[8].CLK
clock => avg_data[9].CLK
clock => avg_data[10].CLK
clock => avg_data[11].CLK
clock => avg_data[12].CLK
clock => avg_data[13].CLK
clock => avg_data[14].CLK
clock => avg_data[15].CLK
clock => state~5.DATAIN
recv.data[0] => avg_data.DATAB
recv.data[1] => avg_data.DATAB
recv.data[2] => avg_data.DATAB
recv.data[3] => avg_data.DATAB
recv.data[4] => avg_data.DATAB
recv.data[5] => avg_data.DATAB
recv.data[6] => avg_data.DATAB
recv.data[7] => avg_data.DATAB
recv.data[8] => avg_data.DATAB
recv.data[9] => avg_data.DATAB
recv.data[10] => avg_data.DATAB
recv.data[11] => avg_data.DATAB
recv.data[12] => avg_data.DATAB
recv.data[13] => avg_data.DATAB
recv.data[14] => avg_data.DATAB
recv.data[15] => avg_data.DATAB
recv.data[16] => calculate.DATAB
recv.data[17] => newest_avg_data_addr.DATAB
recv.data[18] => newest_avg_data_addr.DATAB
recv.data[19] => newest_avg_data_addr.DATAB
recv.data[20] => newest_avg_data_addr.DATAB
recv.data[21] => newest_avg_data_addr.DATAB
recv.data[22] => newest_avg_data_addr.DATAB
recv.data[23] => newest_avg_data_addr.DATAB
recv.data[24] => newest_avg_data_addr.DATAB
recv.data[25] => newest_avg_data_addr.DATAB
recv.data[26] => newest_avg_data_addr.DATAB
recv.data[27] => window_size[2].DATAIN
recv.data[28] => Equal0.IN3
recv.data[29] => Equal0.IN1
recv.data[30] => Equal0.IN0
recv.data[31] => Equal0.IN2
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
send.data[0] <= sendSignal.data[0].DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= sendSignal.data[1].DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= sendSignal.data[2].DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= sendSignal.data[3].DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= sendSignal.data[4].DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= sendSignal.data[5].DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= sendSignal.data[6].DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= sendSignal.data[7].DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= sendSignal.data[8].DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= sendSignal.data[9].DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= sendSignal.data[10].DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= sendSignal.data[11].DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= sendSignal.data[12].DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= sendSignal.data[13].DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= sendSignal.data[14].DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= sendSignal.data[15].DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= sendSignal.data[16].DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= sendSignal.data[17].DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= sendSignal.data[18].DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= sendSignal.data[19].DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= sendSignal.data[20].DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= sendSignal.data[21].DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= sendSignal.data[22].DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= sendSignal.data[23].DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= sendSignal.data[24].DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= sendSignal.data[25].DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= sendSignal.data[26].DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= sendSignal.data[27].DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= sendSignal.data[28].DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= sendSignal.data[29].DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= sendSignal.data[30].DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= sendSignal.data[31].DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= <GND>
send.addr[1] <= <GND>
send.addr[2] <= <GND>
send.addr[3] <= <GND>
send.addr[4] <= <GND>
send.addr[5] <= <GND>
send.addr[6] <= <GND>
send.addr[7] <= <GND>


|TopLevel|recop:recop
clock => datapath:impl_datapath.clk
clock => control_unit:impl_control_unit.clk
key[0] => datapath:impl_datapath.reset
key[0] => control_unit:impl_control_unit.reset
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
sw[0] => datapath:impl_datapath.debug_rf_reg_listen[0]
sw[0] => Bcd2seg7:hex5_inst.conv_in[0]
sw[0] => ledr[0].DATAIN
sw[1] => datapath:impl_datapath.debug_rf_reg_listen[1]
sw[1] => Bcd2seg7:hex5_inst.conv_in[1]
sw[1] => ledr[1].DATAIN
sw[2] => datapath:impl_datapath.debug_rf_reg_listen[2]
sw[2] => Bcd2seg7:hex5_inst.conv_in[2]
sw[2] => ledr[2].DATAIN
sw[3] => datapath:impl_datapath.debug_rf_reg_listen[3]
sw[3] => Bcd2seg7:hex5_inst.conv_in[3]
sw[3] => ledr[3].DATAIN
sw[4] => ledr[4].DATAIN
sw[5] => ledr[5].DATAIN
sw[6] => ledr[6].DATAIN
sw[7] => ledr[7].DATAIN
sw[8] => ledr[8].DATAIN
sw[9] => ledr[9].DATAIN
ledr[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= sw[2].DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= sw[3].DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= sw[4].DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= sw[5].DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= sw[6].DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= sw[7].DB_MAX_OUTPUT_PORT_TYPE
ledr[8] <= sw[8].DB_MAX_OUTPUT_PORT_TYPE
ledr[9] <= sw[9].DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= Bcd2seg7:hex0_inst.conv_out[0]
hex0[1] <= Bcd2seg7:hex0_inst.conv_out[1]
hex0[2] <= Bcd2seg7:hex0_inst.conv_out[2]
hex0[3] <= Bcd2seg7:hex0_inst.conv_out[3]
hex0[4] <= Bcd2seg7:hex0_inst.conv_out[4]
hex0[5] <= Bcd2seg7:hex0_inst.conv_out[5]
hex0[6] <= Bcd2seg7:hex0_inst.conv_out[6]
hex1[0] <= Bcd2seg7:hex1_inst.conv_out[0]
hex1[1] <= Bcd2seg7:hex1_inst.conv_out[1]
hex1[2] <= Bcd2seg7:hex1_inst.conv_out[2]
hex1[3] <= Bcd2seg7:hex1_inst.conv_out[3]
hex1[4] <= Bcd2seg7:hex1_inst.conv_out[4]
hex1[5] <= Bcd2seg7:hex1_inst.conv_out[5]
hex1[6] <= Bcd2seg7:hex1_inst.conv_out[6]
hex2[0] <= Bcd2seg7:hex2_inst.conv_out[0]
hex2[1] <= Bcd2seg7:hex2_inst.conv_out[1]
hex2[2] <= Bcd2seg7:hex2_inst.conv_out[2]
hex2[3] <= Bcd2seg7:hex2_inst.conv_out[3]
hex2[4] <= Bcd2seg7:hex2_inst.conv_out[4]
hex2[5] <= Bcd2seg7:hex2_inst.conv_out[5]
hex2[6] <= Bcd2seg7:hex2_inst.conv_out[6]
hex3[0] <= Bcd2seg7:hex3_inst.conv_out[0]
hex3[1] <= Bcd2seg7:hex3_inst.conv_out[1]
hex3[2] <= Bcd2seg7:hex3_inst.conv_out[2]
hex3[3] <= Bcd2seg7:hex3_inst.conv_out[3]
hex3[4] <= Bcd2seg7:hex3_inst.conv_out[4]
hex3[5] <= Bcd2seg7:hex3_inst.conv_out[5]
hex3[6] <= Bcd2seg7:hex3_inst.conv_out[6]
hex4[0] <= Bcd2seg7:hex4_inst.conv_out[0]
hex4[1] <= Bcd2seg7:hex4_inst.conv_out[1]
hex4[2] <= Bcd2seg7:hex4_inst.conv_out[2]
hex4[3] <= Bcd2seg7:hex4_inst.conv_out[3]
hex4[4] <= Bcd2seg7:hex4_inst.conv_out[4]
hex4[5] <= Bcd2seg7:hex4_inst.conv_out[5]
hex4[6] <= Bcd2seg7:hex4_inst.conv_out[6]
hex5[0] <= Bcd2seg7:hex5_inst.conv_out[0]
hex5[1] <= Bcd2seg7:hex5_inst.conv_out[1]
hex5[2] <= Bcd2seg7:hex5_inst.conv_out[2]
hex5[3] <= Bcd2seg7:hex5_inst.conv_out[3]
hex5[4] <= Bcd2seg7:hex5_inst.conv_out[4]
hex5[5] <= Bcd2seg7:hex5_inst.conv_out[5]
hex5[6] <= Bcd2seg7:hex5_inst.conv_out[6]
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => ~NO_FANOUT~
recv.data[17] => ~NO_FANOUT~
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => ~NO_FANOUT~
recv.data[29] => ~NO_FANOUT~
recv.data[30] => ~NO_FANOUT~
recv.data[31] => ~NO_FANOUT~
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
send.data[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1].DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2].DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3].DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4].DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5].DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6].DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7].DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8].DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9].DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10].DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11].DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12].DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13].DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14].DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15].DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16].DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17].DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18].DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19].DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20].DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21].DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22].DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23].DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24].DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25].DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26].DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27].DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28].DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29].DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30].DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31].DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0].DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1].DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2].DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3].DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4].DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5].DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6].DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex0_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex1_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex2_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex3_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex4_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|Bcd2seg7:hex5_inst
conv_in[0] => Equal0.IN3
conv_in[0] => Equal1.IN3
conv_in[0] => Equal2.IN2
conv_in[0] => Equal3.IN3
conv_in[0] => Equal4.IN1
conv_in[0] => Equal5.IN3
conv_in[0] => Equal6.IN2
conv_in[0] => Equal7.IN3
conv_in[0] => Equal8.IN2
conv_in[0] => Equal9.IN3
conv_in[1] => Equal0.IN2
conv_in[1] => Equal1.IN1
conv_in[1] => Equal2.IN1
conv_in[1] => Equal3.IN2
conv_in[1] => Equal4.IN3
conv_in[1] => Equal5.IN1
conv_in[1] => Equal6.IN1
conv_in[1] => Equal7.IN2
conv_in[1] => Equal8.IN3
conv_in[1] => Equal9.IN2
conv_in[2] => Equal0.IN1
conv_in[2] => Equal1.IN0
conv_in[2] => Equal2.IN0
conv_in[2] => Equal3.IN1
conv_in[2] => Equal4.IN2
conv_in[2] => Equal5.IN2
conv_in[2] => Equal6.IN3
conv_in[2] => Equal7.IN1
conv_in[2] => Equal8.IN1
conv_in[2] => Equal9.IN1
conv_in[3] => Equal0.IN0
conv_in[3] => Equal1.IN2
conv_in[3] => Equal2.IN3
conv_in[3] => Equal3.IN0
conv_in[3] => Equal4.IN0
conv_in[3] => Equal5.IN0
conv_in[3] => Equal6.IN0
conv_in[3] => Equal7.IN0
conv_in[3] => Equal8.IN0
conv_in[3] => Equal9.IN0
conv_out[0] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[1] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[2] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[3] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[4] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[5] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE
conv_out[6] <= conv_out.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|datapath:impl_datapath
clk => alu:impl_alu.clk
clk => prog_mem_in[0].CLK
clk => prog_mem_in[1].CLK
clk => prog_mem_in[2].CLK
clk => prog_mem_in[3].CLK
clk => prog_mem_in[4].CLK
clk => prog_mem_in[5].CLK
clk => prog_mem_in[6].CLK
clk => prog_mem_in[7].CLK
clk => prog_mem_in[8].CLK
clk => prog_mem_in[9].CLK
clk => prog_mem_in[10].CLK
clk => prog_mem_in[11].CLK
clk => prog_mem_in[12].CLK
clk => prog_mem_in[13].CLK
clk => prog_mem_in[14].CLK
clk => inst_fetched_signal.CLK
clk => fetch_inst_2[0].CLK
clk => fetch_inst_2[1].CLK
clk => fetch_inst_2[2].CLK
clk => fetch_inst_2[3].CLK
clk => fetch_inst_2[4].CLK
clk => fetch_inst_2[5].CLK
clk => fetch_inst_2[6].CLK
clk => fetch_inst_2[7].CLK
clk => fetch_inst_2[8].CLK
clk => fetch_inst_2[9].CLK
clk => fetch_inst_2[10].CLK
clk => fetch_inst_2[11].CLK
clk => fetch_inst_2[12].CLK
clk => fetch_inst_2[13].CLK
clk => fetch_inst_2[14].CLK
clk => fetch_inst_2[15].CLK
clk => fetch_inst_1[0].CLK
clk => fetch_inst_1[1].CLK
clk => fetch_inst_1[2].CLK
clk => fetch_inst_1[3].CLK
clk => fetch_inst_1[4].CLK
clk => fetch_inst_1[5].CLK
clk => fetch_inst_1[6].CLK
clk => fetch_inst_1[7].CLK
clk => fetch_inst_1[8].CLK
clk => fetch_inst_1[9].CLK
clk => fetch_inst_1[10].CLK
clk => fetch_inst_1[11].CLK
clk => fetch_inst_1[12].CLK
clk => fetch_inst_1[13].CLK
clk => fetch_inst_1[14].CLK
clk => fetch_inst_1[15].CLK
clk => regfile:impl_rf.clk
clk => prog_counter:impl_pc.clk
clk => inst_reg:impl_ir.clk
clk => prog_mem:impl_pm.clock
clk => data_mem:impl_dm.clock
clk => registers:impl_reg.clk
clk => next_fetch_state~5.DATAIN
clk => fetch_state~1.DATAIN
reset => alu:impl_alu.reset
reset => fetch_inst_2[0].ACLR
reset => fetch_inst_2[1].ACLR
reset => fetch_inst_2[2].ACLR
reset => fetch_inst_2[3].ACLR
reset => fetch_inst_2[4].ACLR
reset => fetch_inst_2[5].ACLR
reset => fetch_inst_2[6].ACLR
reset => fetch_inst_2[7].ACLR
reset => fetch_inst_2[8].ACLR
reset => fetch_inst_2[9].ACLR
reset => fetch_inst_2[10].ACLR
reset => fetch_inst_2[11].ACLR
reset => fetch_inst_2[12].ACLR
reset => fetch_inst_2[13].ACLR
reset => fetch_inst_2[14].ACLR
reset => fetch_inst_2[15].ACLR
reset => fetch_inst_1[0].ACLR
reset => fetch_inst_1[1].ACLR
reset => fetch_inst_1[2].ACLR
reset => fetch_inst_1[3].ACLR
reset => fetch_inst_1[4].ACLR
reset => fetch_inst_1[5].ACLR
reset => fetch_inst_1[6].ACLR
reset => fetch_inst_1[7].ACLR
reset => fetch_inst_1[8].ACLR
reset => fetch_inst_1[9].ACLR
reset => fetch_inst_1[10].ACLR
reset => fetch_inst_1[11].ACLR
reset => fetch_inst_1[12].ACLR
reset => fetch_inst_1[13].ACLR
reset => fetch_inst_1[14].ACLR
reset => fetch_inst_1[15].ACLR
reset => regfile:impl_rf.init
reset => prog_counter:impl_pc.reset
reset => inst_reg:impl_ir.reset
reset => registers:impl_reg.reset
reset => next_fetch_state~7.DATAIN
reset => fetch_state~3.DATAIN
reset => inst_fetched_signal.ENA
reset => prog_mem_in[14].ENA
reset => prog_mem_in[13].ENA
reset => prog_mem_in[12].ENA
reset => prog_mem_in[11].ENA
reset => prog_mem_in[10].ENA
reset => prog_mem_in[9].ENA
reset => prog_mem_in[8].ENA
reset => prog_mem_in[7].ENA
reset => prog_mem_in[6].ENA
reset => prog_mem_in[5].ENA
reset => prog_mem_in[4].ENA
reset => prog_mem_in[3].ENA
reset => prog_mem_in[2].ENA
reset => prog_mem_in[1].ENA
reset => prog_mem_in[0].ENA
dm_sel_addr[0] => Equal5.IN1
dm_sel_addr[0] => Equal6.IN0
dm_sel_addr[0] => Equal7.IN1
dm_sel_addr[0] => Equal8.IN1
dm_sel_addr[1] => Equal5.IN0
dm_sel_addr[1] => Equal6.IN1
dm_sel_addr[1] => Equal7.IN0
dm_sel_addr[1] => Equal8.IN0
dm_sel_in[0] => Equal9.IN0
dm_sel_in[0] => Equal10.IN1
dm_sel_in[0] => Equal11.IN1
dm_sel_in[1] => Equal9.IN1
dm_sel_in[1] => Equal10.IN0
dm_sel_in[1] => Equal11.IN0
dm_write => data_mem:impl_dm.wren
ir_fetch_start => next_fetch_state.OUTPUTSELECT
ir_fetch_start => next_fetch_state.OUTPUTSELECT
ir_fetch_start => next_fetch_state.OUTPUTSELECT
ir_fetch_start => next_fetch_state.OUTPUTSELECT
rf_sel_in[0] => regfile:impl_rf.rf_input_sel[0]
rf_sel_in[1] => regfile:impl_rf.rf_input_sel[1]
rf_sel_in[2] => regfile:impl_rf.rf_input_sel[2]
rf_write_flag => regfile:impl_rf.ld_r
pc_write_flag => prog_counter:impl_pc.pc_write_flag
pc_mode[0] => prog_counter:impl_pc.pc_mode[0]
pc_mode[0] => Equal1.IN1
pc_mode[0] => Equal2.IN1
pc_mode[1] => prog_counter:impl_pc.pc_mode[1]
pc_mode[1] => Equal1.IN0
pc_mode[1] => Equal2.IN0
alu_clr_z_flag => alu:impl_alu.clr_z_flag
alu_operation[0] => alu:impl_alu.alu_operation[0]
alu_operation[1] => alu:impl_alu.alu_operation[1]
alu_operation[2] => alu:impl_alu.alu_operation[2]
alu_sel_op1[0] => alu:impl_alu.alu_op1_sel[0]
alu_sel_op1[1] => alu:impl_alu.alu_op1_sel[1]
alu_sel_op2 => alu:impl_alu.alu_op2_sel
dpcr_write_flag => ~NO_FANOUT~
dpcr_sel => ~NO_FANOUT~
sop_write => registers:impl_reg.sop_wr
alu_z_flag <= alu:impl_alu.z_flag
alu_result[0] <= alu:impl_alu.alu_result[0]
alu_result[1] <= alu:impl_alu.alu_result[1]
alu_result[2] <= alu:impl_alu.alu_result[2]
alu_result[3] <= alu:impl_alu.alu_result[3]
alu_result[4] <= alu:impl_alu.alu_result[4]
alu_result[5] <= alu:impl_alu.alu_result[5]
alu_result[6] <= alu:impl_alu.alu_result[6]
alu_result[7] <= alu:impl_alu.alu_result[7]
alu_result[8] <= alu:impl_alu.alu_result[8]
alu_result[9] <= alu:impl_alu.alu_result[9]
alu_result[10] <= alu:impl_alu.alu_result[10]
alu_result[11] <= alu:impl_alu.alu_result[11]
alu_result[12] <= alu:impl_alu.alu_result[12]
alu_result[13] <= alu:impl_alu.alu_result[13]
alu_result[14] <= alu:impl_alu.alu_result[14]
alu_result[15] <= alu:impl_alu.alu_result[15]
ir_opcode[0] <= inst_reg:impl_ir.opcode[0]
ir_opcode[1] <= inst_reg:impl_ir.opcode[1]
ir_opcode[2] <= inst_reg:impl_ir.opcode[2]
ir_opcode[3] <= inst_reg:impl_ir.opcode[3]
ir_opcode[4] <= inst_reg:impl_ir.opcode[4]
ir_opcode[5] <= inst_reg:impl_ir.opcode[5]
ir_opcode[6] <= inst_reg:impl_ir.opcode[6]
ir_opcode[7] <= inst_reg:impl_ir.opcode[7]
inst_fetched <= inst_fetched_signal.DB_MAX_OUTPUT_PORT_TYPE
rz_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
debug_pc_out[0] <= prog_counter:impl_pc.pc_out[0]
debug_pc_out[1] <= prog_counter:impl_pc.pc_out[1]
debug_pc_out[2] <= prog_counter:impl_pc.pc_out[2]
debug_pc_out[3] <= prog_counter:impl_pc.pc_out[3]
debug_pc_out[4] <= prog_counter:impl_pc.pc_out[4]
debug_pc_out[5] <= prog_counter:impl_pc.pc_out[5]
debug_pc_out[6] <= prog_counter:impl_pc.pc_out[6]
debug_pc_out[7] <= prog_counter:impl_pc.pc_out[7]
debug_pc_out[8] <= prog_counter:impl_pc.pc_out[8]
debug_pc_out[9] <= prog_counter:impl_pc.pc_out[9]
debug_pc_out[10] <= prog_counter:impl_pc.pc_out[10]
debug_pc_out[11] <= prog_counter:impl_pc.pc_out[11]
debug_pc_out[12] <= prog_counter:impl_pc.pc_out[12]
debug_pc_out[13] <= prog_counter:impl_pc.pc_out[13]
debug_pc_out[14] <= prog_counter:impl_pc.pc_out[14]
debug_fetch_state[0] <= debug_fetch_state.DB_MAX_OUTPUT_PORT_TYPE
debug_fetch_state[1] <= debug_fetch_state.DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[0] <= fetch_inst_2[0].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[1] <= fetch_inst_2[1].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[2] <= fetch_inst_2[2].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[3] <= fetch_inst_2[3].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[4] <= fetch_inst_2[4].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[5] <= fetch_inst_2[5].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[6] <= fetch_inst_2[6].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[7] <= fetch_inst_2[7].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[8] <= fetch_inst_2[8].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[9] <= fetch_inst_2[9].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[10] <= fetch_inst_2[10].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[11] <= fetch_inst_2[11].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[12] <= fetch_inst_2[12].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[13] <= fetch_inst_2[13].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[14] <= fetch_inst_2[14].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[15] <= fetch_inst_2[15].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[16] <= fetch_inst_1[0].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[17] <= fetch_inst_1[1].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[18] <= fetch_inst_1[2].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[19] <= fetch_inst_1[3].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[20] <= fetch_inst_1[4].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[21] <= fetch_inst_1[5].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[22] <= fetch_inst_1[6].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[23] <= fetch_inst_1[7].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[24] <= fetch_inst_1[8].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[25] <= fetch_inst_1[9].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[26] <= fetch_inst_1[10].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[27] <= fetch_inst_1[11].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[28] <= fetch_inst_1[12].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[29] <= fetch_inst_1[13].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[30] <= fetch_inst_1[14].DB_MAX_OUTPUT_PORT_TYPE
debug_instruction[31] <= fetch_inst_1[15].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[0] <= prog_mem_in[0].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[1] <= prog_mem_in[1].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[2] <= prog_mem_in[2].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[3] <= prog_mem_in[3].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[4] <= prog_mem_in[4].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[5] <= prog_mem_in[5].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[6] <= prog_mem_in[6].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[7] <= prog_mem_in[7].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[8] <= prog_mem_in[8].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[9] <= prog_mem_in[9].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[10] <= prog_mem_in[10].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[11] <= prog_mem_in[11].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[12] <= prog_mem_in[12].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[13] <= prog_mem_in[13].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_in[14] <= prog_mem_in[14].DB_MAX_OUTPUT_PORT_TYPE
debug_prog_mem_out[0] <= prog_mem:impl_pm.q[0]
debug_prog_mem_out[1] <= prog_mem:impl_pm.q[1]
debug_prog_mem_out[2] <= prog_mem:impl_pm.q[2]
debug_prog_mem_out[3] <= prog_mem:impl_pm.q[3]
debug_prog_mem_out[4] <= prog_mem:impl_pm.q[4]
debug_prog_mem_out[5] <= prog_mem:impl_pm.q[5]
debug_prog_mem_out[6] <= prog_mem:impl_pm.q[6]
debug_prog_mem_out[7] <= prog_mem:impl_pm.q[7]
debug_prog_mem_out[8] <= prog_mem:impl_pm.q[8]
debug_prog_mem_out[9] <= prog_mem:impl_pm.q[9]
debug_prog_mem_out[10] <= prog_mem:impl_pm.q[10]
debug_prog_mem_out[11] <= prog_mem:impl_pm.q[11]
debug_prog_mem_out[12] <= prog_mem:impl_pm.q[12]
debug_prog_mem_out[13] <= prog_mem:impl_pm.q[13]
debug_prog_mem_out[14] <= prog_mem:impl_pm.q[14]
debug_prog_mem_out[15] <= prog_mem:impl_pm.q[15]
debug_data_mem_in_addr[0] <= data_mem_in_addr[0].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[1] <= data_mem_in_addr[1].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[2] <= data_mem_in_addr[2].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[3] <= data_mem_in_addr[3].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[4] <= data_mem_in_addr[4].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[5] <= data_mem_in_addr[5].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[6] <= data_mem_in_addr[6].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[7] <= data_mem_in_addr[7].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[8] <= data_mem_in_addr[8].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[9] <= data_mem_in_addr[9].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[10] <= data_mem_in_addr[10].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_addr[11] <= data_mem_in_addr[11].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[0] <= data_mem_in_data[0].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[1] <= data_mem_in_data[1].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[2] <= data_mem_in_data[2].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[3] <= data_mem_in_data[3].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[4] <= data_mem_in_data[4].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[5] <= data_mem_in_data[5].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[6] <= data_mem_in_data[6].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[7] <= data_mem_in_data[7].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[8] <= data_mem_in_data[8].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[9] <= data_mem_in_data[9].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[10] <= data_mem_in_data[10].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[11] <= data_mem_in_data[11].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[12] <= data_mem_in_data[12].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[13] <= data_mem_in_data[13].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[14] <= data_mem_in_data[14].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_in_data[15] <= data_mem_in_data[15].DB_MAX_OUTPUT_PORT_TYPE
debug_data_mem_out[0] <= data_mem:impl_dm.q[0]
debug_data_mem_out[1] <= data_mem:impl_dm.q[1]
debug_data_mem_out[2] <= data_mem:impl_dm.q[2]
debug_data_mem_out[3] <= data_mem:impl_dm.q[3]
debug_data_mem_out[4] <= data_mem:impl_dm.q[4]
debug_data_mem_out[5] <= data_mem:impl_dm.q[5]
debug_data_mem_out[6] <= data_mem:impl_dm.q[6]
debug_data_mem_out[7] <= data_mem:impl_dm.q[7]
debug_data_mem_out[8] <= data_mem:impl_dm.q[8]
debug_data_mem_out[9] <= data_mem:impl_dm.q[9]
debug_data_mem_out[10] <= data_mem:impl_dm.q[10]
debug_data_mem_out[11] <= data_mem:impl_dm.q[11]
debug_data_mem_out[12] <= data_mem:impl_dm.q[12]
debug_data_mem_out[13] <= data_mem:impl_dm.q[13]
debug_data_mem_out[14] <= data_mem:impl_dm.q[14]
debug_data_mem_out[15] <= data_mem:impl_dm.q[15]
debug_rx_addr[0] <= inst_reg:impl_ir.rx[0]
debug_rx_addr[1] <= inst_reg:impl_ir.rx[1]
debug_rx_addr[2] <= inst_reg:impl_ir.rx[2]
debug_rx_addr[3] <= inst_reg:impl_ir.rx[3]
debug_rz_addr[0] <= inst_reg:impl_ir.rz[0]
debug_rz_addr[1] <= inst_reg:impl_ir.rz[1]
debug_rz_addr[2] <= inst_reg:impl_ir.rz[2]
debug_rz_addr[3] <= inst_reg:impl_ir.rz[3]
debug_rx_value[0] <= regfile:impl_rf.rx[0]
debug_rx_value[1] <= regfile:impl_rf.rx[1]
debug_rx_value[2] <= regfile:impl_rf.rx[2]
debug_rx_value[3] <= regfile:impl_rf.rx[3]
debug_rx_value[4] <= regfile:impl_rf.rx[4]
debug_rx_value[5] <= regfile:impl_rf.rx[5]
debug_rx_value[6] <= regfile:impl_rf.rx[6]
debug_rx_value[7] <= regfile:impl_rf.rx[7]
debug_rx_value[8] <= regfile:impl_rf.rx[8]
debug_rx_value[9] <= regfile:impl_rf.rx[9]
debug_rx_value[10] <= regfile:impl_rf.rx[10]
debug_rx_value[11] <= regfile:impl_rf.rx[11]
debug_rx_value[12] <= regfile:impl_rf.rx[12]
debug_rx_value[13] <= regfile:impl_rf.rx[13]
debug_rx_value[14] <= regfile:impl_rf.rx[14]
debug_rx_value[15] <= regfile:impl_rf.rx[15]
debug_rz_value[0] <= regfile:impl_rf.rz[0]
debug_rz_value[1] <= regfile:impl_rf.rz[1]
debug_rz_value[2] <= regfile:impl_rf.rz[2]
debug_rz_value[3] <= regfile:impl_rf.rz[3]
debug_rz_value[4] <= regfile:impl_rf.rz[4]
debug_rz_value[5] <= regfile:impl_rf.rz[5]
debug_rz_value[6] <= regfile:impl_rf.rz[6]
debug_rz_value[7] <= regfile:impl_rf.rz[7]
debug_rz_value[8] <= regfile:impl_rf.rz[8]
debug_rz_value[9] <= regfile:impl_rf.rz[9]
debug_rz_value[10] <= regfile:impl_rf.rz[10]
debug_rz_value[11] <= regfile:impl_rf.rz[11]
debug_rz_value[12] <= regfile:impl_rf.rz[12]
debug_rz_value[13] <= regfile:impl_rf.rz[13]
debug_rz_value[14] <= regfile:impl_rf.rz[14]
debug_rz_value[15] <= regfile:impl_rf.rz[15]
debug_ir_operand[0] <= inst_reg:impl_ir.operand[0]
debug_ir_operand[1] <= inst_reg:impl_ir.operand[1]
debug_ir_operand[2] <= inst_reg:impl_ir.operand[2]
debug_ir_operand[3] <= inst_reg:impl_ir.operand[3]
debug_ir_operand[4] <= inst_reg:impl_ir.operand[4]
debug_ir_operand[5] <= inst_reg:impl_ir.operand[5]
debug_ir_operand[6] <= inst_reg:impl_ir.operand[6]
debug_ir_operand[7] <= inst_reg:impl_ir.operand[7]
debug_ir_operand[8] <= inst_reg:impl_ir.operand[8]
debug_ir_operand[9] <= inst_reg:impl_ir.operand[9]
debug_ir_operand[10] <= inst_reg:impl_ir.operand[10]
debug_ir_operand[11] <= inst_reg:impl_ir.operand[11]
debug_ir_operand[12] <= inst_reg:impl_ir.operand[12]
debug_ir_operand[13] <= inst_reg:impl_ir.operand[13]
debug_ir_operand[14] <= inst_reg:impl_ir.operand[14]
debug_ir_operand[15] <= inst_reg:impl_ir.operand[15]
debug_rf_reg_listen[0] => regfile:impl_rf.debug_rf_reg_listen[0]
debug_rf_reg_listen[1] => regfile:impl_rf.debug_rf_reg_listen[1]
debug_rf_reg_listen[2] => regfile:impl_rf.debug_rf_reg_listen[2]
debug_rf_reg_listen[3] => regfile:impl_rf.debug_rf_reg_listen[3]
debug_rf_reg_result[0] <= regfile:impl_rf.debug_rf_reg_result[0]
debug_rf_reg_result[1] <= regfile:impl_rf.debug_rf_reg_result[1]
debug_rf_reg_result[2] <= regfile:impl_rf.debug_rf_reg_result[2]
debug_rf_reg_result[3] <= regfile:impl_rf.debug_rf_reg_result[3]
debug_rf_reg_result[4] <= regfile:impl_rf.debug_rf_reg_result[4]
debug_rf_reg_result[5] <= regfile:impl_rf.debug_rf_reg_result[5]
debug_rf_reg_result[6] <= regfile:impl_rf.debug_rf_reg_result[6]
debug_rf_reg_result[7] <= regfile:impl_rf.debug_rf_reg_result[7]
debug_rf_reg_result[8] <= regfile:impl_rf.debug_rf_reg_result[8]
debug_rf_reg_result[9] <= regfile:impl_rf.debug_rf_reg_result[9]
debug_rf_reg_result[10] <= regfile:impl_rf.debug_rf_reg_result[10]
debug_rf_reg_result[11] <= regfile:impl_rf.debug_rf_reg_result[11]
debug_rf_reg_result[12] <= regfile:impl_rf.debug_rf_reg_result[12]
debug_rf_reg_result[13] <= regfile:impl_rf.debug_rf_reg_result[13]
debug_rf_reg_result[14] <= regfile:impl_rf.debug_rf_reg_result[14]
debug_rf_reg_result[15] <= regfile:impl_rf.debug_rf_reg_result[15]
debug_flag[0] <= prog_counter:impl_pc.pc_out[0]
debug_flag[1] <= prog_counter:impl_pc.pc_out[1]
debug_flag[2] <= prog_counter:impl_pc.pc_out[2]
debug_flag[3] <= prog_counter:impl_pc.pc_out[3]
debug_flag[4] <= prog_counter:impl_pc.pc_out[4]
debug_flag[5] <= prog_counter:impl_pc.pc_out[5]
debug_flag[6] <= prog_counter:impl_pc.pc_out[6]
debug_flag[7] <= prog_counter:impl_pc.pc_out[7]
debug_inst_raw_1[0] <= fetch_inst_1[0].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[1] <= fetch_inst_1[1].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[2] <= fetch_inst_1[2].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[3] <= fetch_inst_1[3].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[4] <= fetch_inst_1[4].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[5] <= fetch_inst_1[5].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[6] <= fetch_inst_1[6].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[7] <= fetch_inst_1[7].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[8] <= fetch_inst_1[8].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[9] <= fetch_inst_1[9].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[10] <= fetch_inst_1[10].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[11] <= fetch_inst_1[11].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[12] <= fetch_inst_1[12].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[13] <= fetch_inst_1[13].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[14] <= fetch_inst_1[14].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_1[15] <= fetch_inst_1[15].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[0] <= fetch_inst_2[0].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[1] <= fetch_inst_2[1].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[2] <= fetch_inst_2[2].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[3] <= fetch_inst_2[3].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[4] <= fetch_inst_2[4].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[5] <= fetch_inst_2[5].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[6] <= fetch_inst_2[6].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[7] <= fetch_inst_2[7].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[8] <= fetch_inst_2[8].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[9] <= fetch_inst_2[9].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[10] <= fetch_inst_2[10].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[11] <= fetch_inst_2[11].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[12] <= fetch_inst_2[12].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[13] <= fetch_inst_2[13].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[14] <= fetch_inst_2[14].DB_MAX_OUTPUT_PORT_TYPE
debug_inst_raw_2[15] <= fetch_inst_2[15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][0] <= regfile:impl_rf.debug_all_regs[0][0]
debug_all_regs[0][1] <= regfile:impl_rf.debug_all_regs[0][1]
debug_all_regs[0][2] <= regfile:impl_rf.debug_all_regs[0][2]
debug_all_regs[0][3] <= regfile:impl_rf.debug_all_regs[0][3]
debug_all_regs[0][4] <= regfile:impl_rf.debug_all_regs[0][4]
debug_all_regs[0][5] <= regfile:impl_rf.debug_all_regs[0][5]
debug_all_regs[0][6] <= regfile:impl_rf.debug_all_regs[0][6]
debug_all_regs[0][7] <= regfile:impl_rf.debug_all_regs[0][7]
debug_all_regs[0][8] <= regfile:impl_rf.debug_all_regs[0][8]
debug_all_regs[0][9] <= regfile:impl_rf.debug_all_regs[0][9]
debug_all_regs[0][10] <= regfile:impl_rf.debug_all_regs[0][10]
debug_all_regs[0][11] <= regfile:impl_rf.debug_all_regs[0][11]
debug_all_regs[0][12] <= regfile:impl_rf.debug_all_regs[0][12]
debug_all_regs[0][13] <= regfile:impl_rf.debug_all_regs[0][13]
debug_all_regs[0][14] <= regfile:impl_rf.debug_all_regs[0][14]
debug_all_regs[0][15] <= regfile:impl_rf.debug_all_regs[0][15]
debug_all_regs[1][0] <= regfile:impl_rf.debug_all_regs[1][0]
debug_all_regs[1][1] <= regfile:impl_rf.debug_all_regs[1][1]
debug_all_regs[1][2] <= regfile:impl_rf.debug_all_regs[1][2]
debug_all_regs[1][3] <= regfile:impl_rf.debug_all_regs[1][3]
debug_all_regs[1][4] <= regfile:impl_rf.debug_all_regs[1][4]
debug_all_regs[1][5] <= regfile:impl_rf.debug_all_regs[1][5]
debug_all_regs[1][6] <= regfile:impl_rf.debug_all_regs[1][6]
debug_all_regs[1][7] <= regfile:impl_rf.debug_all_regs[1][7]
debug_all_regs[1][8] <= regfile:impl_rf.debug_all_regs[1][8]
debug_all_regs[1][9] <= regfile:impl_rf.debug_all_regs[1][9]
debug_all_regs[1][10] <= regfile:impl_rf.debug_all_regs[1][10]
debug_all_regs[1][11] <= regfile:impl_rf.debug_all_regs[1][11]
debug_all_regs[1][12] <= regfile:impl_rf.debug_all_regs[1][12]
debug_all_regs[1][13] <= regfile:impl_rf.debug_all_regs[1][13]
debug_all_regs[1][14] <= regfile:impl_rf.debug_all_regs[1][14]
debug_all_regs[1][15] <= regfile:impl_rf.debug_all_regs[1][15]
debug_all_regs[2][0] <= regfile:impl_rf.debug_all_regs[2][0]
debug_all_regs[2][1] <= regfile:impl_rf.debug_all_regs[2][1]
debug_all_regs[2][2] <= regfile:impl_rf.debug_all_regs[2][2]
debug_all_regs[2][3] <= regfile:impl_rf.debug_all_regs[2][3]
debug_all_regs[2][4] <= regfile:impl_rf.debug_all_regs[2][4]
debug_all_regs[2][5] <= regfile:impl_rf.debug_all_regs[2][5]
debug_all_regs[2][6] <= regfile:impl_rf.debug_all_regs[2][6]
debug_all_regs[2][7] <= regfile:impl_rf.debug_all_regs[2][7]
debug_all_regs[2][8] <= regfile:impl_rf.debug_all_regs[2][8]
debug_all_regs[2][9] <= regfile:impl_rf.debug_all_regs[2][9]
debug_all_regs[2][10] <= regfile:impl_rf.debug_all_regs[2][10]
debug_all_regs[2][11] <= regfile:impl_rf.debug_all_regs[2][11]
debug_all_regs[2][12] <= regfile:impl_rf.debug_all_regs[2][12]
debug_all_regs[2][13] <= regfile:impl_rf.debug_all_regs[2][13]
debug_all_regs[2][14] <= regfile:impl_rf.debug_all_regs[2][14]
debug_all_regs[2][15] <= regfile:impl_rf.debug_all_regs[2][15]
debug_all_regs[3][0] <= regfile:impl_rf.debug_all_regs[3][0]
debug_all_regs[3][1] <= regfile:impl_rf.debug_all_regs[3][1]
debug_all_regs[3][2] <= regfile:impl_rf.debug_all_regs[3][2]
debug_all_regs[3][3] <= regfile:impl_rf.debug_all_regs[3][3]
debug_all_regs[3][4] <= regfile:impl_rf.debug_all_regs[3][4]
debug_all_regs[3][5] <= regfile:impl_rf.debug_all_regs[3][5]
debug_all_regs[3][6] <= regfile:impl_rf.debug_all_regs[3][6]
debug_all_regs[3][7] <= regfile:impl_rf.debug_all_regs[3][7]
debug_all_regs[3][8] <= regfile:impl_rf.debug_all_regs[3][8]
debug_all_regs[3][9] <= regfile:impl_rf.debug_all_regs[3][9]
debug_all_regs[3][10] <= regfile:impl_rf.debug_all_regs[3][10]
debug_all_regs[3][11] <= regfile:impl_rf.debug_all_regs[3][11]
debug_all_regs[3][12] <= regfile:impl_rf.debug_all_regs[3][12]
debug_all_regs[3][13] <= regfile:impl_rf.debug_all_regs[3][13]
debug_all_regs[3][14] <= regfile:impl_rf.debug_all_regs[3][14]
debug_all_regs[3][15] <= regfile:impl_rf.debug_all_regs[3][15]
debug_all_regs[4][0] <= regfile:impl_rf.debug_all_regs[4][0]
debug_all_regs[4][1] <= regfile:impl_rf.debug_all_regs[4][1]
debug_all_regs[4][2] <= regfile:impl_rf.debug_all_regs[4][2]
debug_all_regs[4][3] <= regfile:impl_rf.debug_all_regs[4][3]
debug_all_regs[4][4] <= regfile:impl_rf.debug_all_regs[4][4]
debug_all_regs[4][5] <= regfile:impl_rf.debug_all_regs[4][5]
debug_all_regs[4][6] <= regfile:impl_rf.debug_all_regs[4][6]
debug_all_regs[4][7] <= regfile:impl_rf.debug_all_regs[4][7]
debug_all_regs[4][8] <= regfile:impl_rf.debug_all_regs[4][8]
debug_all_regs[4][9] <= regfile:impl_rf.debug_all_regs[4][9]
debug_all_regs[4][10] <= regfile:impl_rf.debug_all_regs[4][10]
debug_all_regs[4][11] <= regfile:impl_rf.debug_all_regs[4][11]
debug_all_regs[4][12] <= regfile:impl_rf.debug_all_regs[4][12]
debug_all_regs[4][13] <= regfile:impl_rf.debug_all_regs[4][13]
debug_all_regs[4][14] <= regfile:impl_rf.debug_all_regs[4][14]
debug_all_regs[4][15] <= regfile:impl_rf.debug_all_regs[4][15]
debug_all_regs[5][0] <= regfile:impl_rf.debug_all_regs[5][0]
debug_all_regs[5][1] <= regfile:impl_rf.debug_all_regs[5][1]
debug_all_regs[5][2] <= regfile:impl_rf.debug_all_regs[5][2]
debug_all_regs[5][3] <= regfile:impl_rf.debug_all_regs[5][3]
debug_all_regs[5][4] <= regfile:impl_rf.debug_all_regs[5][4]
debug_all_regs[5][5] <= regfile:impl_rf.debug_all_regs[5][5]
debug_all_regs[5][6] <= regfile:impl_rf.debug_all_regs[5][6]
debug_all_regs[5][7] <= regfile:impl_rf.debug_all_regs[5][7]
debug_all_regs[5][8] <= regfile:impl_rf.debug_all_regs[5][8]
debug_all_regs[5][9] <= regfile:impl_rf.debug_all_regs[5][9]
debug_all_regs[5][10] <= regfile:impl_rf.debug_all_regs[5][10]
debug_all_regs[5][11] <= regfile:impl_rf.debug_all_regs[5][11]
debug_all_regs[5][12] <= regfile:impl_rf.debug_all_regs[5][12]
debug_all_regs[5][13] <= regfile:impl_rf.debug_all_regs[5][13]
debug_all_regs[5][14] <= regfile:impl_rf.debug_all_regs[5][14]
debug_all_regs[5][15] <= regfile:impl_rf.debug_all_regs[5][15]
debug_all_regs[6][0] <= regfile:impl_rf.debug_all_regs[6][0]
debug_all_regs[6][1] <= regfile:impl_rf.debug_all_regs[6][1]
debug_all_regs[6][2] <= regfile:impl_rf.debug_all_regs[6][2]
debug_all_regs[6][3] <= regfile:impl_rf.debug_all_regs[6][3]
debug_all_regs[6][4] <= regfile:impl_rf.debug_all_regs[6][4]
debug_all_regs[6][5] <= regfile:impl_rf.debug_all_regs[6][5]
debug_all_regs[6][6] <= regfile:impl_rf.debug_all_regs[6][6]
debug_all_regs[6][7] <= regfile:impl_rf.debug_all_regs[6][7]
debug_all_regs[6][8] <= regfile:impl_rf.debug_all_regs[6][8]
debug_all_regs[6][9] <= regfile:impl_rf.debug_all_regs[6][9]
debug_all_regs[6][10] <= regfile:impl_rf.debug_all_regs[6][10]
debug_all_regs[6][11] <= regfile:impl_rf.debug_all_regs[6][11]
debug_all_regs[6][12] <= regfile:impl_rf.debug_all_regs[6][12]
debug_all_regs[6][13] <= regfile:impl_rf.debug_all_regs[6][13]
debug_all_regs[6][14] <= regfile:impl_rf.debug_all_regs[6][14]
debug_all_regs[6][15] <= regfile:impl_rf.debug_all_regs[6][15]
debug_all_regs[7][0] <= regfile:impl_rf.debug_all_regs[7][0]
debug_all_regs[7][1] <= regfile:impl_rf.debug_all_regs[7][1]
debug_all_regs[7][2] <= regfile:impl_rf.debug_all_regs[7][2]
debug_all_regs[7][3] <= regfile:impl_rf.debug_all_regs[7][3]
debug_all_regs[7][4] <= regfile:impl_rf.debug_all_regs[7][4]
debug_all_regs[7][5] <= regfile:impl_rf.debug_all_regs[7][5]
debug_all_regs[7][6] <= regfile:impl_rf.debug_all_regs[7][6]
debug_all_regs[7][7] <= regfile:impl_rf.debug_all_regs[7][7]
debug_all_regs[7][8] <= regfile:impl_rf.debug_all_regs[7][8]
debug_all_regs[7][9] <= regfile:impl_rf.debug_all_regs[7][9]
debug_all_regs[7][10] <= regfile:impl_rf.debug_all_regs[7][10]
debug_all_regs[7][11] <= regfile:impl_rf.debug_all_regs[7][11]
debug_all_regs[7][12] <= regfile:impl_rf.debug_all_regs[7][12]
debug_all_regs[7][13] <= regfile:impl_rf.debug_all_regs[7][13]
debug_all_regs[7][14] <= regfile:impl_rf.debug_all_regs[7][14]
debug_all_regs[7][15] <= regfile:impl_rf.debug_all_regs[7][15]
debug_all_regs[8][0] <= regfile:impl_rf.debug_all_regs[8][0]
debug_all_regs[8][1] <= regfile:impl_rf.debug_all_regs[8][1]
debug_all_regs[8][2] <= regfile:impl_rf.debug_all_regs[8][2]
debug_all_regs[8][3] <= regfile:impl_rf.debug_all_regs[8][3]
debug_all_regs[8][4] <= regfile:impl_rf.debug_all_regs[8][4]
debug_all_regs[8][5] <= regfile:impl_rf.debug_all_regs[8][5]
debug_all_regs[8][6] <= regfile:impl_rf.debug_all_regs[8][6]
debug_all_regs[8][7] <= regfile:impl_rf.debug_all_regs[8][7]
debug_all_regs[8][8] <= regfile:impl_rf.debug_all_regs[8][8]
debug_all_regs[8][9] <= regfile:impl_rf.debug_all_regs[8][9]
debug_all_regs[8][10] <= regfile:impl_rf.debug_all_regs[8][10]
debug_all_regs[8][11] <= regfile:impl_rf.debug_all_regs[8][11]
debug_all_regs[8][12] <= regfile:impl_rf.debug_all_regs[8][12]
debug_all_regs[8][13] <= regfile:impl_rf.debug_all_regs[8][13]
debug_all_regs[8][14] <= regfile:impl_rf.debug_all_regs[8][14]
debug_all_regs[8][15] <= regfile:impl_rf.debug_all_regs[8][15]
debug_all_regs[9][0] <= regfile:impl_rf.debug_all_regs[9][0]
debug_all_regs[9][1] <= regfile:impl_rf.debug_all_regs[9][1]
debug_all_regs[9][2] <= regfile:impl_rf.debug_all_regs[9][2]
debug_all_regs[9][3] <= regfile:impl_rf.debug_all_regs[9][3]
debug_all_regs[9][4] <= regfile:impl_rf.debug_all_regs[9][4]
debug_all_regs[9][5] <= regfile:impl_rf.debug_all_regs[9][5]
debug_all_regs[9][6] <= regfile:impl_rf.debug_all_regs[9][6]
debug_all_regs[9][7] <= regfile:impl_rf.debug_all_regs[9][7]
debug_all_regs[9][8] <= regfile:impl_rf.debug_all_regs[9][8]
debug_all_regs[9][9] <= regfile:impl_rf.debug_all_regs[9][9]
debug_all_regs[9][10] <= regfile:impl_rf.debug_all_regs[9][10]
debug_all_regs[9][11] <= regfile:impl_rf.debug_all_regs[9][11]
debug_all_regs[9][12] <= regfile:impl_rf.debug_all_regs[9][12]
debug_all_regs[9][13] <= regfile:impl_rf.debug_all_regs[9][13]
debug_all_regs[9][14] <= regfile:impl_rf.debug_all_regs[9][14]
debug_all_regs[9][15] <= regfile:impl_rf.debug_all_regs[9][15]
debug_all_regs[10][0] <= regfile:impl_rf.debug_all_regs[10][0]
debug_all_regs[10][1] <= regfile:impl_rf.debug_all_regs[10][1]
debug_all_regs[10][2] <= regfile:impl_rf.debug_all_regs[10][2]
debug_all_regs[10][3] <= regfile:impl_rf.debug_all_regs[10][3]
debug_all_regs[10][4] <= regfile:impl_rf.debug_all_regs[10][4]
debug_all_regs[10][5] <= regfile:impl_rf.debug_all_regs[10][5]
debug_all_regs[10][6] <= regfile:impl_rf.debug_all_regs[10][6]
debug_all_regs[10][7] <= regfile:impl_rf.debug_all_regs[10][7]
debug_all_regs[10][8] <= regfile:impl_rf.debug_all_regs[10][8]
debug_all_regs[10][9] <= regfile:impl_rf.debug_all_regs[10][9]
debug_all_regs[10][10] <= regfile:impl_rf.debug_all_regs[10][10]
debug_all_regs[10][11] <= regfile:impl_rf.debug_all_regs[10][11]
debug_all_regs[10][12] <= regfile:impl_rf.debug_all_regs[10][12]
debug_all_regs[10][13] <= regfile:impl_rf.debug_all_regs[10][13]
debug_all_regs[10][14] <= regfile:impl_rf.debug_all_regs[10][14]
debug_all_regs[10][15] <= regfile:impl_rf.debug_all_regs[10][15]
debug_all_regs[11][0] <= regfile:impl_rf.debug_all_regs[11][0]
debug_all_regs[11][1] <= regfile:impl_rf.debug_all_regs[11][1]
debug_all_regs[11][2] <= regfile:impl_rf.debug_all_regs[11][2]
debug_all_regs[11][3] <= regfile:impl_rf.debug_all_regs[11][3]
debug_all_regs[11][4] <= regfile:impl_rf.debug_all_regs[11][4]
debug_all_regs[11][5] <= regfile:impl_rf.debug_all_regs[11][5]
debug_all_regs[11][6] <= regfile:impl_rf.debug_all_regs[11][6]
debug_all_regs[11][7] <= regfile:impl_rf.debug_all_regs[11][7]
debug_all_regs[11][8] <= regfile:impl_rf.debug_all_regs[11][8]
debug_all_regs[11][9] <= regfile:impl_rf.debug_all_regs[11][9]
debug_all_regs[11][10] <= regfile:impl_rf.debug_all_regs[11][10]
debug_all_regs[11][11] <= regfile:impl_rf.debug_all_regs[11][11]
debug_all_regs[11][12] <= regfile:impl_rf.debug_all_regs[11][12]
debug_all_regs[11][13] <= regfile:impl_rf.debug_all_regs[11][13]
debug_all_regs[11][14] <= regfile:impl_rf.debug_all_regs[11][14]
debug_all_regs[11][15] <= regfile:impl_rf.debug_all_regs[11][15]
debug_all_regs[12][0] <= regfile:impl_rf.debug_all_regs[12][0]
debug_all_regs[12][1] <= regfile:impl_rf.debug_all_regs[12][1]
debug_all_regs[12][2] <= regfile:impl_rf.debug_all_regs[12][2]
debug_all_regs[12][3] <= regfile:impl_rf.debug_all_regs[12][3]
debug_all_regs[12][4] <= regfile:impl_rf.debug_all_regs[12][4]
debug_all_regs[12][5] <= regfile:impl_rf.debug_all_regs[12][5]
debug_all_regs[12][6] <= regfile:impl_rf.debug_all_regs[12][6]
debug_all_regs[12][7] <= regfile:impl_rf.debug_all_regs[12][7]
debug_all_regs[12][8] <= regfile:impl_rf.debug_all_regs[12][8]
debug_all_regs[12][9] <= regfile:impl_rf.debug_all_regs[12][9]
debug_all_regs[12][10] <= regfile:impl_rf.debug_all_regs[12][10]
debug_all_regs[12][11] <= regfile:impl_rf.debug_all_regs[12][11]
debug_all_regs[12][12] <= regfile:impl_rf.debug_all_regs[12][12]
debug_all_regs[12][13] <= regfile:impl_rf.debug_all_regs[12][13]
debug_all_regs[12][14] <= regfile:impl_rf.debug_all_regs[12][14]
debug_all_regs[12][15] <= regfile:impl_rf.debug_all_regs[12][15]
debug_all_regs[13][0] <= regfile:impl_rf.debug_all_regs[13][0]
debug_all_regs[13][1] <= regfile:impl_rf.debug_all_regs[13][1]
debug_all_regs[13][2] <= regfile:impl_rf.debug_all_regs[13][2]
debug_all_regs[13][3] <= regfile:impl_rf.debug_all_regs[13][3]
debug_all_regs[13][4] <= regfile:impl_rf.debug_all_regs[13][4]
debug_all_regs[13][5] <= regfile:impl_rf.debug_all_regs[13][5]
debug_all_regs[13][6] <= regfile:impl_rf.debug_all_regs[13][6]
debug_all_regs[13][7] <= regfile:impl_rf.debug_all_regs[13][7]
debug_all_regs[13][8] <= regfile:impl_rf.debug_all_regs[13][8]
debug_all_regs[13][9] <= regfile:impl_rf.debug_all_regs[13][9]
debug_all_regs[13][10] <= regfile:impl_rf.debug_all_regs[13][10]
debug_all_regs[13][11] <= regfile:impl_rf.debug_all_regs[13][11]
debug_all_regs[13][12] <= regfile:impl_rf.debug_all_regs[13][12]
debug_all_regs[13][13] <= regfile:impl_rf.debug_all_regs[13][13]
debug_all_regs[13][14] <= regfile:impl_rf.debug_all_regs[13][14]
debug_all_regs[13][15] <= regfile:impl_rf.debug_all_regs[13][15]
debug_all_regs[14][0] <= regfile:impl_rf.debug_all_regs[14][0]
debug_all_regs[14][1] <= regfile:impl_rf.debug_all_regs[14][1]
debug_all_regs[14][2] <= regfile:impl_rf.debug_all_regs[14][2]
debug_all_regs[14][3] <= regfile:impl_rf.debug_all_regs[14][3]
debug_all_regs[14][4] <= regfile:impl_rf.debug_all_regs[14][4]
debug_all_regs[14][5] <= regfile:impl_rf.debug_all_regs[14][5]
debug_all_regs[14][6] <= regfile:impl_rf.debug_all_regs[14][6]
debug_all_regs[14][7] <= regfile:impl_rf.debug_all_regs[14][7]
debug_all_regs[14][8] <= regfile:impl_rf.debug_all_regs[14][8]
debug_all_regs[14][9] <= regfile:impl_rf.debug_all_regs[14][9]
debug_all_regs[14][10] <= regfile:impl_rf.debug_all_regs[14][10]
debug_all_regs[14][11] <= regfile:impl_rf.debug_all_regs[14][11]
debug_all_regs[14][12] <= regfile:impl_rf.debug_all_regs[14][12]
debug_all_regs[14][13] <= regfile:impl_rf.debug_all_regs[14][13]
debug_all_regs[14][14] <= regfile:impl_rf.debug_all_regs[14][14]
debug_all_regs[14][15] <= regfile:impl_rf.debug_all_regs[14][15]
debug_all_regs[15][0] <= regfile:impl_rf.debug_all_regs[15][0]
debug_all_regs[15][1] <= regfile:impl_rf.debug_all_regs[15][1]
debug_all_regs[15][2] <= regfile:impl_rf.debug_all_regs[15][2]
debug_all_regs[15][3] <= regfile:impl_rf.debug_all_regs[15][3]
debug_all_regs[15][4] <= regfile:impl_rf.debug_all_regs[15][4]
debug_all_regs[15][5] <= regfile:impl_rf.debug_all_regs[15][5]
debug_all_regs[15][6] <= regfile:impl_rf.debug_all_regs[15][6]
debug_all_regs[15][7] <= regfile:impl_rf.debug_all_regs[15][7]
debug_all_regs[15][8] <= regfile:impl_rf.debug_all_regs[15][8]
debug_all_regs[15][9] <= regfile:impl_rf.debug_all_regs[15][9]
debug_all_regs[15][10] <= regfile:impl_rf.debug_all_regs[15][10]
debug_all_regs[15][11] <= regfile:impl_rf.debug_all_regs[15][11]
debug_all_regs[15][12] <= regfile:impl_rf.debug_all_regs[15][12]
debug_all_regs[15][13] <= regfile:impl_rf.debug_all_regs[15][13]
debug_all_regs[15][14] <= regfile:impl_rf.debug_all_regs[15][14]
debug_all_regs[15][15] <= regfile:impl_rf.debug_all_regs[15][15]


|TopLevel|recop:recop|datapath:impl_datapath|alu:impl_alu
clk => z_flag~reg0.CLK
z_flag <= z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] => Mux16.IN10
alu_operation[0] => Mux17.IN10
alu_operation[0] => Mux18.IN10
alu_operation[0] => Mux19.IN10
alu_operation[0] => Mux20.IN10
alu_operation[0] => Mux21.IN10
alu_operation[0] => Mux22.IN10
alu_operation[0] => Mux23.IN10
alu_operation[0] => Mux24.IN10
alu_operation[0] => Mux25.IN10
alu_operation[0] => Mux26.IN10
alu_operation[0] => Mux27.IN10
alu_operation[0] => Mux28.IN10
alu_operation[0] => Mux29.IN10
alu_operation[0] => Mux30.IN10
alu_operation[0] => Mux31.IN10
alu_operation[0] => Mux32.IN10
alu_operation[1] => Mux16.IN9
alu_operation[1] => Mux17.IN9
alu_operation[1] => Mux18.IN9
alu_operation[1] => Mux19.IN9
alu_operation[1] => Mux20.IN9
alu_operation[1] => Mux21.IN9
alu_operation[1] => Mux22.IN9
alu_operation[1] => Mux23.IN9
alu_operation[1] => Mux24.IN9
alu_operation[1] => Mux25.IN9
alu_operation[1] => Mux26.IN9
alu_operation[1] => Mux27.IN9
alu_operation[1] => Mux28.IN9
alu_operation[1] => Mux29.IN9
alu_operation[1] => Mux30.IN9
alu_operation[1] => Mux31.IN9
alu_operation[1] => Mux32.IN9
alu_operation[2] => Mux16.IN8
alu_operation[2] => Mux17.IN8
alu_operation[2] => Mux18.IN8
alu_operation[2] => Mux19.IN8
alu_operation[2] => Mux20.IN8
alu_operation[2] => Mux21.IN8
alu_operation[2] => Mux22.IN8
alu_operation[2] => Mux23.IN8
alu_operation[2] => Mux24.IN8
alu_operation[2] => Mux25.IN8
alu_operation[2] => Mux26.IN8
alu_operation[2] => Mux27.IN8
alu_operation[2] => Mux28.IN8
alu_operation[2] => Mux29.IN8
alu_operation[2] => Mux30.IN8
alu_operation[2] => Mux31.IN8
alu_operation[2] => Mux32.IN8
alu_operation[2] => z_flag.OUTPUTSELECT
alu_op1_sel[0] => Mux0.IN3
alu_op1_sel[0] => Mux1.IN3
alu_op1_sel[0] => Mux2.IN3
alu_op1_sel[0] => Mux3.IN3
alu_op1_sel[0] => Mux4.IN3
alu_op1_sel[0] => Mux5.IN3
alu_op1_sel[0] => Mux6.IN3
alu_op1_sel[0] => Mux7.IN3
alu_op1_sel[0] => Mux8.IN3
alu_op1_sel[0] => Mux9.IN3
alu_op1_sel[0] => Mux10.IN3
alu_op1_sel[0] => Mux11.IN3
alu_op1_sel[0] => Mux12.IN3
alu_op1_sel[0] => Mux13.IN3
alu_op1_sel[0] => Mux14.IN3
alu_op1_sel[0] => Mux15.IN3
alu_op1_sel[1] => Mux0.IN2
alu_op1_sel[1] => Mux1.IN2
alu_op1_sel[1] => Mux2.IN2
alu_op1_sel[1] => Mux3.IN2
alu_op1_sel[1] => Mux4.IN2
alu_op1_sel[1] => Mux5.IN2
alu_op1_sel[1] => Mux6.IN2
alu_op1_sel[1] => Mux7.IN2
alu_op1_sel[1] => Mux8.IN2
alu_op1_sel[1] => Mux9.IN2
alu_op1_sel[1] => Mux10.IN2
alu_op1_sel[1] => Mux11.IN2
alu_op1_sel[1] => Mux12.IN2
alu_op1_sel[1] => Mux13.IN2
alu_op1_sel[1] => Mux14.IN2
alu_op1_sel[1] => Mux15.IN2
alu_op2_sel => operand_2[15].OUTPUTSELECT
alu_op2_sel => operand_2[14].OUTPUTSELECT
alu_op2_sel => operand_2[13].OUTPUTSELECT
alu_op2_sel => operand_2[12].OUTPUTSELECT
alu_op2_sel => operand_2[11].OUTPUTSELECT
alu_op2_sel => operand_2[10].OUTPUTSELECT
alu_op2_sel => operand_2[9].OUTPUTSELECT
alu_op2_sel => operand_2[8].OUTPUTSELECT
alu_op2_sel => operand_2[7].OUTPUTSELECT
alu_op2_sel => operand_2[6].OUTPUTSELECT
alu_op2_sel => operand_2[5].OUTPUTSELECT
alu_op2_sel => operand_2[4].OUTPUTSELECT
alu_op2_sel => operand_2[3].OUTPUTSELECT
alu_op2_sel => operand_2[2].OUTPUTSELECT
alu_op2_sel => operand_2[1].OUTPUTSELECT
alu_op2_sel => operand_2[0].OUTPUTSELECT
alu_carry => ~NO_FANOUT~
alu_result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
rx[0] => Mux15.IN4
rx[0] => operand_2[0].DATAB
rx[1] => Mux14.IN4
rx[1] => operand_2[1].DATAB
rx[2] => Mux13.IN4
rx[2] => operand_2[2].DATAB
rx[3] => Mux12.IN4
rx[3] => operand_2[3].DATAB
rx[4] => Mux11.IN4
rx[4] => operand_2[4].DATAB
rx[5] => Mux10.IN4
rx[5] => operand_2[5].DATAB
rx[6] => Mux9.IN4
rx[6] => operand_2[6].DATAB
rx[7] => Mux8.IN4
rx[7] => operand_2[7].DATAB
rx[8] => Mux7.IN4
rx[8] => operand_2[8].DATAB
rx[9] => Mux6.IN4
rx[9] => operand_2[9].DATAB
rx[10] => Mux5.IN4
rx[10] => operand_2[10].DATAB
rx[11] => Mux4.IN4
rx[11] => operand_2[11].DATAB
rx[12] => Mux3.IN4
rx[12] => operand_2[12].DATAB
rx[13] => Mux2.IN4
rx[13] => operand_2[13].DATAB
rx[14] => Mux1.IN4
rx[14] => operand_2[14].DATAB
rx[15] => Mux0.IN4
rx[15] => operand_2[15].DATAB
rz[0] => operand_2[0].DATAA
rz[1] => operand_2[1].DATAA
rz[2] => operand_2[2].DATAA
rz[3] => operand_2[3].DATAA
rz[4] => operand_2[4].DATAA
rz[5] => operand_2[5].DATAA
rz[6] => operand_2[6].DATAA
rz[7] => operand_2[7].DATAA
rz[8] => operand_2[8].DATAA
rz[9] => operand_2[9].DATAA
rz[10] => operand_2[10].DATAA
rz[11] => operand_2[11].DATAA
rz[12] => operand_2[12].DATAA
rz[13] => operand_2[13].DATAA
rz[14] => operand_2[14].DATAA
rz[15] => operand_2[15].DATAA
ir_operand[0] => Mux15.IN5
ir_operand[1] => Mux14.IN5
ir_operand[2] => Mux13.IN5
ir_operand[3] => Mux12.IN5
ir_operand[4] => Mux11.IN5
ir_operand[5] => Mux10.IN5
ir_operand[6] => Mux9.IN5
ir_operand[7] => Mux8.IN5
ir_operand[8] => Mux7.IN5
ir_operand[9] => Mux6.IN5
ir_operand[10] => Mux5.IN5
ir_operand[11] => Mux4.IN5
ir_operand[12] => Mux3.IN5
ir_operand[13] => Mux2.IN5
ir_operand[14] => Mux1.IN5
ir_operand[15] => Mux0.IN5
clr_z_flag => z_flag.OUTPUTSELECT
reset => z_flag~reg0.ACLR


|TopLevel|recop:recop|datapath:impl_datapath|regfile:impl_rf
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
init => regs[0][0].ACLR
init => regs[0][1].ACLR
init => regs[0][2].ACLR
init => regs[0][3].ACLR
init => regs[0][4].ACLR
init => regs[0][5].ACLR
init => regs[0][6].ACLR
init => regs[0][7].ACLR
init => regs[0][8].ACLR
init => regs[0][9].ACLR
init => regs[0][10].ACLR
init => regs[0][11].ACLR
init => regs[0][12].ACLR
init => regs[0][13].ACLR
init => regs[0][14].ACLR
init => regs[0][15].ACLR
init => regs[1][0].ACLR
init => regs[1][1].ACLR
init => regs[1][2].ACLR
init => regs[1][3].ACLR
init => regs[1][4].ACLR
init => regs[1][5].ACLR
init => regs[1][6].ACLR
init => regs[1][7].ACLR
init => regs[1][8].ACLR
init => regs[1][9].ACLR
init => regs[1][10].ACLR
init => regs[1][11].ACLR
init => regs[1][12].ACLR
init => regs[1][13].ACLR
init => regs[1][14].ACLR
init => regs[1][15].ACLR
init => regs[2][0].ACLR
init => regs[2][1].ACLR
init => regs[2][2].ACLR
init => regs[2][3].ACLR
init => regs[2][4].ACLR
init => regs[2][5].ACLR
init => regs[2][6].ACLR
init => regs[2][7].ACLR
init => regs[2][8].ACLR
init => regs[2][9].ACLR
init => regs[2][10].ACLR
init => regs[2][11].ACLR
init => regs[2][12].ACLR
init => regs[2][13].ACLR
init => regs[2][14].ACLR
init => regs[2][15].ACLR
init => regs[3][0].ACLR
init => regs[3][1].ACLR
init => regs[3][2].ACLR
init => regs[3][3].ACLR
init => regs[3][4].ACLR
init => regs[3][5].ACLR
init => regs[3][6].ACLR
init => regs[3][7].ACLR
init => regs[3][8].ACLR
init => regs[3][9].ACLR
init => regs[3][10].ACLR
init => regs[3][11].ACLR
init => regs[3][12].ACLR
init => regs[3][13].ACLR
init => regs[3][14].ACLR
init => regs[3][15].ACLR
init => regs[4][0].ACLR
init => regs[4][1].ACLR
init => regs[4][2].ACLR
init => regs[4][3].ACLR
init => regs[4][4].ACLR
init => regs[4][5].ACLR
init => regs[4][6].ACLR
init => regs[4][7].ACLR
init => regs[4][8].ACLR
init => regs[4][9].ACLR
init => regs[4][10].ACLR
init => regs[4][11].ACLR
init => regs[4][12].ACLR
init => regs[4][13].ACLR
init => regs[4][14].ACLR
init => regs[4][15].ACLR
init => regs[5][0].ACLR
init => regs[5][1].ACLR
init => regs[5][2].ACLR
init => regs[5][3].ACLR
init => regs[5][4].ACLR
init => regs[5][5].ACLR
init => regs[5][6].ACLR
init => regs[5][7].ACLR
init => regs[5][8].ACLR
init => regs[5][9].ACLR
init => regs[5][10].ACLR
init => regs[5][11].ACLR
init => regs[5][12].ACLR
init => regs[5][13].ACLR
init => regs[5][14].ACLR
init => regs[5][15].ACLR
init => regs[6][0].ACLR
init => regs[6][1].ACLR
init => regs[6][2].ACLR
init => regs[6][3].ACLR
init => regs[6][4].ACLR
init => regs[6][5].ACLR
init => regs[6][6].ACLR
init => regs[6][7].ACLR
init => regs[6][8].ACLR
init => regs[6][9].ACLR
init => regs[6][10].ACLR
init => regs[6][11].ACLR
init => regs[6][12].ACLR
init => regs[6][13].ACLR
init => regs[6][14].ACLR
init => regs[6][15].ACLR
init => regs[7][0].ACLR
init => regs[7][1].ACLR
init => regs[7][2].ACLR
init => regs[7][3].ACLR
init => regs[7][4].ACLR
init => regs[7][5].ACLR
init => regs[7][6].ACLR
init => regs[7][7].ACLR
init => regs[7][8].ACLR
init => regs[7][9].ACLR
init => regs[7][10].ACLR
init => regs[7][11].ACLR
init => regs[7][12].ACLR
init => regs[7][13].ACLR
init => regs[7][14].ACLR
init => regs[7][15].ACLR
init => regs[8][0].ACLR
init => regs[8][1].ACLR
init => regs[8][2].ACLR
init => regs[8][3].ACLR
init => regs[8][4].ACLR
init => regs[8][5].ACLR
init => regs[8][6].ACLR
init => regs[8][7].ACLR
init => regs[8][8].ACLR
init => regs[8][9].ACLR
init => regs[8][10].ACLR
init => regs[8][11].ACLR
init => regs[8][12].ACLR
init => regs[8][13].ACLR
init => regs[8][14].ACLR
init => regs[8][15].ACLR
init => regs[9][0].ACLR
init => regs[9][1].ACLR
init => regs[9][2].ACLR
init => regs[9][3].ACLR
init => regs[9][4].ACLR
init => regs[9][5].ACLR
init => regs[9][6].ACLR
init => regs[9][7].ACLR
init => regs[9][8].ACLR
init => regs[9][9].ACLR
init => regs[9][10].ACLR
init => regs[9][11].ACLR
init => regs[9][12].ACLR
init => regs[9][13].ACLR
init => regs[9][14].ACLR
init => regs[9][15].ACLR
init => regs[10][0].ACLR
init => regs[10][1].ACLR
init => regs[10][2].ACLR
init => regs[10][3].ACLR
init => regs[10][4].ACLR
init => regs[10][5].ACLR
init => regs[10][6].ACLR
init => regs[10][7].ACLR
init => regs[10][8].ACLR
init => regs[10][9].ACLR
init => regs[10][10].ACLR
init => regs[10][11].ACLR
init => regs[10][12].ACLR
init => regs[10][13].ACLR
init => regs[10][14].ACLR
init => regs[10][15].ACLR
init => regs[11][0].ACLR
init => regs[11][1].ACLR
init => regs[11][2].ACLR
init => regs[11][3].ACLR
init => regs[11][4].ACLR
init => regs[11][5].ACLR
init => regs[11][6].ACLR
init => regs[11][7].ACLR
init => regs[11][8].ACLR
init => regs[11][9].ACLR
init => regs[11][10].ACLR
init => regs[11][11].ACLR
init => regs[11][12].ACLR
init => regs[11][13].ACLR
init => regs[11][14].ACLR
init => regs[11][15].ACLR
init => regs[12][0].ACLR
init => regs[12][1].ACLR
init => regs[12][2].ACLR
init => regs[12][3].ACLR
init => regs[12][4].ACLR
init => regs[12][5].ACLR
init => regs[12][6].ACLR
init => regs[12][7].ACLR
init => regs[12][8].ACLR
init => regs[12][9].ACLR
init => regs[12][10].ACLR
init => regs[12][11].ACLR
init => regs[12][12].ACLR
init => regs[12][13].ACLR
init => regs[12][14].ACLR
init => regs[12][15].ACLR
init => regs[13][0].ACLR
init => regs[13][1].ACLR
init => regs[13][2].ACLR
init => regs[13][3].ACLR
init => regs[13][4].ACLR
init => regs[13][5].ACLR
init => regs[13][6].ACLR
init => regs[13][7].ACLR
init => regs[13][8].ACLR
init => regs[13][9].ACLR
init => regs[13][10].ACLR
init => regs[13][11].ACLR
init => regs[13][12].ACLR
init => regs[13][13].ACLR
init => regs[13][14].ACLR
init => regs[13][15].ACLR
init => regs[14][0].ACLR
init => regs[14][1].ACLR
init => regs[14][2].ACLR
init => regs[14][3].ACLR
init => regs[14][4].ACLR
init => regs[14][5].ACLR
init => regs[14][6].ACLR
init => regs[14][7].ACLR
init => regs[14][8].ACLR
init => regs[14][9].ACLR
init => regs[14][10].ACLR
init => regs[14][11].ACLR
init => regs[14][12].ACLR
init => regs[14][13].ACLR
init => regs[14][14].ACLR
init => regs[14][15].ACLR
init => regs[15][0].ACLR
init => regs[15][1].ACLR
init => regs[15][2].ACLR
init => regs[15][3].ACLR
init => regs[15][4].ACLR
init => regs[15][5].ACLR
init => regs[15][6].ACLR
init => regs[15][7].ACLR
init => regs[15][8].ACLR
init => regs[15][9].ACLR
init => regs[15][10].ACLR
init => regs[15][11].ACLR
init => regs[15][12].ACLR
init => regs[15][13].ACLR
init => regs[15][14].ACLR
init => regs[15][15].ACLR
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs.OUTPUTSELECT
ld_r => regs[15][15].ENA
ld_r => regs[15][14].ENA
ld_r => regs[15][13].ENA
ld_r => regs[15][12].ENA
ld_r => regs[15][11].ENA
ld_r => regs[15][10].ENA
ld_r => regs[15][9].ENA
ld_r => regs[15][8].ENA
ld_r => regs[15][7].ENA
ld_r => regs[15][6].ENA
ld_r => regs[15][5].ENA
ld_r => regs[15][4].ENA
ld_r => regs[15][3].ENA
ld_r => regs[15][2].ENA
ld_r => regs[15][1].ENA
ld_r => regs[15][0].ENA
ld_r => regs[14][15].ENA
ld_r => regs[14][14].ENA
ld_r => regs[14][13].ENA
ld_r => regs[14][12].ENA
ld_r => regs[14][11].ENA
ld_r => regs[14][10].ENA
ld_r => regs[14][9].ENA
ld_r => regs[14][8].ENA
ld_r => regs[14][7].ENA
ld_r => regs[14][6].ENA
ld_r => regs[14][5].ENA
ld_r => regs[14][4].ENA
ld_r => regs[14][3].ENA
ld_r => regs[14][2].ENA
ld_r => regs[14][1].ENA
ld_r => regs[14][0].ENA
ld_r => regs[13][15].ENA
ld_r => regs[13][14].ENA
ld_r => regs[13][13].ENA
ld_r => regs[13][12].ENA
ld_r => regs[13][11].ENA
ld_r => regs[13][10].ENA
ld_r => regs[13][9].ENA
ld_r => regs[13][8].ENA
ld_r => regs[13][7].ENA
ld_r => regs[13][6].ENA
ld_r => regs[13][5].ENA
ld_r => regs[13][4].ENA
ld_r => regs[13][3].ENA
ld_r => regs[13][2].ENA
ld_r => regs[13][1].ENA
ld_r => regs[13][0].ENA
ld_r => regs[12][15].ENA
ld_r => regs[12][14].ENA
ld_r => regs[12][13].ENA
ld_r => regs[12][12].ENA
ld_r => regs[12][11].ENA
ld_r => regs[12][10].ENA
ld_r => regs[12][9].ENA
ld_r => regs[12][8].ENA
ld_r => regs[12][7].ENA
ld_r => regs[12][6].ENA
ld_r => regs[12][5].ENA
ld_r => regs[12][4].ENA
ld_r => regs[12][3].ENA
ld_r => regs[12][2].ENA
ld_r => regs[12][1].ENA
ld_r => regs[12][0].ENA
ld_r => regs[11][15].ENA
ld_r => regs[11][14].ENA
ld_r => regs[11][13].ENA
ld_r => regs[11][12].ENA
ld_r => regs[11][11].ENA
ld_r => regs[11][10].ENA
ld_r => regs[11][9].ENA
ld_r => regs[11][8].ENA
ld_r => regs[11][7].ENA
ld_r => regs[11][6].ENA
ld_r => regs[11][5].ENA
ld_r => regs[11][4].ENA
ld_r => regs[11][3].ENA
ld_r => regs[11][2].ENA
ld_r => regs[11][1].ENA
ld_r => regs[11][0].ENA
ld_r => regs[10][15].ENA
ld_r => regs[10][14].ENA
ld_r => regs[10][13].ENA
ld_r => regs[10][12].ENA
ld_r => regs[10][11].ENA
ld_r => regs[10][10].ENA
ld_r => regs[10][9].ENA
ld_r => regs[10][8].ENA
ld_r => regs[10][7].ENA
ld_r => regs[10][6].ENA
ld_r => regs[10][5].ENA
ld_r => regs[10][4].ENA
ld_r => regs[10][3].ENA
ld_r => regs[10][2].ENA
ld_r => regs[10][1].ENA
ld_r => regs[10][0].ENA
ld_r => regs[9][15].ENA
ld_r => regs[9][14].ENA
ld_r => regs[9][13].ENA
ld_r => regs[9][12].ENA
ld_r => regs[9][11].ENA
ld_r => regs[9][10].ENA
ld_r => regs[9][9].ENA
ld_r => regs[9][8].ENA
ld_r => regs[9][7].ENA
ld_r => regs[9][6].ENA
ld_r => regs[9][5].ENA
ld_r => regs[9][4].ENA
ld_r => regs[9][3].ENA
ld_r => regs[9][2].ENA
ld_r => regs[9][1].ENA
ld_r => regs[9][0].ENA
ld_r => regs[8][15].ENA
ld_r => regs[8][14].ENA
ld_r => regs[8][13].ENA
ld_r => regs[8][12].ENA
ld_r => regs[8][11].ENA
ld_r => regs[8][10].ENA
ld_r => regs[8][9].ENA
ld_r => regs[8][8].ENA
ld_r => regs[8][7].ENA
ld_r => regs[8][6].ENA
ld_r => regs[8][5].ENA
ld_r => regs[8][4].ENA
ld_r => regs[8][3].ENA
ld_r => regs[8][2].ENA
ld_r => regs[8][1].ENA
ld_r => regs[8][0].ENA
ld_r => regs[7][15].ENA
ld_r => regs[7][14].ENA
ld_r => regs[7][13].ENA
ld_r => regs[7][12].ENA
ld_r => regs[7][11].ENA
ld_r => regs[7][10].ENA
ld_r => regs[7][9].ENA
ld_r => regs[7][8].ENA
ld_r => regs[7][7].ENA
ld_r => regs[7][6].ENA
ld_r => regs[7][5].ENA
ld_r => regs[7][4].ENA
ld_r => regs[7][3].ENA
ld_r => regs[7][2].ENA
ld_r => regs[7][1].ENA
ld_r => regs[7][0].ENA
ld_r => regs[6][15].ENA
ld_r => regs[6][14].ENA
ld_r => regs[6][13].ENA
ld_r => regs[6][12].ENA
ld_r => regs[6][11].ENA
ld_r => regs[6][10].ENA
ld_r => regs[6][9].ENA
ld_r => regs[6][8].ENA
ld_r => regs[6][7].ENA
ld_r => regs[6][6].ENA
ld_r => regs[6][5].ENA
ld_r => regs[6][4].ENA
ld_r => regs[6][3].ENA
ld_r => regs[6][2].ENA
ld_r => regs[6][1].ENA
ld_r => regs[6][0].ENA
ld_r => regs[5][15].ENA
ld_r => regs[5][14].ENA
ld_r => regs[5][13].ENA
ld_r => regs[5][12].ENA
ld_r => regs[5][11].ENA
ld_r => regs[5][10].ENA
ld_r => regs[5][9].ENA
ld_r => regs[5][8].ENA
ld_r => regs[5][7].ENA
ld_r => regs[5][6].ENA
ld_r => regs[5][5].ENA
ld_r => regs[5][4].ENA
ld_r => regs[5][3].ENA
ld_r => regs[5][2].ENA
ld_r => regs[5][1].ENA
ld_r => regs[5][0].ENA
ld_r => regs[4][15].ENA
ld_r => regs[4][14].ENA
ld_r => regs[4][13].ENA
ld_r => regs[4][12].ENA
ld_r => regs[4][11].ENA
ld_r => regs[4][10].ENA
ld_r => regs[4][9].ENA
ld_r => regs[4][8].ENA
ld_r => regs[4][7].ENA
ld_r => regs[4][6].ENA
ld_r => regs[4][5].ENA
ld_r => regs[4][4].ENA
ld_r => regs[4][3].ENA
ld_r => regs[4][2].ENA
ld_r => regs[4][1].ENA
ld_r => regs[4][0].ENA
ld_r => regs[3][15].ENA
ld_r => regs[3][14].ENA
ld_r => regs[3][13].ENA
ld_r => regs[3][12].ENA
ld_r => regs[3][11].ENA
ld_r => regs[3][10].ENA
ld_r => regs[3][9].ENA
ld_r => regs[3][8].ENA
ld_r => regs[3][7].ENA
ld_r => regs[3][6].ENA
ld_r => regs[3][5].ENA
ld_r => regs[3][4].ENA
ld_r => regs[3][3].ENA
ld_r => regs[3][2].ENA
ld_r => regs[3][1].ENA
ld_r => regs[3][0].ENA
ld_r => regs[2][15].ENA
ld_r => regs[2][14].ENA
ld_r => regs[2][13].ENA
ld_r => regs[2][12].ENA
ld_r => regs[2][11].ENA
ld_r => regs[2][10].ENA
ld_r => regs[2][9].ENA
ld_r => regs[2][8].ENA
ld_r => regs[2][7].ENA
ld_r => regs[2][6].ENA
ld_r => regs[2][5].ENA
ld_r => regs[2][4].ENA
ld_r => regs[2][3].ENA
ld_r => regs[2][2].ENA
ld_r => regs[2][1].ENA
ld_r => regs[2][0].ENA
ld_r => regs[1][15].ENA
ld_r => regs[1][14].ENA
ld_r => regs[1][13].ENA
ld_r => regs[1][12].ENA
ld_r => regs[1][11].ENA
ld_r => regs[1][10].ENA
ld_r => regs[1][9].ENA
ld_r => regs[1][8].ENA
ld_r => regs[1][7].ENA
ld_r => regs[1][6].ENA
ld_r => regs[1][5].ENA
ld_r => regs[1][4].ENA
ld_r => regs[1][3].ENA
ld_r => regs[1][2].ENA
ld_r => regs[1][1].ENA
ld_r => regs[1][0].ENA
sel_z[0] => Decoder0.IN3
sel_z[0] => Mux48.IN3
sel_z[0] => Mux49.IN3
sel_z[0] => Mux50.IN3
sel_z[0] => Mux51.IN3
sel_z[0] => Mux52.IN3
sel_z[0] => Mux53.IN3
sel_z[0] => Mux54.IN3
sel_z[0] => Mux55.IN3
sel_z[0] => Mux56.IN3
sel_z[0] => Mux57.IN3
sel_z[0] => Mux58.IN3
sel_z[0] => Mux59.IN3
sel_z[0] => Mux60.IN3
sel_z[0] => Mux61.IN3
sel_z[0] => Mux62.IN3
sel_z[0] => Mux63.IN3
sel_z[1] => Decoder0.IN2
sel_z[1] => Mux48.IN2
sel_z[1] => Mux49.IN2
sel_z[1] => Mux50.IN2
sel_z[1] => Mux51.IN2
sel_z[1] => Mux52.IN2
sel_z[1] => Mux53.IN2
sel_z[1] => Mux54.IN2
sel_z[1] => Mux55.IN2
sel_z[1] => Mux56.IN2
sel_z[1] => Mux57.IN2
sel_z[1] => Mux58.IN2
sel_z[1] => Mux59.IN2
sel_z[1] => Mux60.IN2
sel_z[1] => Mux61.IN2
sel_z[1] => Mux62.IN2
sel_z[1] => Mux63.IN2
sel_z[2] => Decoder0.IN1
sel_z[2] => Mux48.IN1
sel_z[2] => Mux49.IN1
sel_z[2] => Mux50.IN1
sel_z[2] => Mux51.IN1
sel_z[2] => Mux52.IN1
sel_z[2] => Mux53.IN1
sel_z[2] => Mux54.IN1
sel_z[2] => Mux55.IN1
sel_z[2] => Mux56.IN1
sel_z[2] => Mux57.IN1
sel_z[2] => Mux58.IN1
sel_z[2] => Mux59.IN1
sel_z[2] => Mux60.IN1
sel_z[2] => Mux61.IN1
sel_z[2] => Mux62.IN1
sel_z[2] => Mux63.IN1
sel_z[3] => Decoder0.IN0
sel_z[3] => Mux48.IN0
sel_z[3] => Mux49.IN0
sel_z[3] => Mux50.IN0
sel_z[3] => Mux51.IN0
sel_z[3] => Mux52.IN0
sel_z[3] => Mux53.IN0
sel_z[3] => Mux54.IN0
sel_z[3] => Mux55.IN0
sel_z[3] => Mux56.IN0
sel_z[3] => Mux57.IN0
sel_z[3] => Mux58.IN0
sel_z[3] => Mux59.IN0
sel_z[3] => Mux60.IN0
sel_z[3] => Mux61.IN0
sel_z[3] => Mux62.IN0
sel_z[3] => Mux63.IN0
sel_x[0] => Mux32.IN3
sel_x[0] => Mux33.IN3
sel_x[0] => Mux34.IN3
sel_x[0] => Mux35.IN3
sel_x[0] => Mux36.IN3
sel_x[0] => Mux37.IN3
sel_x[0] => Mux38.IN3
sel_x[0] => Mux39.IN3
sel_x[0] => Mux40.IN3
sel_x[0] => Mux41.IN3
sel_x[0] => Mux42.IN3
sel_x[0] => Mux43.IN3
sel_x[0] => Mux44.IN3
sel_x[0] => Mux45.IN3
sel_x[0] => Mux46.IN3
sel_x[0] => Mux47.IN3
sel_x[1] => Mux32.IN2
sel_x[1] => Mux33.IN2
sel_x[1] => Mux34.IN2
sel_x[1] => Mux35.IN2
sel_x[1] => Mux36.IN2
sel_x[1] => Mux37.IN2
sel_x[1] => Mux38.IN2
sel_x[1] => Mux39.IN2
sel_x[1] => Mux40.IN2
sel_x[1] => Mux41.IN2
sel_x[1] => Mux42.IN2
sel_x[1] => Mux43.IN2
sel_x[1] => Mux44.IN2
sel_x[1] => Mux45.IN2
sel_x[1] => Mux46.IN2
sel_x[1] => Mux47.IN2
sel_x[2] => Mux32.IN1
sel_x[2] => Mux33.IN1
sel_x[2] => Mux34.IN1
sel_x[2] => Mux35.IN1
sel_x[2] => Mux36.IN1
sel_x[2] => Mux37.IN1
sel_x[2] => Mux38.IN1
sel_x[2] => Mux39.IN1
sel_x[2] => Mux40.IN1
sel_x[2] => Mux41.IN1
sel_x[2] => Mux42.IN1
sel_x[2] => Mux43.IN1
sel_x[2] => Mux44.IN1
sel_x[2] => Mux45.IN1
sel_x[2] => Mux46.IN1
sel_x[2] => Mux47.IN1
sel_x[3] => Mux32.IN0
sel_x[3] => Mux33.IN0
sel_x[3] => Mux34.IN0
sel_x[3] => Mux35.IN0
sel_x[3] => Mux36.IN0
sel_x[3] => Mux37.IN0
sel_x[3] => Mux38.IN0
sel_x[3] => Mux39.IN0
sel_x[3] => Mux40.IN0
sel_x[3] => Mux41.IN0
sel_x[3] => Mux42.IN0
sel_x[3] => Mux43.IN0
sel_x[3] => Mux44.IN0
sel_x[3] => Mux45.IN0
sel_x[3] => Mux46.IN0
sel_x[3] => Mux47.IN0
rx[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rx[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rx[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rx[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rx[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rx[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rx[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rx[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rx[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rz[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rz[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rz[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rz[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rz[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rz[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rz[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rz[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rz[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rz[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rz[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rz[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rf_input_sel[0] => Mux0.IN5
rf_input_sel[0] => Mux1.IN5
rf_input_sel[0] => Mux2.IN5
rf_input_sel[0] => Mux3.IN5
rf_input_sel[0] => Mux4.IN5
rf_input_sel[0] => Mux5.IN5
rf_input_sel[0] => Mux6.IN5
rf_input_sel[0] => Mux7.IN5
rf_input_sel[0] => Mux8.IN5
rf_input_sel[0] => Mux9.IN5
rf_input_sel[0] => Mux10.IN5
rf_input_sel[0] => Mux11.IN5
rf_input_sel[0] => Mux12.IN5
rf_input_sel[0] => Mux13.IN5
rf_input_sel[0] => Mux14.IN5
rf_input_sel[0] => Mux15.IN3
rf_input_sel[1] => Mux0.IN4
rf_input_sel[1] => Mux1.IN4
rf_input_sel[1] => Mux2.IN4
rf_input_sel[1] => Mux3.IN4
rf_input_sel[1] => Mux4.IN4
rf_input_sel[1] => Mux5.IN4
rf_input_sel[1] => Mux6.IN4
rf_input_sel[1] => Mux7.IN4
rf_input_sel[1] => Mux8.IN4
rf_input_sel[1] => Mux9.IN4
rf_input_sel[1] => Mux10.IN4
rf_input_sel[1] => Mux11.IN4
rf_input_sel[1] => Mux12.IN4
rf_input_sel[1] => Mux13.IN4
rf_input_sel[1] => Mux14.IN4
rf_input_sel[1] => Mux15.IN2
rf_input_sel[2] => Mux0.IN3
rf_input_sel[2] => Mux1.IN3
rf_input_sel[2] => Mux2.IN3
rf_input_sel[2] => Mux3.IN3
rf_input_sel[2] => Mux4.IN3
rf_input_sel[2] => Mux5.IN3
rf_input_sel[2] => Mux6.IN3
rf_input_sel[2] => Mux7.IN3
rf_input_sel[2] => Mux8.IN3
rf_input_sel[2] => Mux9.IN3
rf_input_sel[2] => Mux10.IN3
rf_input_sel[2] => Mux11.IN3
rf_input_sel[2] => Mux12.IN3
rf_input_sel[2] => Mux13.IN3
rf_input_sel[2] => Mux14.IN3
rf_input_sel[2] => Mux15.IN1
ir_operand[0] => Mux15.IN4
ir_operand[1] => Mux14.IN6
ir_operand[2] => Mux13.IN6
ir_operand[3] => Mux12.IN6
ir_operand[4] => Mux11.IN6
ir_operand[5] => Mux10.IN6
ir_operand[6] => Mux9.IN6
ir_operand[7] => Mux8.IN6
ir_operand[8] => Mux7.IN6
ir_operand[9] => Mux6.IN6
ir_operand[10] => Mux5.IN6
ir_operand[11] => Mux4.IN6
ir_operand[12] => Mux3.IN6
ir_operand[13] => Mux2.IN6
ir_operand[14] => Mux1.IN6
ir_operand[15] => Mux0.IN6
dm_out[0] => Mux15.IN5
dm_out[1] => Mux14.IN7
dm_out[2] => Mux13.IN7
dm_out[3] => Mux12.IN7
dm_out[4] => Mux11.IN7
dm_out[5] => Mux10.IN7
dm_out[6] => Mux9.IN7
dm_out[7] => Mux8.IN7
dm_out[8] => Mux7.IN7
dm_out[9] => Mux6.IN7
dm_out[10] => Mux5.IN7
dm_out[11] => Mux4.IN7
dm_out[12] => Mux3.IN7
dm_out[13] => Mux2.IN7
dm_out[14] => Mux1.IN7
dm_out[15] => Mux0.IN7
aluout[0] => Mux15.IN6
aluout[1] => Mux14.IN8
aluout[2] => Mux13.IN8
aluout[3] => Mux12.IN8
aluout[4] => Mux11.IN8
aluout[5] => Mux10.IN8
aluout[6] => Mux9.IN8
aluout[7] => Mux8.IN8
aluout[8] => Mux7.IN8
aluout[9] => Mux6.IN8
aluout[10] => Mux5.IN8
aluout[11] => Mux4.IN8
aluout[12] => Mux3.IN8
aluout[13] => Mux2.IN8
aluout[14] => Mux1.IN8
aluout[15] => Mux0.IN8
rz_max[0] => Mux15.IN7
rz_max[1] => Mux14.IN9
rz_max[2] => Mux13.IN9
rz_max[3] => Mux12.IN9
rz_max[4] => Mux11.IN9
rz_max[5] => Mux10.IN9
rz_max[6] => Mux9.IN9
rz_max[7] => Mux8.IN9
rz_max[8] => Mux7.IN9
rz_max[9] => Mux6.IN9
rz_max[10] => Mux5.IN9
rz_max[11] => Mux4.IN9
rz_max[12] => Mux3.IN9
rz_max[13] => Mux2.IN9
rz_max[14] => Mux1.IN9
rz_max[15] => Mux0.IN9
sip_hold[0] => Mux15.IN8
sip_hold[1] => Mux14.IN10
sip_hold[2] => Mux13.IN10
sip_hold[3] => Mux12.IN10
sip_hold[4] => Mux11.IN10
sip_hold[5] => Mux10.IN10
sip_hold[6] => Mux9.IN10
sip_hold[7] => Mux8.IN10
sip_hold[8] => Mux7.IN10
sip_hold[9] => Mux6.IN10
sip_hold[10] => Mux5.IN10
sip_hold[11] => Mux4.IN10
sip_hold[12] => Mux3.IN10
sip_hold[13] => Mux2.IN10
sip_hold[14] => Mux1.IN10
sip_hold[15] => Mux0.IN10
er_temp => Mux15.IN9
r7[0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
dprr_res => regs.DATAB
dprr_res_reg => Mux15.IN10
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
dprr_wren => regs.OUTPUTSELECT
debug_all_regs[0][0] <= regs[0][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][1] <= regs[0][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][2] <= regs[0][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][3] <= regs[0][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][4] <= regs[0][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][5] <= regs[0][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][6] <= regs[0][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][7] <= regs[0][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][8] <= regs[0][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][9] <= regs[0][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][10] <= regs[0][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][11] <= regs[0][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][12] <= regs[0][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][13] <= regs[0][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][14] <= regs[0][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[0][15] <= regs[0][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][0] <= regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][1] <= regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][2] <= regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][3] <= regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][4] <= regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][5] <= regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][6] <= regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][7] <= regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][8] <= regs[1][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][9] <= regs[1][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][10] <= regs[1][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][11] <= regs[1][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][12] <= regs[1][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][13] <= regs[1][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][14] <= regs[1][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[1][15] <= regs[1][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][0] <= regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][1] <= regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][2] <= regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][3] <= regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][4] <= regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][5] <= regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][6] <= regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][7] <= regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][8] <= regs[2][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][9] <= regs[2][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][10] <= regs[2][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][11] <= regs[2][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][12] <= regs[2][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][13] <= regs[2][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][14] <= regs[2][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[2][15] <= regs[2][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][0] <= regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][1] <= regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][2] <= regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][3] <= regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][4] <= regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][5] <= regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][6] <= regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][7] <= regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][8] <= regs[3][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][9] <= regs[3][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][10] <= regs[3][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][11] <= regs[3][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][12] <= regs[3][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][13] <= regs[3][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][14] <= regs[3][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[3][15] <= regs[3][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][0] <= regs[4][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][1] <= regs[4][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][2] <= regs[4][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][3] <= regs[4][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][4] <= regs[4][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][5] <= regs[4][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][6] <= regs[4][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][7] <= regs[4][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][8] <= regs[4][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][9] <= regs[4][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][10] <= regs[4][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][11] <= regs[4][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][12] <= regs[4][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][13] <= regs[4][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][14] <= regs[4][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[4][15] <= regs[4][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][0] <= regs[5][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][1] <= regs[5][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][2] <= regs[5][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][3] <= regs[5][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][4] <= regs[5][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][5] <= regs[5][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][6] <= regs[5][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][7] <= regs[5][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][8] <= regs[5][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][9] <= regs[5][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][10] <= regs[5][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][11] <= regs[5][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][12] <= regs[5][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][13] <= regs[5][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][14] <= regs[5][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[5][15] <= regs[5][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][0] <= regs[6][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][1] <= regs[6][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][2] <= regs[6][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][3] <= regs[6][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][4] <= regs[6][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][5] <= regs[6][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][6] <= regs[6][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][7] <= regs[6][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][8] <= regs[6][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][9] <= regs[6][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][10] <= regs[6][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][11] <= regs[6][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][12] <= regs[6][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][13] <= regs[6][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][14] <= regs[6][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[6][15] <= regs[6][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][0] <= regs[7][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][1] <= regs[7][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][2] <= regs[7][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][3] <= regs[7][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][4] <= regs[7][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][5] <= regs[7][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][6] <= regs[7][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][7] <= regs[7][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][8] <= regs[7][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][9] <= regs[7][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][10] <= regs[7][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][11] <= regs[7][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][12] <= regs[7][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][13] <= regs[7][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][14] <= regs[7][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[7][15] <= regs[7][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][0] <= regs[8][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][1] <= regs[8][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][2] <= regs[8][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][3] <= regs[8][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][4] <= regs[8][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][5] <= regs[8][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][6] <= regs[8][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][7] <= regs[8][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][8] <= regs[8][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][9] <= regs[8][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][10] <= regs[8][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][11] <= regs[8][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][12] <= regs[8][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][13] <= regs[8][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][14] <= regs[8][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[8][15] <= regs[8][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][0] <= regs[9][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][1] <= regs[9][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][2] <= regs[9][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][3] <= regs[9][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][4] <= regs[9][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][5] <= regs[9][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][6] <= regs[9][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][7] <= regs[9][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][8] <= regs[9][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][9] <= regs[9][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][10] <= regs[9][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][11] <= regs[9][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][12] <= regs[9][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][13] <= regs[9][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][14] <= regs[9][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[9][15] <= regs[9][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][0] <= regs[10][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][1] <= regs[10][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][2] <= regs[10][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][3] <= regs[10][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][4] <= regs[10][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][5] <= regs[10][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][6] <= regs[10][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][7] <= regs[10][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][8] <= regs[10][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][9] <= regs[10][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][10] <= regs[10][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][11] <= regs[10][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][12] <= regs[10][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][13] <= regs[10][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][14] <= regs[10][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[10][15] <= regs[10][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][0] <= regs[11][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][1] <= regs[11][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][2] <= regs[11][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][3] <= regs[11][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][4] <= regs[11][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][5] <= regs[11][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][6] <= regs[11][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][7] <= regs[11][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][8] <= regs[11][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][9] <= regs[11][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][10] <= regs[11][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][11] <= regs[11][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][12] <= regs[11][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][13] <= regs[11][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][14] <= regs[11][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[11][15] <= regs[11][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][0] <= regs[12][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][1] <= regs[12][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][2] <= regs[12][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][3] <= regs[12][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][4] <= regs[12][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][5] <= regs[12][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][6] <= regs[12][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][7] <= regs[12][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][8] <= regs[12][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][9] <= regs[12][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][10] <= regs[12][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][11] <= regs[12][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][12] <= regs[12][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][13] <= regs[12][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][14] <= regs[12][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[12][15] <= regs[12][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][0] <= regs[13][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][1] <= regs[13][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][2] <= regs[13][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][3] <= regs[13][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][4] <= regs[13][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][5] <= regs[13][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][6] <= regs[13][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][7] <= regs[13][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][8] <= regs[13][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][9] <= regs[13][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][10] <= regs[13][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][11] <= regs[13][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][12] <= regs[13][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][13] <= regs[13][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][14] <= regs[13][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[13][15] <= regs[13][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][0] <= regs[14][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][1] <= regs[14][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][2] <= regs[14][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][3] <= regs[14][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][4] <= regs[14][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][5] <= regs[14][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][6] <= regs[14][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][7] <= regs[14][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][8] <= regs[14][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][9] <= regs[14][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][10] <= regs[14][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][11] <= regs[14][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][12] <= regs[14][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][13] <= regs[14][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][14] <= regs[14][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[14][15] <= regs[14][15].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][0] <= regs[15][0].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][1] <= regs[15][1].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][2] <= regs[15][2].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][3] <= regs[15][3].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][4] <= regs[15][4].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][5] <= regs[15][5].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][6] <= regs[15][6].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][7] <= regs[15][7].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][8] <= regs[15][8].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][9] <= regs[15][9].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][10] <= regs[15][10].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][11] <= regs[15][11].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][12] <= regs[15][12].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][13] <= regs[15][13].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][14] <= regs[15][14].DB_MAX_OUTPUT_PORT_TYPE
debug_all_regs[15][15] <= regs[15][15].DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_listen[0] => Mux16.IN3
debug_rf_reg_listen[0] => Mux17.IN3
debug_rf_reg_listen[0] => Mux18.IN3
debug_rf_reg_listen[0] => Mux19.IN3
debug_rf_reg_listen[0] => Mux20.IN3
debug_rf_reg_listen[0] => Mux21.IN3
debug_rf_reg_listen[0] => Mux22.IN3
debug_rf_reg_listen[0] => Mux23.IN3
debug_rf_reg_listen[0] => Mux24.IN3
debug_rf_reg_listen[0] => Mux25.IN3
debug_rf_reg_listen[0] => Mux26.IN3
debug_rf_reg_listen[0] => Mux27.IN3
debug_rf_reg_listen[0] => Mux28.IN3
debug_rf_reg_listen[0] => Mux29.IN3
debug_rf_reg_listen[0] => Mux30.IN3
debug_rf_reg_listen[0] => Mux31.IN3
debug_rf_reg_listen[1] => Mux16.IN2
debug_rf_reg_listen[1] => Mux17.IN2
debug_rf_reg_listen[1] => Mux18.IN2
debug_rf_reg_listen[1] => Mux19.IN2
debug_rf_reg_listen[1] => Mux20.IN2
debug_rf_reg_listen[1] => Mux21.IN2
debug_rf_reg_listen[1] => Mux22.IN2
debug_rf_reg_listen[1] => Mux23.IN2
debug_rf_reg_listen[1] => Mux24.IN2
debug_rf_reg_listen[1] => Mux25.IN2
debug_rf_reg_listen[1] => Mux26.IN2
debug_rf_reg_listen[1] => Mux27.IN2
debug_rf_reg_listen[1] => Mux28.IN2
debug_rf_reg_listen[1] => Mux29.IN2
debug_rf_reg_listen[1] => Mux30.IN2
debug_rf_reg_listen[1] => Mux31.IN2
debug_rf_reg_listen[2] => Mux16.IN1
debug_rf_reg_listen[2] => Mux17.IN1
debug_rf_reg_listen[2] => Mux18.IN1
debug_rf_reg_listen[2] => Mux19.IN1
debug_rf_reg_listen[2] => Mux20.IN1
debug_rf_reg_listen[2] => Mux21.IN1
debug_rf_reg_listen[2] => Mux22.IN1
debug_rf_reg_listen[2] => Mux23.IN1
debug_rf_reg_listen[2] => Mux24.IN1
debug_rf_reg_listen[2] => Mux25.IN1
debug_rf_reg_listen[2] => Mux26.IN1
debug_rf_reg_listen[2] => Mux27.IN1
debug_rf_reg_listen[2] => Mux28.IN1
debug_rf_reg_listen[2] => Mux29.IN1
debug_rf_reg_listen[2] => Mux30.IN1
debug_rf_reg_listen[2] => Mux31.IN1
debug_rf_reg_listen[3] => Mux16.IN0
debug_rf_reg_listen[3] => Mux17.IN0
debug_rf_reg_listen[3] => Mux18.IN0
debug_rf_reg_listen[3] => Mux19.IN0
debug_rf_reg_listen[3] => Mux20.IN0
debug_rf_reg_listen[3] => Mux21.IN0
debug_rf_reg_listen[3] => Mux22.IN0
debug_rf_reg_listen[3] => Mux23.IN0
debug_rf_reg_listen[3] => Mux24.IN0
debug_rf_reg_listen[3] => Mux25.IN0
debug_rf_reg_listen[3] => Mux26.IN0
debug_rf_reg_listen[3] => Mux27.IN0
debug_rf_reg_listen[3] => Mux28.IN0
debug_rf_reg_listen[3] => Mux29.IN0
debug_rf_reg_listen[3] => Mux30.IN0
debug_rf_reg_listen[3] => Mux31.IN0
debug_rf_reg_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
debug_rf_reg_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|datapath:impl_datapath|prog_counter:impl_pc
clk => prev_write_flag.CLK
clk => pc_out_signal[0].CLK
clk => pc_out_signal[1].CLK
clk => pc_out_signal[2].CLK
clk => pc_out_signal[3].CLK
clk => pc_out_signal[4].CLK
clk => pc_out_signal[5].CLK
clk => pc_out_signal[6].CLK
clk => pc_out_signal[7].CLK
clk => pc_out_signal[8].CLK
clk => pc_out_signal[9].CLK
clk => pc_out_signal[10].CLK
clk => pc_out_signal[11].CLK
clk => pc_out_signal[12].CLK
clk => pc_out_signal[13].CLK
clk => pc_out_signal[14].CLK
reset => pc_out_signal[0].ACLR
reset => pc_out_signal[1].ACLR
reset => pc_out_signal[2].ACLR
reset => pc_out_signal[3].ACLR
reset => pc_out_signal[4].ACLR
reset => pc_out_signal[5].ACLR
reset => pc_out_signal[6].ACLR
reset => pc_out_signal[7].ACLR
reset => pc_out_signal[8].ACLR
reset => pc_out_signal[9].ACLR
reset => pc_out_signal[10].ACLR
reset => pc_out_signal[11].ACLR
reset => pc_out_signal[12].ACLR
reset => pc_out_signal[13].ACLR
reset => pc_out_signal[14].ACLR
reset => prev_write_flag.ENA
pc_write_flag => process_0.IN1
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => pc_out_signal.OUTPUTSELECT
pc_write_flag => prev_write_flag.DATAB
pc_mode[0] => Mux0.IN3
pc_mode[0] => Mux1.IN3
pc_mode[0] => Mux2.IN3
pc_mode[0] => Mux3.IN3
pc_mode[0] => Mux4.IN3
pc_mode[0] => Mux5.IN3
pc_mode[0] => Mux6.IN3
pc_mode[0] => Mux7.IN3
pc_mode[0] => Mux8.IN3
pc_mode[0] => Mux9.IN3
pc_mode[0] => Mux10.IN3
pc_mode[0] => Mux11.IN3
pc_mode[0] => Mux12.IN3
pc_mode[0] => Mux13.IN3
pc_mode[0] => Mux14.IN2
pc_mode[1] => Mux0.IN2
pc_mode[1] => Mux1.IN2
pc_mode[1] => Mux2.IN2
pc_mode[1] => Mux3.IN2
pc_mode[1] => Mux4.IN2
pc_mode[1] => Mux5.IN2
pc_mode[1] => Mux6.IN2
pc_mode[1] => Mux7.IN2
pc_mode[1] => Mux8.IN2
pc_mode[1] => Mux9.IN2
pc_mode[1] => Mux10.IN2
pc_mode[1] => Mux11.IN2
pc_mode[1] => Mux12.IN2
pc_mode[1] => Mux13.IN2
pc_mode[1] => Mux14.IN1
pc_in[0] => Mux14.IN3
pc_in[0] => Mux14.IN4
pc_in[1] => Mux13.IN4
pc_in[1] => Mux13.IN5
pc_in[2] => Mux12.IN4
pc_in[2] => Mux12.IN5
pc_in[3] => Mux11.IN4
pc_in[3] => Mux11.IN5
pc_in[4] => Mux10.IN4
pc_in[4] => Mux10.IN5
pc_in[5] => Mux9.IN4
pc_in[5] => Mux9.IN5
pc_in[6] => Mux8.IN4
pc_in[6] => Mux8.IN5
pc_in[7] => Mux7.IN4
pc_in[7] => Mux7.IN5
pc_in[8] => Mux6.IN4
pc_in[8] => Mux6.IN5
pc_in[9] => Mux5.IN4
pc_in[9] => Mux5.IN5
pc_in[10] => Mux4.IN4
pc_in[10] => Mux4.IN5
pc_in[11] => Mux3.IN4
pc_in[11] => Mux3.IN5
pc_in[12] => Mux2.IN4
pc_in[12] => Mux2.IN5
pc_in[13] => Mux1.IN4
pc_in[13] => Mux1.IN5
pc_in[14] => Mux0.IN4
pc_in[14] => Mux0.IN5
pc_out[0] <= pc_out_signal[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out_signal[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out_signal[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out_signal[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out_signal[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out_signal[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out_signal[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out_signal[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out_signal[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out_signal[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out_signal[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out_signal[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out_signal[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out_signal[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out_signal[14].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|datapath:impl_datapath|inst_reg:impl_ir
clk => operand_signal[0].CLK
clk => operand_signal[1].CLK
clk => operand_signal[2].CLK
clk => operand_signal[3].CLK
clk => operand_signal[4].CLK
clk => operand_signal[5].CLK
clk => operand_signal[6].CLK
clk => operand_signal[7].CLK
clk => operand_signal[8].CLK
clk => operand_signal[9].CLK
clk => operand_signal[10].CLK
clk => operand_signal[11].CLK
clk => operand_signal[12].CLK
clk => operand_signal[13].CLK
clk => operand_signal[14].CLK
clk => operand_signal[15].CLK
clk => rx_signal[0].CLK
clk => rx_signal[1].CLK
clk => rx_signal[2].CLK
clk => rx_signal[3].CLK
clk => rz_signal[0].CLK
clk => rz_signal[1].CLK
clk => rz_signal[2].CLK
clk => rz_signal[3].CLK
clk => opcode_signal[0].CLK
clk => opcode_signal[1].CLK
clk => opcode_signal[2].CLK
clk => opcode_signal[3].CLK
clk => opcode_signal[4].CLK
clk => opcode_signal[5].CLK
clk => opcode_signal[6].CLK
clk => opcode_signal[7].CLK
reset => operand_signal[0].ACLR
reset => operand_signal[1].ACLR
reset => operand_signal[2].ACLR
reset => operand_signal[3].ACLR
reset => operand_signal[4].ACLR
reset => operand_signal[5].ACLR
reset => operand_signal[6].ACLR
reset => operand_signal[7].ACLR
reset => operand_signal[8].ACLR
reset => operand_signal[9].ACLR
reset => operand_signal[10].ACLR
reset => operand_signal[11].ACLR
reset => operand_signal[12].ACLR
reset => operand_signal[13].ACLR
reset => operand_signal[14].ACLR
reset => operand_signal[15].ACLR
reset => rx_signal[0].ACLR
reset => rx_signal[1].ACLR
reset => rx_signal[2].ACLR
reset => rx_signal[3].ACLR
reset => rz_signal[0].ACLR
reset => rz_signal[1].ACLR
reset => rz_signal[2].ACLR
reset => rz_signal[3].ACLR
reset => opcode_signal[0].ACLR
reset => opcode_signal[1].ACLR
reset => opcode_signal[2].ACLR
reset => opcode_signal[3].ACLR
reset => opcode_signal[4].ACLR
reset => opcode_signal[5].ACLR
reset => opcode_signal[6].ACLR
reset => opcode_signal[7].ACLR
instruction[0] => operand_signal[0].DATAIN
instruction[1] => operand_signal[1].DATAIN
instruction[2] => operand_signal[2].DATAIN
instruction[3] => operand_signal[3].DATAIN
instruction[4] => operand_signal[4].DATAIN
instruction[5] => operand_signal[5].DATAIN
instruction[6] => operand_signal[6].DATAIN
instruction[7] => operand_signal[7].DATAIN
instruction[8] => operand_signal[8].DATAIN
instruction[9] => operand_signal[9].DATAIN
instruction[10] => operand_signal[10].DATAIN
instruction[11] => operand_signal[11].DATAIN
instruction[12] => operand_signal[12].DATAIN
instruction[13] => operand_signal[13].DATAIN
instruction[14] => operand_signal[14].DATAIN
instruction[15] => operand_signal[15].DATAIN
instruction[16] => rx_signal[0].DATAIN
instruction[17] => rx_signal[1].DATAIN
instruction[18] => rx_signal[2].DATAIN
instruction[19] => rx_signal[3].DATAIN
instruction[20] => rz_signal[0].DATAIN
instruction[21] => rz_signal[1].DATAIN
instruction[22] => rz_signal[2].DATAIN
instruction[23] => rz_signal[3].DATAIN
instruction[24] => opcode_signal[0].DATAIN
instruction[25] => opcode_signal[1].DATAIN
instruction[26] => opcode_signal[2].DATAIN
instruction[27] => opcode_signal[3].DATAIN
instruction[28] => opcode_signal[4].DATAIN
instruction[29] => opcode_signal[5].DATAIN
instruction[30] => opcode_signal[6].DATAIN
instruction[31] => opcode_signal[7].DATAIN
opcode[0] <= opcode_signal[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode_signal[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode_signal[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode_signal[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode_signal[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode_signal[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= opcode_signal[6].DB_MAX_OUTPUT_PORT_TYPE
opcode[7] <= opcode_signal[7].DB_MAX_OUTPUT_PORT_TYPE
rz[0] <= rz_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rz[1] <= rz_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rz[2] <= rz_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rz[3] <= rz_signal[3].DB_MAX_OUTPUT_PORT_TYPE
rx[0] <= rx_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= rx_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= rx_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= rx_signal[3].DB_MAX_OUTPUT_PORT_TYPE
operand[0] <= operand_signal[0].DB_MAX_OUTPUT_PORT_TYPE
operand[1] <= operand_signal[1].DB_MAX_OUTPUT_PORT_TYPE
operand[2] <= operand_signal[2].DB_MAX_OUTPUT_PORT_TYPE
operand[3] <= operand_signal[3].DB_MAX_OUTPUT_PORT_TYPE
operand[4] <= operand_signal[4].DB_MAX_OUTPUT_PORT_TYPE
operand[5] <= operand_signal[5].DB_MAX_OUTPUT_PORT_TYPE
operand[6] <= operand_signal[6].DB_MAX_OUTPUT_PORT_TYPE
operand[7] <= operand_signal[7].DB_MAX_OUTPUT_PORT_TYPE
operand[8] <= operand_signal[8].DB_MAX_OUTPUT_PORT_TYPE
operand[9] <= operand_signal[9].DB_MAX_OUTPUT_PORT_TYPE
operand[10] <= operand_signal[10].DB_MAX_OUTPUT_PORT_TYPE
operand[11] <= operand_signal[11].DB_MAX_OUTPUT_PORT_TYPE
operand[12] <= operand_signal[12].DB_MAX_OUTPUT_PORT_TYPE
operand[13] <= operand_signal[13].DB_MAX_OUTPUT_PORT_TYPE
operand[14] <= operand_signal[14].DB_MAX_OUTPUT_PORT_TYPE
operand[15] <= operand_signal[15].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|datapath:impl_datapath|prog_mem:impl_pm
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TopLevel|recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qdi1:auto_generated.address_a[0]
address_a[1] => altsyncram_qdi1:auto_generated.address_a[1]
address_a[2] => altsyncram_qdi1:auto_generated.address_a[2]
address_a[3] => altsyncram_qdi1:auto_generated.address_a[3]
address_a[4] => altsyncram_qdi1:auto_generated.address_a[4]
address_a[5] => altsyncram_qdi1:auto_generated.address_a[5]
address_a[6] => altsyncram_qdi1:auto_generated.address_a[6]
address_a[7] => altsyncram_qdi1:auto_generated.address_a[7]
address_a[8] => altsyncram_qdi1:auto_generated.address_a[8]
address_a[9] => altsyncram_qdi1:auto_generated.address_a[9]
address_a[10] => altsyncram_qdi1:auto_generated.address_a[10]
address_a[11] => altsyncram_qdi1:auto_generated.address_a[11]
address_a[12] => altsyncram_qdi1:auto_generated.address_a[12]
address_a[13] => altsyncram_qdi1:auto_generated.address_a[13]
address_a[14] => altsyncram_qdi1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qdi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qdi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qdi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qdi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qdi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qdi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qdi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qdi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qdi1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qdi1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qdi1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qdi1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qdi1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qdi1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qdi1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qdi1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qdi1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopLevel|recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_61a:rden_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_61a:rden_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_chb:mux2.result[0]
q_a[1] <= mux_chb:mux2.result[1]
q_a[2] <= mux_chb:mux2.result[2]
q_a[3] <= mux_chb:mux2.result[3]
q_a[4] <= mux_chb:mux2.result[4]
q_a[5] <= mux_chb:mux2.result[5]
q_a[6] <= mux_chb:mux2.result[6]
q_a[7] <= mux_chb:mux2.result[7]
q_a[8] <= mux_chb:mux2.result[8]
q_a[9] <= mux_chb:mux2.result[9]
q_a[10] <= mux_chb:mux2.result[10]
q_a[11] <= mux_chb:mux2.result[11]
q_a[12] <= mux_chb:mux2.result[12]
q_a[13] <= mux_chb:mux2.result[13]
q_a[14] <= mux_chb:mux2.result[14]
q_a[15] <= mux_chb:mux2.result[15]


|TopLevel|recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|decode_61a:rden_decode
data[0] => w_anode534w[1].IN0
data[0] => w_anode552w[1].IN1
data[0] => w_anode563w[1].IN0
data[0] => w_anode574w[1].IN1
data[0] => w_anode585w[1].IN0
data[0] => w_anode596w[1].IN1
data[0] => w_anode607w[1].IN0
data[0] => w_anode618w[1].IN1
data[1] => w_anode534w[2].IN0
data[1] => w_anode552w[2].IN0
data[1] => w_anode563w[2].IN1
data[1] => w_anode574w[2].IN1
data[1] => w_anode585w[2].IN0
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN1
data[1] => w_anode618w[2].IN1
data[2] => w_anode534w[3].IN0
data[2] => w_anode552w[3].IN0
data[2] => w_anode563w[3].IN0
data[2] => w_anode574w[3].IN0
data[2] => w_anode585w[3].IN1
data[2] => w_anode596w[3].IN1
data[2] => w_anode607w[3].IN1
data[2] => w_anode618w[3].IN1
eq[0] <= w_anode534w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode574w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode618w[3].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|mux_chb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w0_n2_mux_dataout.IN1
data[65] => l1_w1_n2_mux_dataout.IN1
data[66] => l1_w2_n2_mux_dataout.IN1
data[67] => l1_w3_n2_mux_dataout.IN1
data[68] => l1_w4_n2_mux_dataout.IN1
data[69] => l1_w5_n2_mux_dataout.IN1
data[70] => l1_w6_n2_mux_dataout.IN1
data[71] => l1_w7_n2_mux_dataout.IN1
data[72] => l1_w8_n2_mux_dataout.IN1
data[73] => l1_w9_n2_mux_dataout.IN1
data[74] => l1_w10_n2_mux_dataout.IN1
data[75] => l1_w11_n2_mux_dataout.IN1
data[76] => l1_w12_n2_mux_dataout.IN1
data[77] => l1_w13_n2_mux_dataout.IN1
data[78] => l1_w14_n2_mux_dataout.IN1
data[79] => l1_w15_n2_mux_dataout.IN1
data[80] => l1_w0_n2_mux_dataout.IN1
data[81] => l1_w1_n2_mux_dataout.IN1
data[82] => l1_w2_n2_mux_dataout.IN1
data[83] => l1_w3_n2_mux_dataout.IN1
data[84] => l1_w4_n2_mux_dataout.IN1
data[85] => l1_w5_n2_mux_dataout.IN1
data[86] => l1_w6_n2_mux_dataout.IN1
data[87] => l1_w7_n2_mux_dataout.IN1
data[88] => l1_w8_n2_mux_dataout.IN1
data[89] => l1_w9_n2_mux_dataout.IN1
data[90] => l1_w10_n2_mux_dataout.IN1
data[91] => l1_w11_n2_mux_dataout.IN1
data[92] => l1_w12_n2_mux_dataout.IN1
data[93] => l1_w13_n2_mux_dataout.IN1
data[94] => l1_w14_n2_mux_dataout.IN1
data[95] => l1_w15_n2_mux_dataout.IN1
data[96] => l1_w0_n3_mux_dataout.IN1
data[97] => l1_w1_n3_mux_dataout.IN1
data[98] => l1_w2_n3_mux_dataout.IN1
data[99] => l1_w3_n3_mux_dataout.IN1
data[100] => l1_w4_n3_mux_dataout.IN1
data[101] => l1_w5_n3_mux_dataout.IN1
data[102] => l1_w6_n3_mux_dataout.IN1
data[103] => l1_w7_n3_mux_dataout.IN1
data[104] => l1_w8_n3_mux_dataout.IN1
data[105] => l1_w9_n3_mux_dataout.IN1
data[106] => l1_w10_n3_mux_dataout.IN1
data[107] => l1_w11_n3_mux_dataout.IN1
data[108] => l1_w12_n3_mux_dataout.IN1
data[109] => l1_w13_n3_mux_dataout.IN1
data[110] => l1_w14_n3_mux_dataout.IN1
data[111] => l1_w15_n3_mux_dataout.IN1
data[112] => l1_w0_n3_mux_dataout.IN1
data[113] => l1_w1_n3_mux_dataout.IN1
data[114] => l1_w2_n3_mux_dataout.IN1
data[115] => l1_w3_n3_mux_dataout.IN1
data[116] => l1_w4_n3_mux_dataout.IN1
data[117] => l1_w5_n3_mux_dataout.IN1
data[118] => l1_w6_n3_mux_dataout.IN1
data[119] => l1_w7_n3_mux_dataout.IN1
data[120] => l1_w8_n3_mux_dataout.IN1
data[121] => l1_w9_n3_mux_dataout.IN1
data[122] => l1_w10_n3_mux_dataout.IN1
data[123] => l1_w11_n3_mux_dataout.IN1
data[124] => l1_w12_n3_mux_dataout.IN1
data[125] => l1_w13_n3_mux_dataout.IN1
data[126] => l1_w14_n3_mux_dataout.IN1
data[127] => l1_w15_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|TopLevel|recop:recop|datapath:impl_datapath|data_mem:impl_dm
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TopLevel|recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component
wren_a => altsyncram_q6j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6j1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6j1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6j1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6j1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6j1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6j1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6j1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6j1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6j1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6j1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6j1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6j1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6j1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6j1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6j1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6j1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6j1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6j1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6j1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6j1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6j1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6j1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6j1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6j1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6j1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6j1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6j1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6j1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6j1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopLevel|recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|TopLevel|recop:recop|datapath:impl_datapath|registers:impl_reg
clk => dprr[1]~reg0.CLK
clk => dprr[0]~reg0.CLK
clk => sop[0]~reg0.CLK
clk => sop[1]~reg0.CLK
clk => sop[2]~reg0.CLK
clk => sop[3]~reg0.CLK
clk => sop[4]~reg0.CLK
clk => sop[5]~reg0.CLK
clk => sop[6]~reg0.CLK
clk => sop[7]~reg0.CLK
clk => sop[8]~reg0.CLK
clk => sop[9]~reg0.CLK
clk => sop[10]~reg0.CLK
clk => sop[11]~reg0.CLK
clk => sop[12]~reg0.CLK
clk => sop[13]~reg0.CLK
clk => sop[14]~reg0.CLK
clk => sop[15]~reg0.CLK
clk => sip_r[0]~reg0.CLK
clk => sip_r[1]~reg0.CLK
clk => sip_r[2]~reg0.CLK
clk => sip_r[3]~reg0.CLK
clk => sip_r[4]~reg0.CLK
clk => sip_r[5]~reg0.CLK
clk => sip_r[6]~reg0.CLK
clk => sip_r[7]~reg0.CLK
clk => sip_r[8]~reg0.CLK
clk => sip_r[9]~reg0.CLK
clk => sip_r[10]~reg0.CLK
clk => sip_r[11]~reg0.CLK
clk => sip_r[12]~reg0.CLK
clk => sip_r[13]~reg0.CLK
clk => sip_r[14]~reg0.CLK
clk => sip_r[15]~reg0.CLK
clk => svop[0]~reg0.CLK
clk => svop[1]~reg0.CLK
clk => svop[2]~reg0.CLK
clk => svop[3]~reg0.CLK
clk => svop[4]~reg0.CLK
clk => svop[5]~reg0.CLK
clk => svop[6]~reg0.CLK
clk => svop[7]~reg0.CLK
clk => svop[8]~reg0.CLK
clk => svop[9]~reg0.CLK
clk => svop[10]~reg0.CLK
clk => svop[11]~reg0.CLK
clk => svop[12]~reg0.CLK
clk => svop[13]~reg0.CLK
clk => svop[14]~reg0.CLK
clk => svop[15]~reg0.CLK
clk => eot~reg0.CLK
clk => er~reg0.CLK
clk => dpcr[0]~reg0.CLK
clk => dpcr[1]~reg0.CLK
clk => dpcr[2]~reg0.CLK
clk => dpcr[3]~reg0.CLK
clk => dpcr[4]~reg0.CLK
clk => dpcr[5]~reg0.CLK
clk => dpcr[6]~reg0.CLK
clk => dpcr[7]~reg0.CLK
clk => dpcr[8]~reg0.CLK
clk => dpcr[9]~reg0.CLK
clk => dpcr[10]~reg0.CLK
clk => dpcr[11]~reg0.CLK
clk => dpcr[12]~reg0.CLK
clk => dpcr[13]~reg0.CLK
clk => dpcr[14]~reg0.CLK
clk => dpcr[15]~reg0.CLK
clk => dpcr[16]~reg0.CLK
clk => dpcr[17]~reg0.CLK
clk => dpcr[18]~reg0.CLK
clk => dpcr[19]~reg0.CLK
clk => dpcr[20]~reg0.CLK
clk => dpcr[21]~reg0.CLK
clk => dpcr[22]~reg0.CLK
clk => dpcr[23]~reg0.CLK
clk => dpcr[24]~reg0.CLK
clk => dpcr[25]~reg0.CLK
clk => dpcr[26]~reg0.CLK
clk => dpcr[27]~reg0.CLK
clk => dpcr[28]~reg0.CLK
clk => dpcr[29]~reg0.CLK
clk => dpcr[30]~reg0.CLK
clk => dpcr[31]~reg0.CLK
reset => dprr[1]~reg0.PRESET
reset => dprr[0]~reg0.ACLR
reset => sop[0]~reg0.ACLR
reset => sop[1]~reg0.ACLR
reset => sop[2]~reg0.ACLR
reset => sop[3]~reg0.ACLR
reset => sop[4]~reg0.ACLR
reset => sop[5]~reg0.ACLR
reset => sop[6]~reg0.ACLR
reset => sop[7]~reg0.ACLR
reset => sop[8]~reg0.ACLR
reset => sop[9]~reg0.ACLR
reset => sop[10]~reg0.ACLR
reset => sop[11]~reg0.ACLR
reset => sop[12]~reg0.ACLR
reset => sop[13]~reg0.ACLR
reset => sop[14]~reg0.ACLR
reset => sop[15]~reg0.ACLR
reset => sip_r[0]~reg0.ACLR
reset => sip_r[1]~reg0.ACLR
reset => sip_r[2]~reg0.ACLR
reset => sip_r[3]~reg0.ACLR
reset => sip_r[4]~reg0.ACLR
reset => sip_r[5]~reg0.ACLR
reset => sip_r[6]~reg0.ACLR
reset => sip_r[7]~reg0.ACLR
reset => sip_r[8]~reg0.ACLR
reset => sip_r[9]~reg0.ACLR
reset => sip_r[10]~reg0.ACLR
reset => sip_r[11]~reg0.ACLR
reset => sip_r[12]~reg0.ACLR
reset => sip_r[13]~reg0.ACLR
reset => sip_r[14]~reg0.ACLR
reset => sip_r[15]~reg0.ACLR
reset => svop[0]~reg0.ACLR
reset => svop[1]~reg0.ACLR
reset => svop[2]~reg0.ACLR
reset => svop[3]~reg0.ACLR
reset => svop[4]~reg0.ACLR
reset => svop[5]~reg0.ACLR
reset => svop[6]~reg0.ACLR
reset => svop[7]~reg0.ACLR
reset => svop[8]~reg0.ACLR
reset => svop[9]~reg0.ACLR
reset => svop[10]~reg0.ACLR
reset => svop[11]~reg0.ACLR
reset => svop[12]~reg0.ACLR
reset => svop[13]~reg0.ACLR
reset => svop[14]~reg0.ACLR
reset => svop[15]~reg0.ACLR
reset => eot~reg0.ACLR
reset => er~reg0.ACLR
reset => dpcr[0]~reg0.ACLR
reset => dpcr[1]~reg0.ACLR
reset => dpcr[2]~reg0.ACLR
reset => dpcr[3]~reg0.ACLR
reset => dpcr[4]~reg0.ACLR
reset => dpcr[5]~reg0.ACLR
reset => dpcr[6]~reg0.ACLR
reset => dpcr[7]~reg0.ACLR
reset => dpcr[8]~reg0.ACLR
reset => dpcr[9]~reg0.ACLR
reset => dpcr[10]~reg0.ACLR
reset => dpcr[11]~reg0.ACLR
reset => dpcr[12]~reg0.ACLR
reset => dpcr[13]~reg0.ACLR
reset => dpcr[14]~reg0.ACLR
reset => dpcr[15]~reg0.ACLR
reset => dpcr[16]~reg0.ACLR
reset => dpcr[17]~reg0.ACLR
reset => dpcr[18]~reg0.ACLR
reset => dpcr[19]~reg0.ACLR
reset => dpcr[20]~reg0.ACLR
reset => dpcr[21]~reg0.ACLR
reset => dpcr[22]~reg0.ACLR
reset => dpcr[23]~reg0.ACLR
reset => dpcr[24]~reg0.ACLR
reset => dpcr[25]~reg0.ACLR
reset => dpcr[26]~reg0.ACLR
reset => dpcr[27]~reg0.ACLR
reset => dpcr[28]~reg0.ACLR
reset => dpcr[29]~reg0.ACLR
reset => dpcr[30]~reg0.ACLR
reset => dpcr[31]~reg0.ACLR
dpcr[0] <= dpcr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[1] <= dpcr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[2] <= dpcr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[3] <= dpcr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[4] <= dpcr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[5] <= dpcr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[6] <= dpcr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[7] <= dpcr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[8] <= dpcr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[9] <= dpcr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[10] <= dpcr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[11] <= dpcr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[12] <= dpcr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[13] <= dpcr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[14] <= dpcr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[15] <= dpcr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[16] <= dpcr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[17] <= dpcr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[18] <= dpcr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[19] <= dpcr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[20] <= dpcr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[21] <= dpcr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[22] <= dpcr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[23] <= dpcr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[24] <= dpcr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[25] <= dpcr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[26] <= dpcr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[27] <= dpcr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[28] <= dpcr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[29] <= dpcr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[30] <= dpcr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpcr[31] <= dpcr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r7[0] => dpcr.DATAB
r7[1] => dpcr.DATAB
r7[2] => dpcr.DATAB
r7[3] => dpcr.DATAB
r7[4] => dpcr.DATAB
r7[5] => dpcr.DATAB
r7[6] => dpcr.DATAB
r7[7] => dpcr.DATAB
r7[8] => dpcr.DATAB
r7[9] => dpcr.DATAB
r7[10] => dpcr.DATAB
r7[11] => dpcr.DATAB
r7[12] => dpcr.DATAB
r7[13] => dpcr.DATAB
r7[14] => dpcr.DATAB
r7[15] => dpcr.DATAB
rx[0] => dpcr[16]~reg0.DATAIN
rx[0] => svop[0]~reg0.DATAIN
rx[0] => sop[0]~reg0.DATAIN
rx[1] => dpcr[17]~reg0.DATAIN
rx[1] => svop[1]~reg0.DATAIN
rx[1] => sop[1]~reg0.DATAIN
rx[2] => dpcr[18]~reg0.DATAIN
rx[2] => svop[2]~reg0.DATAIN
rx[2] => sop[2]~reg0.DATAIN
rx[3] => dpcr[19]~reg0.DATAIN
rx[3] => svop[3]~reg0.DATAIN
rx[3] => sop[3]~reg0.DATAIN
rx[4] => dpcr[20]~reg0.DATAIN
rx[4] => svop[4]~reg0.DATAIN
rx[4] => sop[4]~reg0.DATAIN
rx[5] => dpcr[21]~reg0.DATAIN
rx[5] => svop[5]~reg0.DATAIN
rx[5] => sop[5]~reg0.DATAIN
rx[6] => dpcr[22]~reg0.DATAIN
rx[6] => svop[6]~reg0.DATAIN
rx[6] => sop[6]~reg0.DATAIN
rx[7] => dpcr[23]~reg0.DATAIN
rx[7] => svop[7]~reg0.DATAIN
rx[7] => sop[7]~reg0.DATAIN
rx[8] => dpcr[24]~reg0.DATAIN
rx[8] => svop[8]~reg0.DATAIN
rx[8] => sop[8]~reg0.DATAIN
rx[9] => dpcr[25]~reg0.DATAIN
rx[9] => svop[9]~reg0.DATAIN
rx[9] => sop[9]~reg0.DATAIN
rx[10] => dpcr[26]~reg0.DATAIN
rx[10] => svop[10]~reg0.DATAIN
rx[10] => sop[10]~reg0.DATAIN
rx[11] => dpcr[27]~reg0.DATAIN
rx[11] => svop[11]~reg0.DATAIN
rx[11] => sop[11]~reg0.DATAIN
rx[12] => dpcr[28]~reg0.DATAIN
rx[12] => svop[12]~reg0.DATAIN
rx[12] => sop[12]~reg0.DATAIN
rx[13] => dpcr[29]~reg0.DATAIN
rx[13] => svop[13]~reg0.DATAIN
rx[13] => sop[13]~reg0.DATAIN
rx[14] => dpcr[30]~reg0.DATAIN
rx[14] => svop[14]~reg0.DATAIN
rx[14] => sop[14]~reg0.DATAIN
rx[15] => dpcr[31]~reg0.DATAIN
rx[15] => svop[15]~reg0.DATAIN
rx[15] => sop[15]~reg0.DATAIN
ir_operand[0] => dpcr.DATAA
ir_operand[1] => dpcr.DATAA
ir_operand[2] => dpcr.DATAA
ir_operand[3] => dpcr.DATAA
ir_operand[4] => dpcr.DATAA
ir_operand[5] => dpcr.DATAA
ir_operand[6] => dpcr.DATAA
ir_operand[7] => dpcr.DATAA
ir_operand[8] => dpcr.DATAA
ir_operand[9] => dpcr.DATAA
ir_operand[10] => dpcr.DATAA
ir_operand[11] => dpcr.DATAA
ir_operand[12] => dpcr.DATAA
ir_operand[13] => dpcr.DATAA
ir_operand[14] => dpcr.DATAA
ir_operand[15] => dpcr.DATAA
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_lsb_sel => dpcr.OUTPUTSELECT
dpcr_wr => dpcr[31]~reg0.ENA
dpcr_wr => dpcr[30]~reg0.ENA
dpcr_wr => dpcr[29]~reg0.ENA
dpcr_wr => dpcr[28]~reg0.ENA
dpcr_wr => dpcr[27]~reg0.ENA
dpcr_wr => dpcr[26]~reg0.ENA
dpcr_wr => dpcr[25]~reg0.ENA
dpcr_wr => dpcr[24]~reg0.ENA
dpcr_wr => dpcr[23]~reg0.ENA
dpcr_wr => dpcr[22]~reg0.ENA
dpcr_wr => dpcr[21]~reg0.ENA
dpcr_wr => dpcr[20]~reg0.ENA
dpcr_wr => dpcr[19]~reg0.ENA
dpcr_wr => dpcr[18]~reg0.ENA
dpcr_wr => dpcr[17]~reg0.ENA
dpcr_wr => dpcr[16]~reg0.ENA
dpcr_wr => dpcr[15]~reg0.ENA
dpcr_wr => dpcr[14]~reg0.ENA
dpcr_wr => dpcr[13]~reg0.ENA
dpcr_wr => dpcr[12]~reg0.ENA
dpcr_wr => dpcr[11]~reg0.ENA
dpcr_wr => dpcr[10]~reg0.ENA
dpcr_wr => dpcr[9]~reg0.ENA
dpcr_wr => dpcr[8]~reg0.ENA
dpcr_wr => dpcr[7]~reg0.ENA
dpcr_wr => dpcr[6]~reg0.ENA
dpcr_wr => dpcr[5]~reg0.ENA
dpcr_wr => dpcr[4]~reg0.ENA
dpcr_wr => dpcr[3]~reg0.ENA
dpcr_wr => dpcr[2]~reg0.ENA
dpcr_wr => dpcr[1]~reg0.ENA
dpcr_wr => dpcr[0]~reg0.ENA
er <= er~reg0.DB_MAX_OUTPUT_PORT_TYPE
er_wr => er.OUTPUTSELECT
er_clr => er.OUTPUTSELECT
eot <= eot~reg0.DB_MAX_OUTPUT_PORT_TYPE
eot_wr => eot.OUTPUTSELECT
eot_clr => eot.OUTPUTSELECT
svop[0] <= svop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[1] <= svop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[2] <= svop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[3] <= svop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[4] <= svop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[5] <= svop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[6] <= svop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[7] <= svop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[8] <= svop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[9] <= svop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[10] <= svop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[11] <= svop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[12] <= svop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[13] <= svop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[14] <= svop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop[15] <= svop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svop_wr => svop[15]~reg0.ENA
svop_wr => svop[14]~reg0.ENA
svop_wr => svop[13]~reg0.ENA
svop_wr => svop[12]~reg0.ENA
svop_wr => svop[11]~reg0.ENA
svop_wr => svop[10]~reg0.ENA
svop_wr => svop[9]~reg0.ENA
svop_wr => svop[8]~reg0.ENA
svop_wr => svop[7]~reg0.ENA
svop_wr => svop[6]~reg0.ENA
svop_wr => svop[5]~reg0.ENA
svop_wr => svop[4]~reg0.ENA
svop_wr => svop[3]~reg0.ENA
svop_wr => svop[2]~reg0.ENA
svop_wr => svop[1]~reg0.ENA
svop_wr => svop[0]~reg0.ENA
sip_r[0] <= sip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[1] <= sip_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[2] <= sip_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[3] <= sip_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[4] <= sip_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[5] <= sip_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[6] <= sip_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[7] <= sip_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[8] <= sip_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[9] <= sip_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[10] <= sip_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[11] <= sip_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[12] <= sip_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[13] <= sip_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[14] <= sip_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip_r[15] <= sip_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sip[0] => sip_r[0]~reg0.DATAIN
sip[1] => sip_r[1]~reg0.DATAIN
sip[2] => sip_r[2]~reg0.DATAIN
sip[3] => sip_r[3]~reg0.DATAIN
sip[4] => sip_r[4]~reg0.DATAIN
sip[5] => sip_r[5]~reg0.DATAIN
sip[6] => sip_r[6]~reg0.DATAIN
sip[7] => sip_r[7]~reg0.DATAIN
sip[8] => sip_r[8]~reg0.DATAIN
sip[9] => sip_r[9]~reg0.DATAIN
sip[10] => sip_r[10]~reg0.DATAIN
sip[11] => sip_r[11]~reg0.DATAIN
sip[12] => sip_r[12]~reg0.DATAIN
sip[13] => sip_r[13]~reg0.DATAIN
sip[14] => sip_r[14]~reg0.DATAIN
sip[15] => sip_r[15]~reg0.DATAIN
sop[0] <= sop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[1] <= sop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[2] <= sop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[3] <= sop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[4] <= sop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[5] <= sop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[6] <= sop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[7] <= sop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[8] <= sop[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[9] <= sop[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[10] <= sop[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[11] <= sop[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[12] <= sop[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[13] <= sop[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[14] <= sop[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop[15] <= sop[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_wr => sop[15]~reg0.ENA
sop_wr => sop[14]~reg0.ENA
sop_wr => sop[13]~reg0.ENA
sop_wr => sop[12]~reg0.ENA
sop_wr => sop[11]~reg0.ENA
sop_wr => sop[10]~reg0.ENA
sop_wr => sop[9]~reg0.ENA
sop_wr => sop[8]~reg0.ENA
sop_wr => sop[7]~reg0.ENA
sop_wr => sop[6]~reg0.ENA
sop_wr => sop[5]~reg0.ENA
sop_wr => sop[4]~reg0.ENA
sop_wr => sop[3]~reg0.ENA
sop_wr => sop[2]~reg0.ENA
sop_wr => sop[1]~reg0.ENA
sop_wr => sop[0]~reg0.ENA
dprr[0] <= dprr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprr[1] <= dprr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_wr => dprr.OUTPUTSELECT
irq_clr => dprr.OUTPUTSELECT
result_wen => dprr[0]~reg0.ENA
result => dprr[0]~reg0.DATAIN


|TopLevel|recop:recop|control_unit:impl_control_unit
clk => dpcr_sel_signal.CLK
clk => dm_sel_in_signal[0].CLK
clk => dm_sel_in_signal[1].CLK
clk => dm_sel_addr_signal[0].CLK
clk => dm_sel_addr_signal[1].CLK
clk => alu_sel_op2_signal.CLK
clk => rf_sel_in_signal[0].CLK
clk => rf_sel_in_signal[1].CLK
clk => rf_sel_in_signal[2].CLK
clk => alu_sel_op1_signal[0].CLK
clk => alu_sel_op1_signal[1].CLK
clk => pc_mode_signal[0].CLK
clk => pc_mode_signal[1].CLK
clk => alu_operation_signal[0].CLK
clk => alu_operation_signal[1].CLK
clk => alu_operation_signal[2].CLK
clk => ir_fetch_start_signal.CLK
clk => sop_write_signal.CLK
clk => alu_clr_z_flag_signal.CLK
clk => dpcr_write_flag_signal.CLK
clk => pc_write_flag_signal.CLK
clk => rf_write_signal.CLK
clk => dm_write_signal.CLK
clk => next_state~1.DATAIN
clk => state~1.DATAIN
reset => next_state.T3.OUTPUTSELECT
reset => next_state.T2.OUTPUTSELECT
reset => next_state.T1.OUTPUTSELECT
reset => next_state.T0.OUTPUTSELECT
reset => ir_fetch_start_signal.ACLR
reset => sop_write_signal.ACLR
reset => alu_clr_z_flag_signal.ACLR
reset => dpcr_write_flag_signal.ACLR
reset => pc_write_flag_signal.ACLR
reset => rf_write_signal.ACLR
reset => dm_write_signal.ACLR
reset => state~3.DATAIN
reset => dpcr_sel_signal.ENA
reset => alu_operation_signal[2].ENA
reset => alu_operation_signal[1].ENA
reset => alu_operation_signal[0].ENA
reset => pc_mode_signal[1].ENA
reset => pc_mode_signal[0].ENA
reset => alu_sel_op1_signal[1].ENA
reset => alu_sel_op1_signal[0].ENA
reset => rf_sel_in_signal[2].ENA
reset => rf_sel_in_signal[1].ENA
reset => rf_sel_in_signal[0].ENA
reset => alu_sel_op2_signal.ENA
reset => dm_sel_addr_signal[1].ENA
reset => dm_sel_addr_signal[0].ENA
reset => dm_sel_in_signal[1].ENA
reset => dm_sel_in_signal[0].ENA
dm_sel_addr[0] <= dm_sel_addr_signal[0].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_addr[1] <= dm_sel_addr_signal[1].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_in[0] <= dm_sel_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
dm_sel_in[1] <= dm_sel_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
dm_write <= dm_write_signal.DB_MAX_OUTPUT_PORT_TYPE
ir_fetch_start <= ir_fetch_start_signal.DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[0] <= rf_sel_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[1] <= rf_sel_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rf_sel_in[2] <= rf_sel_in_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rf_write_flag <= rf_write_signal.DB_MAX_OUTPUT_PORT_TYPE
pc_write_flag <= pc_write_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
pc_mode[0] <= pc_mode_signal[0].DB_MAX_OUTPUT_PORT_TYPE
pc_mode[1] <= pc_mode_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_clr_z_flag <= alu_clr_z_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
alu_operation[0] <= alu_operation_signal[0].DB_MAX_OUTPUT_PORT_TYPE
alu_operation[1] <= alu_operation_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_operation[2] <= alu_operation_signal[2].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op1[0] <= alu_sel_op1_signal[0].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op1[1] <= alu_sel_op1_signal[1].DB_MAX_OUTPUT_PORT_TYPE
alu_sel_op2 <= alu_sel_op2_signal.DB_MAX_OUTPUT_PORT_TYPE
dpcr_write_flag <= dpcr_write_flag_signal.DB_MAX_OUTPUT_PORT_TYPE
dpcr_sel <= dpcr_sel_signal.DB_MAX_OUTPUT_PORT_TYPE
sop_write <= sop_write_signal.DB_MAX_OUTPUT_PORT_TYPE
alu_z_flag => pc_mode_signal.OUTPUTSELECT
alu_z_flag => pc_mode_signal.OUTPUTSELECT
alu_result[0] => ~NO_FANOUT~
alu_result[1] => ~NO_FANOUT~
alu_result[2] => ~NO_FANOUT~
alu_result[3] => ~NO_FANOUT~
alu_result[4] => ~NO_FANOUT~
alu_result[5] => ~NO_FANOUT~
alu_result[6] => ~NO_FANOUT~
alu_result[7] => ~NO_FANOUT~
alu_result[8] => ~NO_FANOUT~
alu_result[9] => ~NO_FANOUT~
alu_result[10] => ~NO_FANOUT~
alu_result[11] => ~NO_FANOUT~
alu_result[12] => ~NO_FANOUT~
alu_result[13] => ~NO_FANOUT~
alu_result[14] => ~NO_FANOUT~
alu_result[15] => ~NO_FANOUT~
ir_opcode[0] => Mux0.IN69
ir_opcode[0] => Mux1.IN69
ir_opcode[0] => Mux2.IN69
ir_opcode[0] => Mux3.IN11
ir_opcode[0] => Mux4.IN11
ir_opcode[0] => Mux5.IN11
ir_opcode[0] => Mux6.IN69
ir_opcode[0] => Mux7.IN69
ir_opcode[0] => Mux8.IN10
ir_opcode[0] => Mux9.IN8
ir_opcode[0] => Mux10.IN8
ir_opcode[0] => Mux11.IN7
ir_opcode[0] => Mux12.IN7
ir_opcode[0] => Mux13.IN8
ir_opcode[0] => Mux14.IN8
ir_opcode[0] => Mux15.IN6
ir_opcode[0] => Mux16.IN12
ir_opcode[0] => Mux17.IN7
ir_opcode[0] => Mux18.IN7
ir_opcode[0] => Mux19.IN7
ir_opcode[0] => Mux20.IN69
ir_opcode[0] => Mux21.IN69
ir_opcode[0] => Mux22.IN6
ir_opcode[0] => Mux23.IN6
ir_opcode[0] => Mux24.IN6
ir_opcode[0] => Mux25.IN69
ir_opcode[0] => Equal0.IN3
ir_opcode[0] => Equal1.IN2
ir_opcode[0] => Equal2.IN3
ir_opcode[0] => Equal4.IN4
ir_opcode[0] => Equal5.IN3
ir_opcode[0] => Equal6.IN2
ir_opcode[0] => Equal7.IN5
ir_opcode[1] => Mux0.IN68
ir_opcode[1] => Mux1.IN68
ir_opcode[1] => Mux2.IN68
ir_opcode[1] => Mux3.IN10
ir_opcode[1] => Mux4.IN10
ir_opcode[1] => Mux5.IN10
ir_opcode[1] => Mux6.IN68
ir_opcode[1] => Mux7.IN68
ir_opcode[1] => Mux8.IN9
ir_opcode[1] => Mux9.IN7
ir_opcode[1] => Mux10.IN7
ir_opcode[1] => Mux11.IN6
ir_opcode[1] => Mux12.IN6
ir_opcode[1] => Mux13.IN7
ir_opcode[1] => Mux14.IN7
ir_opcode[1] => Mux15.IN5
ir_opcode[1] => Mux16.IN11
ir_opcode[1] => Mux17.IN6
ir_opcode[1] => Mux18.IN6
ir_opcode[1] => Mux19.IN6
ir_opcode[1] => Mux20.IN68
ir_opcode[1] => Mux21.IN68
ir_opcode[1] => Mux22.IN5
ir_opcode[1] => Mux23.IN5
ir_opcode[1] => Mux24.IN5
ir_opcode[1] => Mux25.IN68
ir_opcode[1] => Equal0.IN2
ir_opcode[1] => Equal1.IN1
ir_opcode[1] => Equal2.IN2
ir_opcode[1] => Equal4.IN3
ir_opcode[1] => Equal5.IN2
ir_opcode[1] => Equal6.IN1
ir_opcode[1] => Equal7.IN4
ir_opcode[2] => Mux0.IN67
ir_opcode[2] => Mux1.IN67
ir_opcode[2] => Mux2.IN67
ir_opcode[2] => Mux3.IN9
ir_opcode[2] => Mux4.IN9
ir_opcode[2] => Mux5.IN9
ir_opcode[2] => Mux6.IN67
ir_opcode[2] => Mux7.IN67
ir_opcode[2] => Mux8.IN8
ir_opcode[2] => Mux9.IN6
ir_opcode[2] => Mux10.IN6
ir_opcode[2] => Mux11.IN5
ir_opcode[2] => Mux12.IN5
ir_opcode[2] => Mux13.IN6
ir_opcode[2] => Mux14.IN6
ir_opcode[2] => Mux15.IN4
ir_opcode[2] => Mux16.IN10
ir_opcode[2] => Mux17.IN5
ir_opcode[2] => Mux18.IN5
ir_opcode[2] => Mux19.IN5
ir_opcode[2] => Mux20.IN67
ir_opcode[2] => Mux21.IN67
ir_opcode[2] => Mux22.IN4
ir_opcode[2] => Mux23.IN4
ir_opcode[2] => Mux24.IN4
ir_opcode[2] => Mux25.IN67
ir_opcode[2] => Equal0.IN1
ir_opcode[2] => Equal1.IN5
ir_opcode[2] => Equal2.IN5
ir_opcode[2] => Equal4.IN2
ir_opcode[2] => Equal5.IN5
ir_opcode[2] => Equal6.IN0
ir_opcode[2] => Equal7.IN3
ir_opcode[3] => Mux0.IN66
ir_opcode[3] => Mux1.IN66
ir_opcode[3] => Mux2.IN66
ir_opcode[3] => Mux3.IN8
ir_opcode[3] => Mux4.IN8
ir_opcode[3] => Mux5.IN8
ir_opcode[3] => Mux6.IN66
ir_opcode[3] => Mux7.IN66
ir_opcode[3] => Mux8.IN7
ir_opcode[3] => Mux9.IN5
ir_opcode[3] => Mux10.IN5
ir_opcode[3] => Mux11.IN4
ir_opcode[3] => Mux12.IN4
ir_opcode[3] => Mux13.IN5
ir_opcode[3] => Mux14.IN5
ir_opcode[3] => Mux15.IN3
ir_opcode[3] => Mux16.IN9
ir_opcode[3] => Mux17.IN4
ir_opcode[3] => Mux18.IN4
ir_opcode[3] => Mux19.IN4
ir_opcode[3] => Mux20.IN66
ir_opcode[3] => Mux21.IN66
ir_opcode[3] => Mux22.IN3
ir_opcode[3] => Mux23.IN3
ir_opcode[3] => Mux24.IN3
ir_opcode[3] => Mux25.IN66
ir_opcode[3] => Equal0.IN5
ir_opcode[3] => Equal1.IN4
ir_opcode[3] => Equal2.IN1
ir_opcode[3] => Equal4.IN5
ir_opcode[3] => Equal5.IN4
ir_opcode[3] => Equal6.IN5
ir_opcode[3] => Equal7.IN2
ir_opcode[4] => Mux0.IN65
ir_opcode[4] => Mux1.IN65
ir_opcode[4] => Mux2.IN65
ir_opcode[4] => Mux3.IN7
ir_opcode[4] => Mux4.IN7
ir_opcode[4] => Mux5.IN7
ir_opcode[4] => Mux6.IN65
ir_opcode[4] => Mux7.IN65
ir_opcode[4] => Mux8.IN6
ir_opcode[4] => Mux9.IN4
ir_opcode[4] => Mux10.IN4
ir_opcode[4] => Mux11.IN3
ir_opcode[4] => Mux12.IN3
ir_opcode[4] => Mux13.IN4
ir_opcode[4] => Mux14.IN4
ir_opcode[4] => Mux15.IN2
ir_opcode[4] => Mux16.IN8
ir_opcode[4] => Mux17.IN3
ir_opcode[4] => Mux18.IN3
ir_opcode[4] => Mux19.IN3
ir_opcode[4] => Mux20.IN65
ir_opcode[4] => Mux21.IN65
ir_opcode[4] => Mux22.IN2
ir_opcode[4] => Mux23.IN2
ir_opcode[4] => Mux24.IN2
ir_opcode[4] => Mux25.IN65
ir_opcode[4] => Equal0.IN4
ir_opcode[4] => Equal1.IN3
ir_opcode[4] => Equal2.IN4
ir_opcode[4] => Equal4.IN1
ir_opcode[4] => Equal5.IN1
ir_opcode[4] => Equal6.IN4
ir_opcode[4] => Equal7.IN1
ir_opcode[5] => Mux0.IN64
ir_opcode[5] => Mux1.IN64
ir_opcode[5] => Mux2.IN64
ir_opcode[5] => Mux3.IN6
ir_opcode[5] => Mux4.IN6
ir_opcode[5] => Mux5.IN6
ir_opcode[5] => Mux6.IN64
ir_opcode[5] => Mux7.IN64
ir_opcode[5] => Mux8.IN5
ir_opcode[5] => Mux9.IN3
ir_opcode[5] => Mux10.IN3
ir_opcode[5] => Mux11.IN2
ir_opcode[5] => Mux12.IN2
ir_opcode[5] => Mux13.IN3
ir_opcode[5] => Mux14.IN3
ir_opcode[5] => Mux15.IN1
ir_opcode[5] => Mux16.IN7
ir_opcode[5] => Mux17.IN2
ir_opcode[5] => Mux18.IN2
ir_opcode[5] => Mux19.IN2
ir_opcode[5] => Mux20.IN64
ir_opcode[5] => Mux21.IN64
ir_opcode[5] => Mux22.IN1
ir_opcode[5] => Mux23.IN1
ir_opcode[5] => Mux24.IN1
ir_opcode[5] => Mux25.IN64
ir_opcode[5] => Equal0.IN0
ir_opcode[5] => Equal1.IN0
ir_opcode[5] => Equal2.IN0
ir_opcode[5] => Equal4.IN0
ir_opcode[5] => Equal5.IN0
ir_opcode[5] => Equal6.IN3
ir_opcode[5] => Equal7.IN0
ir_opcode[6] => Mux7.IN5
ir_opcode[6] => Mux7.IN6
ir_opcode[6] => Mux7.IN7
ir_opcode[6] => Mux7.IN8
ir_opcode[6] => Mux7.IN9
ir_opcode[6] => Mux7.IN10
ir_opcode[6] => Mux7.IN11
ir_opcode[6] => Mux7.IN12
ir_opcode[6] => Mux7.IN13
ir_opcode[6] => Mux7.IN14
ir_opcode[6] => Mux7.IN15
ir_opcode[6] => Mux7.IN16
ir_opcode[6] => Mux7.IN17
ir_opcode[6] => Mux7.IN18
ir_opcode[6] => Mux7.IN19
ir_opcode[6] => Mux7.IN20
ir_opcode[6] => Mux7.IN21
ir_opcode[6] => Mux7.IN22
ir_opcode[6] => Mux7.IN23
ir_opcode[6] => Mux7.IN24
ir_opcode[6] => Mux7.IN25
ir_opcode[6] => Mux7.IN26
ir_opcode[6] => Mux7.IN27
ir_opcode[6] => Mux7.IN28
ir_opcode[6] => Mux7.IN29
ir_opcode[6] => Mux7.IN30
ir_opcode[6] => Mux7.IN31
ir_opcode[6] => Mux7.IN32
ir_opcode[6] => Mux7.IN33
ir_opcode[6] => Mux7.IN34
ir_opcode[6] => Mux7.IN35
ir_opcode[6] => Mux7.IN36
ir_opcode[6] => Mux7.IN37
ir_opcode[6] => Mux7.IN38
ir_opcode[6] => Mux7.IN39
ir_opcode[6] => Mux7.IN40
ir_opcode[6] => Mux7.IN41
ir_opcode[6] => Mux7.IN42
ir_opcode[6] => Mux7.IN43
ir_opcode[6] => Mux7.IN44
ir_opcode[6] => Mux7.IN45
ir_opcode[6] => Mux7.IN46
ir_opcode[6] => Mux7.IN47
ir_opcode[6] => Mux7.IN48
ir_opcode[6] => Mux7.IN49
ir_opcode[6] => Mux7.IN50
ir_opcode[6] => Mux7.IN51
ir_opcode[6] => Mux7.IN52
ir_opcode[6] => Mux7.IN53
ir_opcode[6] => Mux7.IN54
ir_opcode[6] => Mux7.IN55
ir_opcode[6] => Mux7.IN56
ir_opcode[6] => Mux7.IN57
ir_opcode[6] => Mux7.IN58
ir_opcode[6] => Mux7.IN59
ir_opcode[6] => Mux7.IN60
ir_opcode[6] => Mux7.IN61
ir_opcode[6] => Mux7.IN62
ir_opcode[6] => Mux7.IN63
ir_opcode[6] => Equal3.IN1
ir_opcode[6] => Equal8.IN1
ir_opcode[6] => Equal9.IN1
ir_opcode[6] => Equal10.IN0
ir_opcode[7] => Mux6.IN5
ir_opcode[7] => Mux6.IN6
ir_opcode[7] => Mux6.IN7
ir_opcode[7] => Mux6.IN8
ir_opcode[7] => Mux6.IN9
ir_opcode[7] => Mux6.IN10
ir_opcode[7] => Mux6.IN11
ir_opcode[7] => Mux6.IN12
ir_opcode[7] => Mux6.IN13
ir_opcode[7] => Mux6.IN14
ir_opcode[7] => Mux6.IN15
ir_opcode[7] => Mux6.IN16
ir_opcode[7] => Mux6.IN17
ir_opcode[7] => Mux6.IN18
ir_opcode[7] => Mux6.IN19
ir_opcode[7] => Mux6.IN20
ir_opcode[7] => Mux6.IN21
ir_opcode[7] => Mux6.IN22
ir_opcode[7] => Mux6.IN23
ir_opcode[7] => Mux6.IN24
ir_opcode[7] => Mux6.IN25
ir_opcode[7] => Mux6.IN26
ir_opcode[7] => Mux6.IN27
ir_opcode[7] => Mux6.IN28
ir_opcode[7] => Mux6.IN29
ir_opcode[7] => Mux6.IN30
ir_opcode[7] => Mux6.IN31
ir_opcode[7] => Mux6.IN32
ir_opcode[7] => Mux6.IN33
ir_opcode[7] => Mux6.IN34
ir_opcode[7] => Mux6.IN35
ir_opcode[7] => Mux6.IN36
ir_opcode[7] => Mux6.IN37
ir_opcode[7] => Mux6.IN38
ir_opcode[7] => Mux6.IN39
ir_opcode[7] => Mux6.IN40
ir_opcode[7] => Mux6.IN41
ir_opcode[7] => Mux6.IN42
ir_opcode[7] => Mux6.IN43
ir_opcode[7] => Mux6.IN44
ir_opcode[7] => Mux6.IN45
ir_opcode[7] => Mux6.IN46
ir_opcode[7] => Mux6.IN47
ir_opcode[7] => Mux6.IN48
ir_opcode[7] => Mux6.IN49
ir_opcode[7] => Mux6.IN50
ir_opcode[7] => Mux6.IN51
ir_opcode[7] => Mux6.IN52
ir_opcode[7] => Mux6.IN53
ir_opcode[7] => Mux6.IN54
ir_opcode[7] => Mux6.IN55
ir_opcode[7] => Mux6.IN56
ir_opcode[7] => Mux6.IN57
ir_opcode[7] => Mux6.IN58
ir_opcode[7] => Mux6.IN59
ir_opcode[7] => Mux6.IN60
ir_opcode[7] => Mux6.IN61
ir_opcode[7] => Mux6.IN62
ir_opcode[7] => Mux6.IN63
ir_opcode[7] => Equal3.IN0
ir_opcode[7] => Equal8.IN0
ir_opcode[7] => Equal9.IN0
ir_opcode[7] => Equal10.IN1
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => next_state.OUTPUTSELECT
inst_fetched => pc_mode_signal.OUTPUTSELECT
inst_fetched => pc_mode_signal.OUTPUTSELECT
rz_empty => pc_mode_signal.OUTPUTSELECT
rz_empty => pc_mode_signal.OUTPUTSELECT
debug_state[0] <= debug_state.DB_MAX_OUTPUT_PORT_TYPE
debug_state[1] <= debug_state.DB_MAX_OUTPUT_PORT_TYPE
debug_next_state[0] <= debug_next_state.DB_MAX_OUTPUT_PORT_TYPE
debug_next_state[1] <= debug_next_state.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|play_signal:SG
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
recv.data[0] => ~NO_FANOUT~
recv.data[1] => ~NO_FANOUT~
recv.data[2] => ~NO_FANOUT~
recv.data[3] => ~NO_FANOUT~
recv.data[4] => ~NO_FANOUT~
recv.data[5] => ~NO_FANOUT~
recv.data[6] => ~NO_FANOUT~
recv.data[7] => ~NO_FANOUT~
recv.data[8] => ~NO_FANOUT~
recv.data[9] => ~NO_FANOUT~
recv.data[10] => ~NO_FANOUT~
recv.data[11] => ~NO_FANOUT~
recv.data[12] => ~NO_FANOUT~
recv.data[13] => ~NO_FANOUT~
recv.data[14] => ~NO_FANOUT~
recv.data[15] => ~NO_FANOUT~
recv.data[16] => ~NO_FANOUT~
recv.data[17] => ~NO_FANOUT~
recv.data[18] => ~NO_FANOUT~
recv.data[19] => ~NO_FANOUT~
recv.data[20] => ~NO_FANOUT~
recv.data[21] => ~NO_FANOUT~
recv.data[22] => ~NO_FANOUT~
recv.data[23] => ~NO_FANOUT~
recv.data[24] => ~NO_FANOUT~
recv.data[25] => ~NO_FANOUT~
recv.data[26] => ~NO_FANOUT~
recv.data[27] => ~NO_FANOUT~
recv.data[28] => ~NO_FANOUT~
recv.data[29] => ~NO_FANOUT~
recv.data[30] => ~NO_FANOUT~
recv.data[31] => ~NO_FANOUT~
recv.addr[0] => ~NO_FANOUT~
recv.addr[1] => ~NO_FANOUT~
recv.addr[2] => ~NO_FANOUT~
recv.addr[3] => ~NO_FANOUT~
recv.addr[4] => ~NO_FANOUT~
recv.addr[5] => ~NO_FANOUT~
recv.addr[6] => ~NO_FANOUT~
recv.addr[7] => ~NO_FANOUT~
send.data[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
send.data[1] <= send.data[1].DB_MAX_OUTPUT_PORT_TYPE
send.data[2] <= send.data[2].DB_MAX_OUTPUT_PORT_TYPE
send.data[3] <= send.data[3].DB_MAX_OUTPUT_PORT_TYPE
send.data[4] <= send.data[4].DB_MAX_OUTPUT_PORT_TYPE
send.data[5] <= send.data[5].DB_MAX_OUTPUT_PORT_TYPE
send.data[6] <= send.data[6].DB_MAX_OUTPUT_PORT_TYPE
send.data[7] <= send.data[7].DB_MAX_OUTPUT_PORT_TYPE
send.data[8] <= send.data[8].DB_MAX_OUTPUT_PORT_TYPE
send.data[9] <= send.data[9].DB_MAX_OUTPUT_PORT_TYPE
send.data[10] <= send.data[10].DB_MAX_OUTPUT_PORT_TYPE
send.data[11] <= send.data[11].DB_MAX_OUTPUT_PORT_TYPE
send.data[12] <= send.data[12].DB_MAX_OUTPUT_PORT_TYPE
send.data[13] <= send.data[13].DB_MAX_OUTPUT_PORT_TYPE
send.data[14] <= send.data[14].DB_MAX_OUTPUT_PORT_TYPE
send.data[15] <= send.data[15].DB_MAX_OUTPUT_PORT_TYPE
send.data[16] <= send.data[16].DB_MAX_OUTPUT_PORT_TYPE
send.data[17] <= send.data[17].DB_MAX_OUTPUT_PORT_TYPE
send.data[18] <= send.data[18].DB_MAX_OUTPUT_PORT_TYPE
send.data[19] <= send.data[19].DB_MAX_OUTPUT_PORT_TYPE
send.data[20] <= send.data[20].DB_MAX_OUTPUT_PORT_TYPE
send.data[21] <= send.data[21].DB_MAX_OUTPUT_PORT_TYPE
send.data[22] <= send.data[22].DB_MAX_OUTPUT_PORT_TYPE
send.data[23] <= send.data[23].DB_MAX_OUTPUT_PORT_TYPE
send.data[24] <= send.data[24].DB_MAX_OUTPUT_PORT_TYPE
send.data[25] <= send.data[25].DB_MAX_OUTPUT_PORT_TYPE
send.data[26] <= send.data[26].DB_MAX_OUTPUT_PORT_TYPE
send.data[27] <= send.data[27].DB_MAX_OUTPUT_PORT_TYPE
send.data[28] <= send.data[28].DB_MAX_OUTPUT_PORT_TYPE
send.data[29] <= send.data[29].DB_MAX_OUTPUT_PORT_TYPE
send.data[30] <= send.data[30].DB_MAX_OUTPUT_PORT_TYPE
send.data[31] <= send.data[31].DB_MAX_OUTPUT_PORT_TYPE
send.addr[0] <= send.addr[0].DB_MAX_OUTPUT_PORT_TYPE
send.addr[1] <= send.addr[1].DB_MAX_OUTPUT_PORT_TYPE
send.addr[2] <= send.addr[2].DB_MAX_OUTPUT_PORT_TYPE
send.addr[3] <= send.addr[3].DB_MAX_OUTPUT_PORT_TYPE
send.addr[4] <= send.addr[4].DB_MAX_OUTPUT_PORT_TYPE
send.addr[5] <= send.addr[5].DB_MAX_OUTPUT_PORT_TYPE
send.addr[6] <= send.addr[6].DB_MAX_OUTPUT_PORT_TYPE
send.addr[7] <= send.addr[7].DB_MAX_OUTPUT_PORT_TYPE


