

================================================================
== Vivado HLS Report for 'mibench'
================================================================
* Date:           Mon Apr 27 14:07:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %A) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %B) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %C) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %OUT_r) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr [100 x i32]* %OUT_r, i64 0, i64 0" [mibench.cpp:3]   --->   Operation 11 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mibench_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.loopexit" [mibench.cpp:7]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln7 = icmp eq i7 %i_0, -28" [mibench.cpp:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [mibench.cpp:7]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %2, label %.preheader.preheader" [mibench.cpp:7]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader" [mibench.cpp:9]   --->   Operation 20 'br' <Predicate = (!icmp_ln7)> <Delay = 0.60>
ST_2 : Operation 21 [2/2] (1.15ns)   --->   "%v = load i32* %OUT_addr, align 4" [mibench.cpp:18]   --->   Operation 21 'load' 'v' <Predicate = (icmp_ln7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln9 = icmp eq i7 %k_0, -28" [mibench.cpp:9]   --->   Operation 23 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [mibench.cpp:9]   --->   Operation 25 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.loopexit.loopexit, label %1" [mibench.cpp:9]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i7 %k_0 to i64" [mibench.cpp:10]   --->   Operation 27 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [100 x i16]* %A, i64 0, i64 %zext_ln10_1" [mibench.cpp:10]   --->   Operation 28 'getelementptr' 'A_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.15ns)   --->   "%A_load = load i16* %A_addr, align 2" [mibench.cpp:10]   --->   Operation 29 'load' 'A_load' <Predicate = (!icmp_ln9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 31 [1/2] (1.15ns)   --->   "%A_load = load i16* %A_addr, align 2" [mibench.cpp:10]   --->   Operation 31 'load' 'A_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [100 x i16]* %B, i64 0, i64 %zext_ln10_1" [mibench.cpp:10]   --->   Operation 32 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (1.15ns)   --->   "%B_load = load i16* %B_addr, align 2" [mibench.cpp:10]   --->   Operation 33 'load' 'B_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [100 x i16]* %C, i64 0, i64 %zext_ln10_1" [mibench.cpp:10]   --->   Operation 34 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (1.15ns)   --->   "%C_load = load i16* %C_addr, align 2" [mibench.cpp:10]   --->   Operation 35 'load' 'C_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln10 = shl i16 %A_load, 3" [mibench.cpp:10]   --->   Operation 36 'shl' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10)   --->   "%shl_ln10_1 = shl i16 %A_load, 1" [mibench.cpp:10]   --->   Operation 37 'shl' 'shl_ln10_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.60ns) (out node of the LUT)   --->   "%sub_ln10 = sub i16 %shl_ln10, %shl_ln10_1" [mibench.cpp:10]   --->   Operation 38 'sub' 'sub_ln10' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/2] (1.15ns)   --->   "%B_load = load i16* %B_addr, align 2" [mibench.cpp:10]   --->   Operation 39 'load' 'B_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 40 [1/1] (0.60ns)   --->   "%add_ln10 = add i16 43, %sub_ln10" [mibench.cpp:10]   --->   Operation 40 'add' 'add_ln10' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/2] (1.15ns)   --->   "%C_load = load i16* %C_addr, align 2" [mibench.cpp:10]   --->   Operation 41 'load' 'C_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln10_2 = shl i16 %B_load, 1" [mibench.cpp:10]   --->   Operation 42 'shl' 'shl_ln10_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_1 = add i16 %add_ln10, %shl_ln10_2" [mibench.cpp:10]   --->   Operation 43 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln10_2 = add i16 %add_ln10_1, %C_load" [mibench.cpp:10]   --->   Operation 44 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln10 = mul i16 %C_load, %add_ln10_2" [mibench.cpp:10]   --->   Operation 45 'mul' 'mul_ln10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.60ns)   --->   "%tmp3 = add i16 %A_load, %B_load" [mibench.cpp:10]   --->   Operation 46 'add' 'tmp3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 44, %sub_ln10" [mibench.cpp:10]   --->   Operation 47 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp5, %shl_ln10" [mibench.cpp:10]   --->   Operation 48 'add' 'tmp4' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node add_ln10_3)   --->   "%tmp = add i16 %tmp4, %tmp3" [mibench.cpp:10]   --->   Operation 49 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (0.49ns) (grouped into DSP with root node add_ln10_3)   --->   "%tmp1 = mul i16 %A_load, %tmp" [mibench.cpp:10]   --->   Operation 50 'mul' 'tmp1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln10_3 = add i16 %mul_ln10, %tmp1" [mibench.cpp:10]   --->   Operation 51 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i16 %add_ln10_3 to i32" [mibench.cpp:10]   --->   Operation 52 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr [100 x i32]* %OUT_r, i64 0, i64 %zext_ln10_1" [mibench.cpp:10]   --->   Operation 53 'getelementptr' 'OUT_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.15ns)   --->   "store i32 %zext_ln10, i32* %OUT_addr_1, align 4" [mibench.cpp:10]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [mibench.cpp:9]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 56 [1/2] (1.15ns)   --->   "%v = load i32* %OUT_addr, align 4" [mibench.cpp:18]   --->   Operation 56 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "ret i32 %v" [mibench.cpp:25]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mibench.cpp:7) [14]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', mibench.cpp:18) on array 'OUT_r' [56]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', mibench.cpp:9) [22]  (0 ns)
	'getelementptr' operation ('A_addr', mibench.cpp:10) [29]  (0 ns)
	'load' operation ('A_load', mibench.cpp:10) on array 'A' [30]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('A_load', mibench.cpp:10) on array 'A' [30]  (1.16 ns)

 <State 5>: 7.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln10', mibench.cpp:10) [31]  (0 ns)
	'sub' operation ('sub_ln10', mibench.cpp:10) [33]  (0.608 ns)
	'add' operation ('add_ln10', mibench.cpp:10) [36]  (0.608 ns)
	'add' operation ('add_ln10_1', mibench.cpp:10) [40]  (0 ns)
	'add' operation ('add_ln10_2', mibench.cpp:10) [41]  (0.675 ns)
	'mul' operation of DSP[42] ('mul_ln10', mibench.cpp:10) [42]  (2.53 ns)
	'add' operation of DSP[48] ('add_ln10_3', mibench.cpp:10) [48]  (2.04 ns)
	'store' operation ('store_ln10', mibench.cpp:10) of variable 'zext_ln10', mibench.cpp:10 on array 'OUT_r' [51]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', mibench.cpp:18) on array 'OUT_r' [56]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
