$date
	Sun Oct 23 09:08:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#216170
b1010 &
b1010 %
1$
b1010 !
1"
#216171
0"
#216174
b101 &
b101 %
#216178
b10000 &
b10000 %
#216182
b1000 &
b1000 %
#216186
b100 &
b100 %
#216190
b10 &
b10 %
#216194
b1 &
b1 %
1#
#216198
b0 &
0#
b0 %
0$
#1171941
b10000 !
1"
#1171942
b10000 &
b10000 %
1$
#1171943
0"
#1171946
b1000 &
b1000 %
#1171950
b100 &
b100 %
#1171954
b10 &
b10 %
#1171958
b1 &
1#
b1 %
#1171962
b0 &
b0 %
0#
0$
#2198591
b1011 !
1"
#2198594
b1011 &
b1011 %
1$
#2198595
0"
#2198598
b100010 &
b100010 %
#2198602
b10001 &
b10001 %
#2198606
b110100 &
b110100 %
#2198610
b11010 &
b11010 %
#2198614
b1101 &
b1101 %
#2198618
b101000 &
b101000 %
#2198622
b10100 &
b10100 %
#2198626
b1010 &
b1010 %
#2198630
b101 &
b101 %
#2198634
b10000 &
b10000 %
#2198638
b1000 &
b1000 %
#2198642
b100 &
b100 %
#2198646
b10 &
b10 %
#2198650
b1 &
b1 %
1#
#2198654
b0 &
0#
b0 %
0$
#4500012
