INFO: [VRFC 10-2263] Analyzing Verilog file "D:/itmo_labs/Functional circuitry/lab2/lab2.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [D:/itmo_labs/Functional circuitry/lab2/lab2.srcs/sources_1/new/fifo.v:32]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [D:/itmo_labs/Functional circuitry/lab2/lab2.srcs/sources_1/new/fifo.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/itmo_labs/Functional circuitry/lab2/lab2.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
