<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lsu—el2_lsu_bus_intf.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    02-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #cdff00;">
        59.8%
    </td>
    <td class="headerCovSummaryEntry">
        61
    </td>
    <td class="headerCovSummaryEntry">
        102
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_jump_stress_test
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        6
    </td>
    <td class="headerCovSummaryEntry">
        6
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : // $Id$</span>
<span id="L18"><span class="lineNum">      18</span>              : //</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : // Owner:</span>
<span id="L21"><span class="lineNum">      21</span>              : // Function: lsu interface with interface queue</span>
<span id="L22"><span class="lineNum">      22</span>              : // Comments:</span>
<span id="L23"><span class="lineNum">      23</span>              : //</span>
<span id="L24"><span class="lineNum">      24</span>              : //********************************************************************************</span>
<span id="L25"><span class="lineNum">      25</span>              : module el2_lsu_bus_intf</span>
<span id="L26"><span class="lineNum">      26</span>              : import el2_pkg::*;</span>
<span id="L27"><span class="lineNum">      27</span>              : #(</span>
<span id="L28"><span class="lineNum">      28</span>              : `include "el2_param.vh"</span>
<span id="L29"><span class="lineNum">      29</span>              :  )(</span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC tlaBgGNC">      533872 :    input logic                          clk,                                // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          clk_override,                       // Override non-functional clock gating</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic                          rst_l,                              // reset, active low</span></span>
<span id="L33"><span class="lineNum">      33</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L34"><span class="lineNum">      34</span>              :    /*verilator coverage_off*/</span>
<span id="L35"><span class="lineNum">      35</span>              :    input logic                          scan_mode,                          // scan mode</span>
<span id="L36"><span class="lineNum">      36</span>              :    /*verilator coverage_on*/</span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          dec_tlu_external_ldfwd_disable,     // disable load to load forwarding for externals</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 :    input logic                          dec_tlu_wb_coalescing_disable,      // disable write buffer coalescing</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic                          dec_tlu_sideeffect_posted_disable,  // disable the posted sideeffect load store to the bus</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span>              :    // various clocks needed for the bus reads and writes</span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">         972 :    input logic                          lsu_bus_obuf_c1_clken,              // obuf clock enable</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">         166 :    input logic                          lsu_busm_clken,                     // bus clock enable</span></span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">      533872 :    input logic                          lsu_c1_r_clk,                       // r pipe single pulse clock</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">      533872 :    input logic                          lsu_c2_r_clk,                       // r pipe double pulse clock</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC">      533872 :    input logic                          lsu_bus_ibuf_c1_clk,                // ibuf single pulse clock</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          lsu_bus_obuf_c1_clk,                // obuf single pulse clock</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC tlaBgGNC">      533872 :    input logic                          lsu_bus_buf_c1_clk,                 // buf  single pulse clock</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">      533872 :    input logic                          lsu_free_c2_clk,                    // free clock double pulse clock</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">      533872 :    input logic                          active_clk,                         // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          lsu_busm_clk,                       // bus clock</span></span>
<span id="L53"><span class="lineNum">      53</span>              : </span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC tlaBgGNC">         878 :    input logic                          dec_lsu_valid_raw_d,               // Raw valid for address computation</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC">         876 :    input logic                          lsu_busreq_m,                      // bus request is in m</span></span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">         876 :    input                                el2_lsu_pkt_t lsu_pkt_m,          // lsu packet flowing down the pipe</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">         876 :    input                                el2_lsu_pkt_t lsu_pkt_r,          // lsu packet flowing down the pipe</span></span>
<span id="L59"><span class="lineNum">      59</span>              : </span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC">          56 :    input logic [31:0]                   lsu_addr_m,                        // lsu address flowing down the pipe</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">          56 :    input logic [31:0]                   lsu_addr_r,                        // lsu address flowing down the pipe</span></span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">          56 :    input logic [31:0]                   end_addr_m,                        // lsu address flowing down the pipe</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">          56 :    input logic [31:0]                   end_addr_r,                        // lsu address flowing down the pipe</span></span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">         160 :    input logic [31:0]                   store_data_r,                      // store data flowing down the pipe</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          dec_tlu_force_halt,</span></span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC tlaBgGNC">         876 :    input logic                          lsu_commit_r,                      // lsu instruction in r commits</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          is_sideeffects_m,                  // lsu attribute is side_effects</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC tlaBgGNC">        1048 :    input logic                          flush_m_up,                        // flush</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          flush_r,                           // flush</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    input logic                          ldst_dual_d, ldst_dual_m, ldst_dual_r,</span></span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC tlaBgGNC">         876 :    output logic                         lsu_busreq_r,                      // bus request is in r</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC">         796 :    output logic                         lsu_bus_buffer_pend_any,           // bus buffer has a pending bus entry</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC">          12 :    output logic                         lsu_bus_buffer_full_any,           // write buffer is full</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">         176 :    output logic                         lsu_bus_buffer_empty_any,          // write buffer is empty</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0]                  bus_read_data_m,                   // the bus return data</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    output logic                         lsu_imprecise_error_load_any,      // imprecise load bus error</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC">           0 :    output logic                         lsu_imprecise_error_store_any,     // imprecise store bus error</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:0]                  lsu_imprecise_error_addr_any,      // address of the imprecise error</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              :    // Non-blocking loads</span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">          64 :    output logic                               lsu_nonblock_load_valid_m,   // there is an external load -&gt; put in the cam</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaGNC">         522 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,     // the tag of the external non block load</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                               lsu_nonblock_load_inv_r,     // invalidate signal for the cam entry for non block loads</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC tlaBgGNC">         522 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r, // tag of the enrty which needs to be invalidated</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">          64 :    output logic                               lsu_nonblock_load_data_valid,// the non block is valid - sending information back to the cam</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                               lsu_nonblock_load_data_error,// non block load has an error</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,  // the tag of the non block load sending the data/error</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC tlaBgGNC">          20 :    output logic [31:0]                        lsu_nonblock_load_data,      // Data of the non block load</span></span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              :    // PMU events</span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaGNC">         902 :    output logic                         lsu_pmu_bus_trxn,</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                         lsu_pmu_bus_misaligned,</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :    output logic                         lsu_pmu_bus_error,</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaUNC">           0 :    output logic                         lsu_pmu_bus_busy,</span></span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              :    // AXI Write Channels</span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC tlaBgGNC">         838 :    output logic                        lsu_axi_awvalid,</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC">         838 :    input  logic                        lsu_axi_awready,</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_awid,</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:0]                 lsu_axi_awaddr,</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC">           6 :    output logic [3:0]                  lsu_axi_awregion,</span></span>
<span id="L108"><span class="lineNum">     108</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L109"><span class="lineNum">     109</span>              :    /*verilator coverage_off*/</span>
<span id="L110"><span class="lineNum">     110</span>              :    output logic [7:0]                  lsu_axi_awlen,</span>
<span id="L111"><span class="lineNum">     111</span>              :    /*verilator coverage_on*/</span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                  lsu_axi_awsize,</span></span>
<span id="L113"><span class="lineNum">     113</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L114"><span class="lineNum">     114</span>              :    /*verilator coverage_off*/</span>
<span id="L115"><span class="lineNum">     115</span>              :    output logic [1:0]                  lsu_axi_awburst,</span>
<span id="L116"><span class="lineNum">     116</span>              :    output logic                        lsu_axi_awlock,</span>
<span id="L117"><span class="lineNum">     117</span>              :    /*verilator coverage_on*/</span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                  lsu_axi_awcache,</span></span>
<span id="L119"><span class="lineNum">     119</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L120"><span class="lineNum">     120</span>              :    /*verilator coverage_off*/</span>
<span id="L121"><span class="lineNum">     121</span>              :    output logic [2:0]                  lsu_axi_awprot,</span>
<span id="L122"><span class="lineNum">     122</span>              :    output logic [3:0]                  lsu_axi_awqos,</span>
<span id="L123"><span class="lineNum">     123</span>              :    /*verilator coverage_on*/</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC">         838 :    output logic                        lsu_axi_wvalid,</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaGNC">         838 :    input  logic                        lsu_axi_wready,</span></span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">          64 :    output logic [63:0]                 lsu_axi_wdata,</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC">         400 :    output logic [7:0]                  lsu_axi_wstrb,</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">           6 :    output logic                        lsu_axi_wlast,</span></span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC">         832 :    input  logic                        lsu_axi_bvalid,</span></span>
<span id="L132"><span class="lineNum">     132</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L133"><span class="lineNum">     133</span>              :    /*verilator coverage_off*/</span>
<span id="L134"><span class="lineNum">     134</span>              :    output logic                        lsu_axi_bready,</span>
<span id="L135"><span class="lineNum">     135</span>              :    /*verilator coverage_on*/</span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                  lsu_axi_bresp,</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_bid,</span></span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              :    // AXI Read Channels</span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC tlaBgGNC">          64 :    output logic                        lsu_axi_arvalid,</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">          70 :    input  logic                        lsu_axi_arready,</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_arid,</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:0]                 lsu_axi_araddr,</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC">           6 :    output logic [3:0]                  lsu_axi_arregion,</span></span>
<span id="L145"><span class="lineNum">     145</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L146"><span class="lineNum">     146</span>              :    /*verilator coverage_off*/</span>
<span id="L147"><span class="lineNum">     147</span>              :    output logic [7:0]                  lsu_axi_arlen,</span>
<span id="L148"><span class="lineNum">     148</span>              :    /*verilator coverage_on*/</span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                  lsu_axi_arsize,</span></span>
<span id="L150"><span class="lineNum">     150</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L151"><span class="lineNum">     151</span>              :    /*verilator coverage_off*/</span>
<span id="L152"><span class="lineNum">     152</span>              :    output logic [1:0]                  lsu_axi_arburst,</span>
<span id="L153"><span class="lineNum">     153</span>              :    output logic                        lsu_axi_arlock,</span>
<span id="L154"><span class="lineNum">     154</span>              :    /*verilator coverage_on*/</span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                  lsu_axi_arcache,</span></span>
<span id="L156"><span class="lineNum">     156</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L157"><span class="lineNum">     157</span>              :    /*verilator coverage_off*/</span>
<span id="L158"><span class="lineNum">     158</span>              :    output logic [2:0]                  lsu_axi_arprot,</span>
<span id="L159"><span class="lineNum">     159</span>              :    output logic [3:0]                  lsu_axi_arqos,</span>
<span id="L160"><span class="lineNum">     160</span>              :    /*verilator coverage_on*/</span>
<span id="L161"><span class="lineNum">     161</span>              : </span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC">          64 :    input  logic                        lsu_axi_rvalid,</span></span>
<span id="L163"><span class="lineNum">     163</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L164"><span class="lineNum">     164</span>              :    /*verilator coverage_off*/</span>
<span id="L165"><span class="lineNum">     165</span>              :    output logic                        lsu_axi_rready,</span>
<span id="L166"><span class="lineNum">     166</span>              :    /*verilator coverage_on*/</span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_rid,</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC tlaBgGNC">           8 :    input  logic [63:0]                 lsu_axi_rdata,</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                  lsu_axi_rresp,</span></span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic                         lsu_bus_clk_en</span></span>
<span id="L172"><span class="lineNum">     172</span>              : </span>
<span id="L173"><span class="lineNum">     173</span>              : );</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span>              : </span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">           6 :    logic              lsu_bus_clk_en_q;</span></span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">           6 :    logic [3:0]        ldst_byteen_m, ldst_byteen_r;</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [7:0]        ldst_byteen_ext_m, ldst_byteen_ext_r;</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaUNC">           0 :    logic [3:0]        ldst_byteen_hi_m, ldst_byteen_hi_r;</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [3:0]        ldst_byteen_lo_m, ldst_byteen_lo_r;</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              is_sideeffects_r;</span></span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC tlaBgGNC">         224 :    logic [63:0]       store_data_ext_r;</span></span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]       store_data_hi_r;</span></span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaGNC tlaBgGNC">         160 :    logic [31:0]       store_data_lo_r;</span></span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaGNC">         898 :    logic              addr_match_dw_lo_r_m;</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">         882 :    logic              addr_match_word_lo_r_m;</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC">          16 :    logic              no_word_merge_r, no_dword_merge_r;</span></span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              ld_addr_rhit_lo_lo, ld_addr_rhit_hi_lo, ld_addr_rhit_lo_hi, ld_addr_rhit_hi_hi;</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC">           0 :    logic [3:0]        ld_byte_rhit_lo_lo, ld_byte_rhit_hi_lo, ld_byte_rhit_lo_hi, ld_byte_rhit_hi_hi;</span></span>
<span id="L195"><span class="lineNum">     195</span>              : </span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC">           0 :    logic [3:0]        ld_byte_hit_lo, ld_byte_rhit_lo;</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaUNC">           0 :    logic [3:0]        ld_byte_hit_hi, ld_byte_rhit_hi;</span></span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC">           0 :    logic [31:0]       ld_fwddata_rpipe_lo;</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaUNC">           0 :    logic [31:0]       ld_fwddata_rpipe_hi;</span></span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC">           0 :    logic [3:0]        ld_byte_hit_buf_lo, ld_byte_hit_buf_hi;</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC">           0 :    logic [31:0]       ld_fwddata_buf_lo, ld_fwddata_buf_hi;</span></span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :    logic [63:0]       ld_fwddata_lo, ld_fwddata_hi;</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaUNC">           0 :    logic [63:0]       ld_fwddata_m;</span></span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaGNC tlaBgGNC">           6 :    logic              ld_full_hit_hi_m, ld_full_hit_lo_m;</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              ld_full_hit_m;</span></span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span>              :    assign ldst_byteen_m[3:0] = ({4{lsu_pkt_m.by}}   &amp; 4'b0001) |</span>
<span id="L212"><span class="lineNum">     212</span>              :                                  ({4{lsu_pkt_m.half}} &amp; 4'b0011) |</span>
<span id="L213"><span class="lineNum">     213</span>              :                                  ({4{lsu_pkt_m.word}} &amp; 4'b1111);</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              :    // Read/Write Buffer</span>
<span id="L216"><span class="lineNum">     216</span>              :    el2_lsu_bus_buffer #(.pt(pt)) bus_buffer (</span>
<span id="L217"><span class="lineNum">     217</span>              :       .*</span>
<span id="L218"><span class="lineNum">     218</span>              :    );</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :    // Logic to determine if dc5 store can be coalesced or not with younger stores. Bypass ibuf if cannot colaesced</span>
<span id="L221"><span class="lineNum">     221</span>              :    assign addr_match_dw_lo_r_m = (lsu_addr_r[31:3] == lsu_addr_m[31:3]);</span>
<span id="L222"><span class="lineNum">     222</span>              :    assign addr_match_word_lo_r_m = addr_match_dw_lo_r_m &amp; ~(lsu_addr_r[2]^lsu_addr_m[2]);</span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              :    assign no_word_merge_r  = lsu_busreq_r &amp; ~ldst_dual_r &amp; lsu_busreq_m &amp; (lsu_pkt_m.load | ~addr_match_word_lo_r_m);</span>
<span id="L225"><span class="lineNum">     225</span>              :    assign no_dword_merge_r = lsu_busreq_r &amp; ~ldst_dual_r &amp; lsu_busreq_m &amp; (lsu_pkt_m.load | ~addr_match_dw_lo_r_m);</span>
<span id="L226"><span class="lineNum">     226</span>              : </span>
<span id="L227"><span class="lineNum">     227</span>              :    // Create Hi/Lo signals</span>
<span id="L228"><span class="lineNum">     228</span>              :    assign ldst_byteen_ext_m[7:0] = {4'b0,ldst_byteen_m[3:0]} &lt;&lt; lsu_addr_m[1:0];</span>
<span id="L229"><span class="lineNum">     229</span>              :    assign ldst_byteen_ext_r[7:0] = {4'b0,ldst_byteen_r[3:0]} &lt;&lt; lsu_addr_r[1:0];</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              :    assign store_data_ext_r[63:0] = {32'b0,store_data_r[31:0]} &lt;&lt; {lsu_addr_r[1:0],3'b0};</span>
<span id="L232"><span class="lineNum">     232</span>              : </span>
<span id="L233"><span class="lineNum">     233</span>              :    assign ldst_byteen_hi_m[3:0]   = ldst_byteen_ext_m[7:4];</span>
<span id="L234"><span class="lineNum">     234</span>              :    assign ldst_byteen_lo_m[3:0]   = ldst_byteen_ext_m[3:0];</span>
<span id="L235"><span class="lineNum">     235</span>              :    assign ldst_byteen_hi_r[3:0]   = ldst_byteen_ext_r[7:4];</span>
<span id="L236"><span class="lineNum">     236</span>              :    assign ldst_byteen_lo_r[3:0]   = ldst_byteen_ext_r[3:0];</span>
<span id="L237"><span class="lineNum">     237</span>              : </span>
<span id="L238"><span class="lineNum">     238</span>              :    assign store_data_hi_r[31:0]   = store_data_ext_r[63:32];</span>
<span id="L239"><span class="lineNum">     239</span>              :    assign store_data_lo_r[31:0]   = store_data_ext_r[31:0];</span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span>              :    assign ld_addr_rhit_lo_lo = (lsu_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</span>
<span id="L242"><span class="lineNum">     242</span>              :    assign ld_addr_rhit_lo_hi = (end_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</span>
<span id="L243"><span class="lineNum">     243</span>              :    assign ld_addr_rhit_hi_lo = (lsu_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</span>
<span id="L244"><span class="lineNum">     244</span>              :    assign ld_addr_rhit_hi_hi = (end_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              :    for (genvar i=0; i&lt;4; i++) begin: GenBusBufFwd</span>
<span id="L247"><span class="lineNum">     247</span>              :       assign ld_byte_rhit_lo_lo[i] = ld_addr_rhit_lo_lo &amp; ldst_byteen_lo_r[i] &amp; ldst_byteen_lo_m[i];</span>
<span id="L248"><span class="lineNum">     248</span>              :       assign ld_byte_rhit_lo_hi[i] = ld_addr_rhit_lo_hi &amp; ldst_byteen_lo_r[i] &amp; ldst_byteen_hi_m[i];</span>
<span id="L249"><span class="lineNum">     249</span>              :       assign ld_byte_rhit_hi_lo[i] = ld_addr_rhit_hi_lo &amp; ldst_byteen_hi_r[i] &amp; ldst_byteen_lo_m[i];</span>
<span id="L250"><span class="lineNum">     250</span>              :       assign ld_byte_rhit_hi_hi[i] = ld_addr_rhit_hi_hi &amp; ldst_byteen_hi_r[i] &amp; ldst_byteen_hi_m[i];</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span>              :       assign ld_byte_hit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i] |</span>
<span id="L253"><span class="lineNum">     253</span>              :                                  ld_byte_hit_buf_lo[i];</span>
<span id="L254"><span class="lineNum">     254</span>              : </span>
<span id="L255"><span class="lineNum">     255</span>              :       assign ld_byte_hit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i] |</span>
<span id="L256"><span class="lineNum">     256</span>              :                                  ld_byte_hit_buf_hi[i];</span>
<span id="L257"><span class="lineNum">     257</span>              : </span>
<span id="L258"><span class="lineNum">     258</span>              :       assign ld_byte_rhit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i];</span>
<span id="L259"><span class="lineNum">     259</span>              :       assign ld_byte_rhit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i];</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              :       assign ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_lo[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</span>
<span id="L262"><span class="lineNum">     262</span>              :                                                     ({8{ld_byte_rhit_hi_lo[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              :       assign ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_hi[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</span>
<span id="L265"><span class="lineNum">     265</span>              :                                                     ({8{ld_byte_rhit_hi_hi[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span>              :       // Final muxing between m/r</span>
<span id="L268"><span class="lineNum">     268</span>              :       assign ld_fwddata_lo[(8*i)+7:(8*i)] = ld_byte_rhit_lo[i]    ? ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] : ld_fwddata_buf_lo[(8*i)+7:(8*i)];</span>
<span id="L269"><span class="lineNum">     269</span>              : </span>
<span id="L270"><span class="lineNum">     270</span>              :       assign ld_fwddata_hi[(8*i)+7:(8*i)] = ld_byte_rhit_hi[i]    ? ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] : ld_fwddata_buf_hi[(8*i)+7:(8*i)];</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              :    end</span>
<span id="L273"><span class="lineNum">     273</span>              : </span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaGNC tlaBgGNC">           6 :    always_comb begin</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC">           6 :       ld_full_hit_lo_m = 1'b1;</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaGNC">           6 :       ld_full_hit_hi_m = 1'b1;</span></span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC">           6 :       for (int i=0; i&lt;4; i++) begin</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">          24 :          ld_full_hit_lo_m &amp;= (ld_byte_hit_lo[i] | ~ldst_byteen_lo_m[i]);</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">          24 :          ld_full_hit_hi_m &amp;= (ld_byte_hit_hi[i] | ~ldst_byteen_hi_m[i]);</span></span>
<span id="L280"><span class="lineNum">     280</span>              :       end</span>
<span id="L281"><span class="lineNum">     281</span>              :    end</span>
<span id="L282"><span class="lineNum">     282</span>              : </span>
<span id="L283"><span class="lineNum">     283</span>              :    // This will be high if all the bytes of load hit the stores in pipe/write buffer (m/r/wrbuf)</span>
<span id="L284"><span class="lineNum">     284</span>              :    assign ld_full_hit_m = ld_full_hit_lo_m &amp; ld_full_hit_hi_m &amp; lsu_busreq_m &amp; lsu_pkt_m.load &amp; ~is_sideeffects_m;</span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span>              :    assign ld_fwddata_m[63:0] = 64'({ld_fwddata_hi[31:0], ld_fwddata_lo[31:0]} &gt;&gt; (8*lsu_addr_m[1:0]));</span>
<span id="L287"><span class="lineNum">     287</span>              :    assign bus_read_data_m[31:0]                        = ld_fwddata_m[31:0];</span>
<span id="L288"><span class="lineNum">     288</span>              : </span>
<span id="L289"><span class="lineNum">     289</span>              :    // Fifo flops</span>
<span id="L290"><span class="lineNum">     290</span>              : </span>
<span id="L291"><span class="lineNum">     291</span>              :    rvdff #(.WIDTH(1)) clken_ff (.din(lsu_bus_clk_en), .dout(lsu_bus_clk_en_q), .clk(active_clk), .*);</span>
<span id="L292"><span class="lineNum">     292</span>              : </span>
<span id="L293"><span class="lineNum">     293</span>              :    rvdff #(.WIDTH(1)) is_sideeffects_rff (.din(is_sideeffects_m), .dout(is_sideeffects_r), .clk(lsu_c1_r_clk), .*);</span>
<span id="L294"><span class="lineNum">     294</span>              : </span>
<span id="L295"><span class="lineNum">     295</span>              :    rvdff #(4) lsu_byten_rff (.*, .din(ldst_byteen_m[3:0]), .dout(ldst_byteen_r[3:0]), .clk(lsu_c1_r_clk));</span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span>              :   // Assertion to check AXI write address is aligned to size</span>
<span id="L300"><span class="lineNum">     300</span>              :   property lsu_axi_awaddr_aligned;</span>
<span id="L301"><span class="lineNum">     301</span>              :     @(posedge lsu_busm_clk) disable iff(~rst_l) lsu_axi_awvalid |-&gt; ((lsu_axi_awsize[2:0] == 3'h0)                                   |</span>
<span id="L302"><span class="lineNum">     302</span>              :                                                                      ((lsu_axi_awsize[2:0] == 3'h1) &amp; (lsu_axi_awaddr[0] == 1'b0))   |</span>
<span id="L303"><span class="lineNum">     303</span>              :                                                                      ((lsu_axi_awsize[2:0] == 3'h2) &amp; (lsu_axi_awaddr[1:0] == 2'b0)) |</span>
<span id="L304"><span class="lineNum">     304</span>              :                                                                      ((lsu_axi_awsize[2:0] == 3'h3) &amp; (lsu_axi_awaddr[2:0] == 3'b0)));</span>
<span id="L305"><span class="lineNum">     305</span>              :   endproperty</span>
<span id="L306"><span class="lineNum">     306</span>              :   assert_lsu_axi_awaddr_aligned: assert property (lsu_axi_awaddr_aligned) else</span>
<span id="L307"><span class="lineNum">     307</span>              :     $display("Assertion lsu_axi_awaddr_aligned failed: lsu_axi_awvalid=1'b%b, lsu_axi_awsize=3'h%h, lsu_axi_awaddr=32'h%h",lsu_axi_awvalid, lsu_axi_awsize[2:0], lsu_axi_awaddr[31:0]);</span>
<span id="L308"><span class="lineNum">     308</span>              :   // Assertion to check awvalid stays stable during entire bus clock</span>
<span id="L309"><span class="lineNum">     309</span>              : </span>
<span id="L310"><span class="lineNum">     310</span>              :   // Assertion to check AXI read address is aligned to size</span>
<span id="L311"><span class="lineNum">     311</span>              :   property lsu_axi_araddr_aligned;</span>
<span id="L312"><span class="lineNum">     312</span>              :     @(posedge lsu_busm_clk) disable iff(~rst_l) lsu_axi_arvalid |-&gt; ((lsu_axi_arsize[2:0] == 3'h0)                                   |</span>
<span id="L313"><span class="lineNum">     313</span>              :                                                                      ((lsu_axi_arsize[2:0] == 3'h1) &amp; (lsu_axi_araddr[0] == 1'b0))   |</span>
<span id="L314"><span class="lineNum">     314</span>              :                                                                      ((lsu_axi_arsize[2:0] == 3'h2) &amp; (lsu_axi_araddr[1:0] == 2'b0)) |</span>
<span id="L315"><span class="lineNum">     315</span>              :                                                                      ((lsu_axi_arsize[2:0] == 3'h3) &amp; (lsu_axi_araddr[2:0] == 3'b0)));</span>
<span id="L316"><span class="lineNum">     316</span>              :   endproperty</span>
<span id="L317"><span class="lineNum">     317</span>              :   assert_lsu_axi_araddr_aligned: assert property (lsu_axi_araddr_aligned) else</span>
<span id="L318"><span class="lineNum">     318</span>              :     $display("Assertion lsu_axi_araddr_aligned failed: lsu_axi_awvalid=1'b%b, lsu_axi_awsize=3'h%h, lsu_axi_araddr=32'h%h",lsu_axi_awvalid, lsu_axi_awsize[2:0], lsu_axi_araddr[31:0]);</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              :   // Assertion to check awvalid stays stable during entire bus clock</span>
<span id="L321"><span class="lineNum">     321</span>              :  property lsu_axi_awvalid_stable;</span>
<span id="L322"><span class="lineNum">     322</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid != $past(lsu_axi_awvalid)) |-&gt; ($past(lsu_bus_clk_en) | dec_tlu_force_halt);</span>
<span id="L323"><span class="lineNum">     323</span>              :   endproperty</span>
<span id="L324"><span class="lineNum">     324</span>              :   assert_lsu_axi_awvalid_stable: assert property (lsu_axi_awvalid_stable) else</span>
<span id="L325"><span class="lineNum">     325</span>              :      $display("LSU AXI awvalid changed in middle of bus clock");</span>
<span id="L326"><span class="lineNum">     326</span>              : </span>
<span id="L327"><span class="lineNum">     327</span>              :   // Assertion to check awid stays stable during entire bus clock</span>
<span id="L328"><span class="lineNum">     328</span>              :   property lsu_axi_awid_stable;</span>
<span id="L329"><span class="lineNum">     329</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awid[pt.LSU_BUS_TAG-1:0] != $past(lsu_axi_awid[pt.LSU_BUS_TAG-1:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L330"><span class="lineNum">     330</span>              :   endproperty</span>
<span id="L331"><span class="lineNum">     331</span>              :   assert_lsu_axi_awid_stable: assert property (lsu_axi_awid_stable) else</span>
<span id="L332"><span class="lineNum">     332</span>              :      $display("LSU AXI awid changed in middle of bus clock");</span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span>              :   // Assertion to check awaddr stays stable during entire bus clock</span>
<span id="L335"><span class="lineNum">     335</span>              :   property lsu_axi_awaddr_stable;</span>
<span id="L336"><span class="lineNum">     336</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awaddr[31:0] != $past(lsu_axi_awaddr[31:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L337"><span class="lineNum">     337</span>              :   endproperty</span>
<span id="L338"><span class="lineNum">     338</span>              :   assert_lsu_axi_awaddr_stable: assert property (lsu_axi_awaddr_stable) else</span>
<span id="L339"><span class="lineNum">     339</span>              :      $display("LSU AXI awaddr changed in middle of bus clock");</span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span>              :   // Assertion to check awsize stays stable during entire bus clock</span>
<span id="L342"><span class="lineNum">     342</span>              :   property lsu_axi_awsize_stable;</span>
<span id="L343"><span class="lineNum">     343</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awsize[2:0] != $past(lsu_axi_awsize[2:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L344"><span class="lineNum">     344</span>              :   endproperty</span>
<span id="L345"><span class="lineNum">     345</span>              :   assert_lsu_axi_awsize_stable: assert property (lsu_axi_awsize_stable) else</span>
<span id="L346"><span class="lineNum">     346</span>              :      $display("LSU AXI awsize changed in middle of bus clock");</span>
<span id="L347"><span class="lineNum">     347</span>              : </span>
<span id="L348"><span class="lineNum">     348</span>              :   // Assertion to check wstrb stays stable during entire bus clock</span>
<span id="L349"><span class="lineNum">     349</span>              :   property lsu_axi_wstrb_stable;</span>
<span id="L350"><span class="lineNum">     350</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_wvalid &amp; (lsu_axi_wstrb[7:0] != $past(lsu_axi_wstrb[7:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L351"><span class="lineNum">     351</span>              :   endproperty</span>
<span id="L352"><span class="lineNum">     352</span>              :   assert_lsu_axi_wstrb_stable: assert property (lsu_axi_wstrb_stable) else</span>
<span id="L353"><span class="lineNum">     353</span>              :      $display("LSU AXI wstrb changed in middle of bus clock");</span>
<span id="L354"><span class="lineNum">     354</span>              : </span>
<span id="L355"><span class="lineNum">     355</span>              :   // Assertion to check wdata stays stable during entire bus clock</span>
<span id="L356"><span class="lineNum">     356</span>              :   property lsu_axi_wdata_stable;</span>
<span id="L357"><span class="lineNum">     357</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_wvalid &amp; (lsu_axi_wdata[63:0] != $past(lsu_axi_wdata[63:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L358"><span class="lineNum">     358</span>              :   endproperty</span>
<span id="L359"><span class="lineNum">     359</span>              :   assert_lsu_axi_wdata_stable: assert property (lsu_axi_wdata_stable) else</span>
<span id="L360"><span class="lineNum">     360</span>              :      $display("LSU AXI wdata changed in middle of bus clock");</span>
<span id="L361"><span class="lineNum">     361</span>              : </span>
<span id="L362"><span class="lineNum">     362</span>              :   // Assertion to check awvalid stays stable during entire bus clock</span>
<span id="L363"><span class="lineNum">     363</span>              :   property lsu_axi_arvalid_stable;</span>
<span id="L364"><span class="lineNum">     364</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid != $past(lsu_axi_arvalid)) |-&gt; ($past(lsu_bus_clk_en) | dec_tlu_force_halt);</span>
<span id="L365"><span class="lineNum">     365</span>              :   endproperty</span>
<span id="L366"><span class="lineNum">     366</span>              :   assert_lsu_axi_arvalid_stable: assert property (lsu_axi_arvalid_stable) else</span>
<span id="L367"><span class="lineNum">     367</span>              :      $display("LSU AXI awvalid changed in middle of bus clock");</span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span>              :   // Assertion to check awid stays stable during entire bus clock</span>
<span id="L370"><span class="lineNum">     370</span>              :   property lsu_axi_arid_stable;</span>
<span id="L371"><span class="lineNum">     371</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid &amp; (lsu_axi_arid[pt.LSU_BUS_TAG-1:0] != $past(lsu_axi_arid[pt.LSU_BUS_TAG-1:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L372"><span class="lineNum">     372</span>              :   endproperty</span>
<span id="L373"><span class="lineNum">     373</span>              :   assert_lsu_axi_arid_stable: assert property (lsu_axi_arid_stable) else</span>
<span id="L374"><span class="lineNum">     374</span>              :      $display("LSU AXI awid changed in middle of bus clock");</span>
<span id="L375"><span class="lineNum">     375</span>              : </span>
<span id="L376"><span class="lineNum">     376</span>              :   // Assertion to check awaddr stays stable during entire bus clock</span>
<span id="L377"><span class="lineNum">     377</span>              :   property lsu_axi_araddr_stable;</span>
<span id="L378"><span class="lineNum">     378</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid &amp; (lsu_axi_araddr[31:0] != $past(lsu_axi_araddr[31:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L379"><span class="lineNum">     379</span>              :   endproperty</span>
<span id="L380"><span class="lineNum">     380</span>              :   assert_lsu_axi_araddr_stable: assert property (lsu_axi_araddr_stable) else</span>
<span id="L381"><span class="lineNum">     381</span>              :      $display("LSU AXI awaddr changed in middle of bus clock");</span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span>              :   // Assertion to check awsize stays stable during entire bus clock</span>
<span id="L384"><span class="lineNum">     384</span>              :   property lsu_axi_arsize_stable;</span>
<span id="L385"><span class="lineNum">     385</span>              :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_arsize[2:0] != $past(lsu_axi_arsize[2:0]))) |-&gt; $past(lsu_bus_clk_en);</span>
<span id="L386"><span class="lineNum">     386</span>              :   endproperty</span>
<span id="L387"><span class="lineNum">     387</span>              :   assert_lsu_axi_arsize_stable: assert property (lsu_axi_arsize_stable) else</span>
<span id="L388"><span class="lineNum">     388</span>              :      $display("LSU AXI awsize changed in middle of bus clock");</span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span>              : `endif</span>
<span id="L391"><span class="lineNum">     391</span>              : </span>
<span id="L392"><span class="lineNum">     392</span>              : endmodule // el2_lsu_bus_intf</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
