# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sensor_otico_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Modifying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# -- Giving up waiting on lock. Lockfile is "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock".
# ** Error: WriteIniString C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini failed: 2
# Error in macro ./sensor_otico_run_msim_gate_verilog.do line 6
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Modifying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# -- Giving up waiting on lock. Lockfile is "C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini_lock".
# ** Error: WriteIniString C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini failed: 2
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 29)
#     invoked from within
# "vmap work gate_work"
vlib work
vlog -reportprogress 300 -work work C:/Users/antenor/OneDrive/Documentos/GitHub/fpga/cnc_2417_sensor_otico/simulation/questa/sensor_otico.vo
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:08:18 on Feb 25,2024
# vlog -reportprogress 300 -work work C:/Users/antenor/OneDrive/Documentos/GitHub/fpga/cnc_2417_sensor_otico/simulation/questa/sensor_otico.vo 
# -- Compiling module sensor_otico
# -- Compiling module hard_block
# 
# Top level modules:
# 	sensor_otico
# End time: 21:08:19 on Feb 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
