<profile>

<section name = "Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s'" level="0">
<item name = "Date">Thu May 16 18:20:27 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">alveo_hls4ml</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.922 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">76, 76, 0.304 us, 0.304 us, 76, 76, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LinearLoop">74, 74, 3, 1, 1, 73, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_fu_140_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_condition_172">and, 0, 0, 2, 1, 1</column>
<column name="overflow_317_fu_303_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_318_fu_405_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_319_fu_507_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_201_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_317_fu_327_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_318_fu_429_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_319_fu_531_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_225_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_fu_134_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln878_64_fu_285_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln878_65_fu_387_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln878_66_fu_489_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln878_fu_183_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln896_64_fu_315_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln896_65_fu_417_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln896_66_fu_519_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln896_fu_213_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln346_317_fu_341_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln346_318_fu_443_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln346_319_fu_545_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln346_fu_239_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln895_317_fu_291_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln895_318_fu_393_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln895_319_fu_495_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln895_fu_189_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln896_317_fu_321_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln896_318_fu_423_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln896_319_fu_525_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln896_fu_219_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_data_V_1529_fu_347_p3">select, 0, 0, 16, 1, 16</column>
<column name="out_data_V_1531_fu_449_p3">select, 0, 0, 16, 1, 16</column>
<column name="out_data_V_1533_fu_551_p3">select, 0, 0, 16, 1, 16</column>
<column name="out_data_V_fu_245_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln346_444_fu_231_p3">select, 0, 0, 17, 1, 15</column>
<column name="select_ln346_445_fu_435_p3">select, 0, 0, 17, 1, 15</column>
<column name="select_ln346_446_fu_537_p3">select, 0, 0, 17, 1, 15</column>
<column name="select_ln346_fu_333_p3">select, 0, 0, 17, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln895_381_fu_297_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln895_382_fu_399_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln895_383_fu_501_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln895_fu_195_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln896_573_fu_309_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln896_574_fu_411_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln896_575_fu_513_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln896_fu_207_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 7, 14</column>
<column name="i_fu_70">9, 2, 7, 14</column>
<column name="layer23_out_0_blk_n">9, 2, 1, 2</column>
<column name="layer23_out_1_blk_n">9, 2, 1, 2</column>
<column name="layer23_out_2_blk_n">9, 2, 1, 2</column>
<column name="layer23_out_3_blk_n">9, 2, 1, 2</column>
<column name="layer26_out_0_blk_n">9, 2, 1, 2</column>
<column name="layer26_out_1_blk_n">9, 2, 1, 2</column>
<column name="layer26_out_2_blk_n">9, 2, 1, 2</column>
<column name="layer26_out_3_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_70">7, 0, 7, 0</column>
<column name="out_data_V_1529_reg_575">16, 0, 16, 0</column>
<column name="out_data_V_1531_reg_580">16, 0, 16, 0</column>
<column name="out_data_V_1533_reg_585">16, 0, 16, 0</column>
<column name="out_data_V_reg_570">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, linear&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 4, 0, 0&gt;, linear_config23&gt;, return value</column>
<column name="layer26_out_0_dout">in, 16, ap_fifo, layer26_out_0, pointer</column>
<column name="layer26_out_0_num_data_valid">in, 8, ap_fifo, layer26_out_0, pointer</column>
<column name="layer26_out_0_fifo_cap">in, 8, ap_fifo, layer26_out_0, pointer</column>
<column name="layer26_out_0_empty_n">in, 1, ap_fifo, layer26_out_0, pointer</column>
<column name="layer26_out_0_read">out, 1, ap_fifo, layer26_out_0, pointer</column>
<column name="layer26_out_1_dout">in, 16, ap_fifo, layer26_out_1, pointer</column>
<column name="layer26_out_1_num_data_valid">in, 8, ap_fifo, layer26_out_1, pointer</column>
<column name="layer26_out_1_fifo_cap">in, 8, ap_fifo, layer26_out_1, pointer</column>
<column name="layer26_out_1_empty_n">in, 1, ap_fifo, layer26_out_1, pointer</column>
<column name="layer26_out_1_read">out, 1, ap_fifo, layer26_out_1, pointer</column>
<column name="layer26_out_2_dout">in, 16, ap_fifo, layer26_out_2, pointer</column>
<column name="layer26_out_2_num_data_valid">in, 8, ap_fifo, layer26_out_2, pointer</column>
<column name="layer26_out_2_fifo_cap">in, 8, ap_fifo, layer26_out_2, pointer</column>
<column name="layer26_out_2_empty_n">in, 1, ap_fifo, layer26_out_2, pointer</column>
<column name="layer26_out_2_read">out, 1, ap_fifo, layer26_out_2, pointer</column>
<column name="layer26_out_3_dout">in, 16, ap_fifo, layer26_out_3, pointer</column>
<column name="layer26_out_3_num_data_valid">in, 8, ap_fifo, layer26_out_3, pointer</column>
<column name="layer26_out_3_fifo_cap">in, 8, ap_fifo, layer26_out_3, pointer</column>
<column name="layer26_out_3_empty_n">in, 1, ap_fifo, layer26_out_3, pointer</column>
<column name="layer26_out_3_read">out, 1, ap_fifo, layer26_out_3, pointer</column>
<column name="layer23_out_0_din">out, 16, ap_fifo, layer23_out_0, pointer</column>
<column name="layer23_out_0_num_data_valid">in, 8, ap_fifo, layer23_out_0, pointer</column>
<column name="layer23_out_0_fifo_cap">in, 8, ap_fifo, layer23_out_0, pointer</column>
<column name="layer23_out_0_full_n">in, 1, ap_fifo, layer23_out_0, pointer</column>
<column name="layer23_out_0_write">out, 1, ap_fifo, layer23_out_0, pointer</column>
<column name="layer23_out_1_din">out, 16, ap_fifo, layer23_out_1, pointer</column>
<column name="layer23_out_1_num_data_valid">in, 8, ap_fifo, layer23_out_1, pointer</column>
<column name="layer23_out_1_fifo_cap">in, 8, ap_fifo, layer23_out_1, pointer</column>
<column name="layer23_out_1_full_n">in, 1, ap_fifo, layer23_out_1, pointer</column>
<column name="layer23_out_1_write">out, 1, ap_fifo, layer23_out_1, pointer</column>
<column name="layer23_out_2_din">out, 16, ap_fifo, layer23_out_2, pointer</column>
<column name="layer23_out_2_num_data_valid">in, 8, ap_fifo, layer23_out_2, pointer</column>
<column name="layer23_out_2_fifo_cap">in, 8, ap_fifo, layer23_out_2, pointer</column>
<column name="layer23_out_2_full_n">in, 1, ap_fifo, layer23_out_2, pointer</column>
<column name="layer23_out_2_write">out, 1, ap_fifo, layer23_out_2, pointer</column>
<column name="layer23_out_3_din">out, 16, ap_fifo, layer23_out_3, pointer</column>
<column name="layer23_out_3_num_data_valid">in, 8, ap_fifo, layer23_out_3, pointer</column>
<column name="layer23_out_3_fifo_cap">in, 8, ap_fifo, layer23_out_3, pointer</column>
<column name="layer23_out_3_full_n">in, 1, ap_fifo, layer23_out_3, pointer</column>
<column name="layer23_out_3_write">out, 1, ap_fifo, layer23_out_3, pointer</column>
</table>
</item>
</section>
</profile>
