***** THE INFORMATION FOR NODES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
SCHMATIC NODE NAME      LAYOUT NODE NAME
I0_OUT0                 2
IN0                     IN0
OUT0                    OUT0
VDD                     VDD

***** THE INFORMATION FOR DEVICES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
 Dev1 INV   I0_OUT0 IN0
:Dev1 INV   I0_OUT0(2) IN0(IN0)
 Dev2 SDW   OUT0 I0_OUT0, I0_OUT0
:Dev2 SDW   OUT0(OUT0) I0_OUT0(2), I0_OUT0(2)
 Dev3 MOS PMOS MT_I1_I2+MT_I1_I9 I0_OUT0, OUT0, VDD
:Dev3 MOS PMOS MT_I1_I2+MT_I1_I9 I0_OUT0(2), OUT0(OUT0), VDD(VDD)
