Release 8.2.02i - xst I.33
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: testbench.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testbench.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testbench"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : testbench
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : testbench.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/ISEexamples/cpu8080/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd" in Library work.
Architecture arch of Entity ps2_kbd is up to date.
Compiling vhdl file "C:/Xilinx/ISEexamples/cpu8080/vga.vhd" in Library work.
Architecture vga_arch of Entity vga is up to date.
Architecture sync_arch of Entity sync is up to date.
Compiling verilog file "vgachr.v" in library work
Module <terminal> compiled
Module <chrmemmap> compiled
Module <chrrom> compiled
Module <scnrom> compiled
Compiling verilog file "cpu8080.v" in library work
Module <scnromu> compiled
Module <cpu8080> compiled
Compiling verilog file "testbench.v" in library work
Module <alu> compiled
Module <testbench> compiled
Module <select> compiled
Module <selectone> compiled
Module <intcontrol> compiled
Compiling verilog include file "test.rom"
Module <rom> compiled
Module <ram> compiled
No errors in compilation
Analysis of file <"testbench.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <testbench> in library <work>.

Analyzing hierarchy for module <select> in library <work>.

Analyzing hierarchy for module <cpu8080> in library <work>.

Analyzing hierarchy for module <rom> in library <work>.

Analyzing hierarchy for module <ram> in library <work>.

Analyzing hierarchy for module <intcontrol> in library <work>.

Analyzing hierarchy for module <terminal> in library <work>.

Analyzing hierarchy for module <selectone> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <chrmemmap> in library <work>.

Analyzing hierarchy for entity <ps2_kbd> in library <work> (architecture <arch>) with generics.
	FREQ = 50000

Analyzing hierarchy for module <scnrom> in library <work>.

Analyzing hierarchy for module <scnromu> in library <work>.

Analyzing hierarchy for entity <vga> in library <work> (architecture <vga_arch>) with generics.
	CLK_DIV = 2
	FIT_TO_SCREEN = true
	FREQ = 50000
	LINES_PER_FRAME = 480
	NUM_RGB_BITS = 3
	PIXEL_WIDTH = 1
	PIXELS_PER_LINE = 640

Analyzing hierarchy for module <chrrom> in library <work>.

Analyzing hierarchy for entity <sync> in library <work> (architecture <sync_arch>) with generics.
	FREQ = 25000
	PERIOD = 32
	START = 26
	VISIBLE = 640
	WIDTH = 4

Analyzing hierarchy for entity <sync> in library <work> (architecture <sync_arch>) with generics.
	FREQ = 31
	PERIOD = 16784
	START = 15700
	VISIBLE = 480
	WIDTH = 64

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testbench>.
Module <testbench> is correct for synthesis.
 
Analyzing module <select> in library <work>.
Module <select> is correct for synthesis.
 
Analyzing module <selectone> in library <work>.
Module <selectone> is correct for synthesis.
 
Analyzing module <cpu8080> in library <work>.
Module <cpu8080> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <rom> in library <work>.
Module <rom> is correct for synthesis.
 
Analyzing module <ram> in library <work>.
Module <ram> is correct for synthesis.
 
Analyzing module <intcontrol> in library <work>.
Module <intcontrol> is correct for synthesis.
 
Analyzing module <terminal> in library <work>.
Module <terminal> is correct for synthesis.
 
Analyzing module <chrmemmap> in library <work>.
Module <chrmemmap> is correct for synthesis.
 
Analyzing generic Entity <vga> in library <work> (Architecture <vga_arch>).
	PIXEL_WIDTH = 1
	PIXELS_PER_LINE = 640
	CLK_DIV = 2
	FIT_TO_SCREEN = true
	FREQ = 50000
	LINES_PER_FRAME = 480
	NUM_RGB_BITS = 3
Entity <vga> analyzed. Unit <vga> generated.

Analyzing generic Entity <sync.1> in library <work> (Architecture <sync_arch>).
	VISIBLE = 640
	FREQ = 25000
	WIDTH = 4
	PERIOD = 32
	START = 26
Entity <sync.1> analyzed. Unit <sync.1> generated.

Analyzing generic Entity <sync.2> in library <work> (Architecture <sync_arch>).
	FREQ = 31
	PERIOD = 16784
	START = 15700
	VISIBLE = 480
	WIDTH = 64
Entity <sync.2> analyzed. Unit <sync.2> generated.

Analyzing module <chrrom> in library <work>.
Module <chrrom> is correct for synthesis.
 
Analyzing generic Entity <ps2_kbd> in library <work> (Architecture <arch>).
	FREQ = 50000
Entity <ps2_kbd> analyzed. Unit <ps2_kbd> generated.

Analyzing module <scnrom> in library <work>.
Module <scnrom> is correct for synthesis.
 
Analyzing module <scnromu> in library <work>.
Module <scnromu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom>.
    Related source file is "testbench.v".
    Found 128x8-bit ROM for signal <$mux0000>.
    Found 8-bit tristate buffer for signal <data>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 Tristate(s).
Unit <rom> synthesized.


Synthesizing Unit <ram>.
    Related source file is "testbench.v".
    Found 1024x8-bit single-port block RAM for signal <ramcore>.
    -----------------------------------------------------------------------
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | fall     |
    |     enA            | connected to signal <select>        | high     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <ram> synthesized.


Synthesizing Unit <intcontrol>.
    Related source file is "testbench.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (falling_edge)                           |
    | Clock enable       | $not0004 (positive)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <data>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0001>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0002>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0003>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0005>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0006>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0007>.
    Found 8-bit register for signal <active>.
    Found 8-bit register for signal <datai>.
    Found 8-bit register for signal <edges>.
    Found 8-bit register for signal <mask>.
    Found 8-bit register for signal <polarity>.
    Found 8-bit register for signal <vbase>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  48 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <intcontrol> synthesized.


Synthesizing Unit <selectone>.
    Related source file is "testbench.v".
WARNING:Xst:647 - Input <addr<9:8>> is never used.
WARNING:Xst:647 - Input <addr<1>> is never used.
WARNING:Xst:737 - Found 6-bit latch for signal <comp>.
WARNING:Xst:737 - Found 8-bit latch for signal <mask>.
WARNING:Xst:737 - Found 8-bit latch for signal <datai>.
    Found 8-bit tristate buffer for signal <data>.
    Found 6-bit comparator equal for signal <$cmp_eq0000> created at line 291.
    Summary:
	inferred   1 Comparator(s).
	inferred   8 Tristate(s).
Unit <selectone> synthesized.


Synthesizing Unit <alu>.
    Related source file is "cpu8080.v".
WARNING:Xst:646 - Signal <resi> is assigned but never used.
    Found 1-bit 8-to-1 multiplexer for signal <cout>.
    Found 1-bit 8-to-1 multiplexer for signal <auxcar>.
    Found 5-bit adder for signal <$add0001> created at line 1514.
    Found 8-bit adder carry out for signal <$addsub0000> created at line 1507.
    Found 4-bit adder carry out for signal <$addsub0001> created at line 1508.
    Found 6-bit subtractor for signal <$sub0000> created at line 1520.
    Found 6-bit subtractor for signal <$sub0001> created at line 1526.
    Found 9-bit subtractor for signal <$sub0002> created at line 1519.
    Found 8-bit xor2 for signal <$xor0000> created at line 1537.
    Found 1-bit xor8 for signal <$xor0002>.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
	inferred   1 Xor(s).
Unit <alu> synthesized.


Synthesizing Unit <ps2_kbd>.
    Related source file is "C:/Xilinx/ISEexamples/cpu8080/ps2_kbd.vhd".
WARNING:Xst:646 - Signal <keyrel_r> is assigned but never used.
    Found 13-bit adder for signal <$addsub0000> created at line 112.
    Found 4-bit up counter for signal <bitcnt_r>.
    Found 1-bit register for signal <error_r>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 13-bit register for signal <timer_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_kbd> synthesized.


Synthesizing Unit <scnrom>.
    Related source file is "vgachr.v".
Unit <scnrom> synthesized.


Synthesizing Unit <scnromu>.
    Related source file is "vgachr.v".
Unit <scnromu> synthesized.


Synthesizing Unit <chrrom>.
    Related source file is "vgachr.v".
    Found 2048x8-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <chrrom> synthesized.


Synthesizing Unit <sync_1>.
    Related source file is "C:/Xilinx/ISEexamples/cpu8080/vga.vhd".
    Found 16-bit adder for signal <$addsub0000> created at line 398.
    Found 1-bit register for signal <blank_r>.
    Found 16-bit register for signal <cnt_r>.
    Found 1-bit register for signal <gate_r>.
    Found 1-bit register for signal <sync_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sync_1> synthesized.


Synthesizing Unit <sync_2>.
    Related source file is "C:/Xilinx/ISEexamples/cpu8080/vga.vhd".
    Found 16-bit adder for signal <$addsub0000> created at line 398.
    Found 1-bit register for signal <blank_r>.
    Found 16-bit register for signal <cnt_r>.
    Found 1-bit register for signal <gate_r>.
    Found 1-bit register for signal <sync_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sync_2> synthesized.


Synthesizing Unit <select>.
    Related source file is "testbench.v".
    Found 1-bit register for signal <bootstrap>.
    Found 8-bit tristate buffer for signal <data>.
    Found 8-bit register for signal <datai>.
    Found 4-bit comparator equal for signal <selacc>.
    Found 4-bit register for signal <seladr>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Tristate(s).
Unit <select> synthesized.


Synthesizing Unit <cpu8080>.
    Related source file is "cpu8080.v".
INFO:Xst:1799 - State 0XXXXX is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 901                                            |
    | Inputs             | 139                                            |
    | Outputs            | 33                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <$mux0043> created at line 309.
    Found 16-bit register for signal <addr>.
    Found 1-bit register for signal <writeio>.
    Found 1-bit register for signal <readio>.
    Found 1-bit register for signal <writemem>.
    Found 1-bit register for signal <readmem>.
    Found 1-bit register for signal <inta>.
    Found 8-bit tristate buffer for signal <data>.
    Found 32-bit adder for signal <$add0001> created at line 491.
    Found 32-bit adder for signal <$add0002> created at line 503.
    Found 32-bit adder for signal <$add0003> created at line 515.
    Found 16-bit adder for signal <$add0004> created at line 975.
    Found 16-bit adder for signal <$add0005> created at line 886.
    Found 32-bit adder for signal <$add0006> created at line 560.
    Found 32-bit adder for signal <$add0007> created at line 548.
    Found 32-bit adder for signal <$add0008> created at line 536.
    Found 17-bit adder for signal <$add0009> created at line 481.
    Found 17-bit adder for signal <$addsub0000>.
    Found 17-bit adder for signal <$addsub0001>.
    Found 17-bit adder for signal <$addsub0002>.
    Found 8-bit adder for signal <$addsub0003>.
    Found 8-bit addsub for signal <$addsub0004>.
    Found 8-bit addsub for signal <$addsub0005>.
    Found 8-bit addsub for signal <$addsub0006>.
    Found 16-bit adder for signal <$addsub0007> created at line 1046.
    Found 6-bit adder for signal <$addsub0008>.
    Found 16-bit adder for signal <$addsub0009> created at line 1087.
    Found 8-bit adder carry out for signal <$addsub0010>.
    Found 4-bit adder carry out for signal <$addsub0011> created at line 356.
    Found 8-bit adder carry out for signal <$addsub0012>.
    Found 4-bit comparator greater for signal <$cmp_gt0000> created at line 353.
    Found 4-bit comparator greater for signal <$cmp_gt0001> created at line 1324.
    Found 3-bit 4-to-1 multiplexer for signal <$mux0022> created at line 309.
    Found 8-bit 4-to-1 multiplexer for signal <$mux0023> created at line 309.
    Found 3-bit 4-to-1 multiplexer for signal <$mux0025> created at line 309.
    Found 8-bit 4-to-1 multiplexer for signal <$mux0031> created at line 309.
    Found 3-bit 4-to-1 multiplexer for signal <$mux0045>.
    Found 3-bit 4-to-1 multiplexer for signal <$mux0050> created at line 313.
    Found 8-bit 4-to-1 multiplexer for signal <$mux0051>.
    Found 16-bit adder for signal <$share0000> created at line 309.
    Found 16-bit addsub for signal <$share0006> created at line 309.
    Found 32-bit subtractor for signal <$sub0000> created at line 536.
    Found 32-bit subtractor for signal <$sub0001> created at line 548.
    Found 32-bit subtractor for signal <$sub0002> created at line 560.
    Found 16-bit subtractor for signal <$sub0003> created at line 757.
    Found 1-bit register for signal <alucin>.
    Found 8-bit register for signal <aluopra>.
    Found 8-bit register for signal <aluoprb>.
    Found 3-bit register for signal <alusel>.
    Found 1-bit register for signal <auxcar>.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <dataeno>.
    Found 8-bit register for signal <datao>.
    Found 1-bit register for signal <ei>.
    Found 1-bit register for signal <eienb>.
    Found 1-bit register for signal <intcyc>.
    Found 8-bit register for signal <opcode>.
    Found 1-bit register for signal <parity>.
    Found 16-bit register for signal <pc>.
    Found 2-bit register for signal <popdes>.
    Found 16-bit register for signal <raddrhold>.
    Found 8-bit register for signal <rdatahold>.
    Found 8-bit register for signal <rdatahold2>.
    Found 3-bit register for signal <regd>.
    Found 64-bit register for signal <regfil>.
    Found 1-bit register for signal <sign>.
    Found 16-bit register for signal <sp>.
    Found 6-bit register for signal <statesel>.
    Found 16-bit register for signal <waddrhold>.
    Found 8-bit register for signal <wdatahold>.
    Found 8-bit register for signal <wdatahold2>.
    Found 1-bit register for signal <zero>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred 237 D-type flip-flop(s).
	inferred  34 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  52 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu8080> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/Xilinx/ISEexamples/cpu8080/vga.vhd".
WARNING:Xst:646 - Signal <line_cnt> is assigned but never used.
WARNING:Xst:646 - Signal <pixel_cnt<15:4>> is assigned but never used.
    Found 3-bit register for signal <blank_r>.
    Found 1-bit register for signal <cke>.
    Found 8-bit up counter for signal <clk_div_cnt>.
    Found 1-bit register for signal <eof_r>.
    Found 3-bit register for signal <hsync_r>.
    Found 16-bit register for signal <pixel_data_r>.
    Found 1-bit register for signal <rd_r>.
    Found 9-bit register for signal <rgb_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  34 D-type flip-flop(s).
Unit <vga> synthesized.


Synthesizing Unit <chrmemmap>.
    Related source file is "vgachr.v".
WARNING:Xst:646 - Signal <blank> is assigned but never used.
    Found 1920x8-bit single-port block RAM for signal <scnbuf>.
    -----------------------------------------------------------------------
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    Found 1920x8-bit dual-port distributed RAM for signal <scnbuf>.
    -----------------------------------------------------------------------
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:1442 - HDL ADVISOR - The RAM contents appears to be read asynchronously. A synchronous read would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <fchsta> of Case statement line 654 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <fchsta> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <fchsta>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | $not0008 (positive)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "vgachr.v" line 706: The result of a 9x6-bit multiplication is partially used. Only the 11 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit tristate buffer for signal <data>.
    Found 11-bit adder for signal <$add0000> created at line 699.
    Found 9-bit subtractor for signal <$addsub0000> created at line 706.
    Found 11-bit adder for signal <$addsub0001> created at line 706.
    Found 11-bit comparator equal for signal <$cmp_eq0003> created at line 662.
    Found 7-bit comparator greatequal for signal <$cmp_ge0000> created at line 635.
    Found 5-bit comparator greatequal for signal <$cmp_ge0001> created at line 639.
    Found 7-bit comparator less for signal <$cmp_lt0000> created at line 635.
    Found 5-bit comparator less for signal <$cmp_lt0001> created at line 639.
    Found 8-bit comparator less for signal <$cmp_lt0002> created at line 706.
    Found 9x6-bit multiplier for signal <$mult0002> created at line 706.
    Found 7-bit up counter for signal <chrcnt>.
    Found 8-bit register for signal <curchr>.
    Found 5-bit up counter for signal <lincnt>.
    Found 8-bit register for signal <pixdatl>.
    Found 16-bit register for signal <pixeldata>.
    Found 5-bit up counter for signal <rowcnt>.
    Found 11-bit up accumulator for signal <scnadr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred   3 Counter(s).
	inferred   1 Accumulator(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   6 Comparator(s).
	inferred   8 Tristate(s).
Unit <chrmemmap> synthesized.


Synthesizing Unit <terminal>.
    Related source file is "vgachr.v".
WARNING:Xst:646 - Signal <parity> is assigned but never used.
WARNING:Xst:646 - Signal <error> is assigned but never used.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 296 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 60                                             |
    | Inputs             | 18                                             |
    | Outputs            | 15                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0100                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x11-bit ROM for signal <$mux0014> created at line 296.
    Found 4x1-bit ROM for signal <$mux0015> created at line 296.
    Found 8-bit tristate buffer for signal <data>.
    Found 11-bit adder for signal <$add0002> created at line 470.
    Found 11-bit adder for signal <$addsub0000> created at line 434.
    Found 11-bit adder for signal <$addsub0001>.
    Found 11-bit adder carry out for signal <$addsub0002> created at line 453.
    Found 8-bit comparator greatequal for signal <$cmp_ge0000> created at line 308.
    Found 11-bit comparator greatequal for signal <$cmp_ge0001> created at line 335.
    Found 8-bit comparator greatequal for signal <$cmp_ge0002> created at line 283.
    Found 8-bit comparator greatequal for signal <$cmp_ge0003> created at line 285.
    Found 12-bit comparator greater for signal <$cmp_gt0000> created at line 453.
    Found 11-bit comparator greater for signal <$cmp_gt0001> created at line 347.
    Found 12-bit comparator greater for signal <$cmp_gt0002> created at line 453.
    Found 8-bit comparator lessequal for signal <$cmp_le0000> created at line 283.
    Found 8-bit comparator lessequal for signal <$cmp_le0001> created at line 285.
    Found 11-bit comparator less for signal <$cmp_lt0000> created at line 320.
    Found 11-bit comparator less for signal <$cmp_lt0001> created at line 432.
    Found 11-bit comparator less for signal <$cmp_lt0002> created at line 467.
    Found 11-bit comparator less for signal <$cmp_lt0003> created at line 512.
    Found 11-bit comparator less for signal <$cmp_lt0004> created at line 354.
    Found 11-bit addsub for signal <$share0000> created at line 296.
    Found 1-bit register for signal <capslock>.
    Found 8-bit register for signal <chrdatw>.
    Found 1-bit register for signal <clrrdy>.
    Found 11-bit register for signal <cmaddr>.
    Found 8-bit tristate buffer for signal <cmdata>.
    Found 1-bit register for signal <cmdatae>.
    Found 8-bit register for signal <cmdatai>.
    Found 1-bit register for signal <cmread>.
    Found 1-bit register for signal <cmwrite>.
    Found 11-bit register for signal <cursor>.
    Found 8-bit register for signal <datao>.
    Found 1-bit register for signal <extcod>.
    Found 1-bit register for signal <leftctrl>.
    Found 1-bit register for signal <leftshift>.
    Found 1-bit register for signal <outrdy>.
    Found 1-bit register for signal <relcod>.
    Found 1-bit register for signal <rightctrl>.
    Found 1-bit register for signal <rightshift>.
    Found 1-bit register for signal <scnrdy>.
    Found 11-bit register for signal <tcursor>.
    Found 1-bit register for signal <wrtchr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  71 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred  16 Tristate(s).
Unit <terminal> synthesized.


Synthesizing Unit <testbench>.
    Related source file is "testbench.v".
Unit <testbench> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x8-bit single-port block RAM                      : 1
 1920x8-bit dual-port distributed RAM                  : 1
 1920x8-bit single-port block RAM                      : 1
# ROMs                                                 : 5
 128x8-bit ROM                                         : 1
 2048x8-bit ROM                                        : 1
 4x1-bit ROM                                           : 2
 4x11-bit ROM                                          : 1
# Multipliers                                          : 1
 9x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 53
 11-bit adder                                          : 5
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 13-bit adder                                          : 1
 16-bit adder                                          : 7
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 8
 32-bit adder                                          : 6
 32-bit subtractor                                     : 3
 4-bit adder carry out                                 : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 3
 8-bit addsub                                          : 3
 9-bit adder                                           : 3
 9-bit subtractor                                      : 3
# Counters                                             : 5
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 99
 1-bit register                                        : 49
 10-bit register                                       : 1
 11-bit register                                       : 3
 13-bit register                                       : 1
 16-bit register                                       : 9
 2-bit register                                        : 1
 3-bit register                                        : 4
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 27
 9-bit register                                        : 1
# Latches                                              : 12
 6-bit latch                                           : 4
 8-bit latch                                           : 8
# Comparators                                          : 27
 11-bit comparator equal                               : 1
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 5
 12-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 4
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 3
# Tristates                                            : 12
 8-bit tristate buffer                                 : 12
# Xors                                                 : 2
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <adm3a/state> on signal <state[1:16]> with speed1 encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000100000000000
 0001  | 0100000000000000
 0010  | 0000010000000000
 0011  | 0000001000000000
 0100  | 1000000000000000
 0101  | 0000000100000000
 0110  | 0000000010000000
 0111  | 0000000001000000
 1000  | 0001000000000000
 1001  | 0010000000000000
 1010  | 0000000000100000
 1011  | 0000000000001000
 1100  | 0000000000000100
 1101  | 0000000000000010
 1110  | 0000000000010000
 1111  | 0000000000000001
---------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <adm3a/display/fchsta> on signal <fchsta[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cpu/state> on signal <state[1:36]> with speed1 encoding.
------------------------------------------------
 State  | Encoding
------------------------------------------------
 000001 | 000001000000000000000000000000000000
 000010 | 000000100000000000000000000000000000
 000011 | 100000000000000000000000000000000000
 000100 | 000100000000000000000000000000000000
 000101 | 000000000001000000000000000000000000
 000110 | 010000000000100000000000000000000000
 000111 | 010000001000000000000000000000000000
 001000 | 010000000000000001000000000000000000
 001001 | 010000000000000000010000000000000000
 001010 | 010000000000000000000100000000000000
 001011 | 010000000000000000000010000000000000
 001100 | 000010000000000000001000000000000000
 001101 | 010000000000000000000000000100000000
 001110 | 000000000100000000000000000000000000
 001111 | 000000000000010000000000000000000000
 010000 | 000000000000001000000000000000000000
 010001 | 000010000000000100000000000000000000
 010010 | 000000000010000000000000000000000000
 010011 | 000000000000000000000000000000000100
 010100 | 001010000000000000000000000000000000
 010101 | 010000000000000000000001000000000000
 010110 | 000000000000000000000000000001000000
 010111 | 000000000000000000000000000000000001
 011000 | 010000000000000000000000000010000000
 011001 | 000000000000000000000000000000010000
 011010 | 000000000000000000000000000000100000
 011011 | 000000000000000000000000000000001000
 011100 | 010000000000000000000000000000000010
 011101 | 000010000000000010000000000000000000
 011110 | 000010000000000000000000100000000000
 011111 | 000010000000000000000000001000000000
 0XXXXX | unreached
 100000 | 000010000000000000100000000000000000
 100001 | 000000000000000000000000010000000000
 100010 | 010000010000000000000000000000000000
------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <intc/state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------
Loading device for application Rf_Device from file '3s1000.nph' in environment C:\Xilinx.
WARNING:Xst:2404 -  FFs/Latches <curchr<7:7>> (without init value) have a constant value of 0 in block <chrmemmap>.
WARNING:Xst:2404 -  FFs/Latches <chrdatw<7:7>> (without init value) have a constant value of 0 in block <terminal>.
INFO:Xst:1651 - Address input of ROM <rom/Mrom__mux0000> is tied to register <cpu/addr>.
INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.
WARNING:Xst:1710 - FF/Latch  <datai_0> (without init value) has a constant value of 0 in block <select>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <datai_1> (without init value) has a constant value of 0 in block <select>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <datai_2> (without init value) has a constant value of 0 in block <select>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <datai_3> (without init value) has a constant value of 0 in block <select>.
INFO:Xst:2261 - The FF/Latch <rgb_r_0> in Unit <vga> is equivalent to the following 8 FFs/Latches, which will be removed : <rgb_r_1> <rgb_r_2> <rgb_r_3> <rgb_r_4> <rgb_r_5> <rgb_r_6> <rgb_r_7> <rgb_r_8> 
WARNING:Xst:1291 - FF/Latch <blank_r_3> is unconnected in block <vgai>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 4
 1024x8-bit single-port block RAM                      : 1
 128x8-bit single-port block RAM                       : 1
 1920x8-bit dual-port distributed RAM                  : 1
 1920x8-bit single-port block RAM                      : 1
# ROMs                                                 : 4
 2048x8-bit ROM                                        : 1
 4x1-bit ROM                                           : 2
 4x11-bit ROM                                          : 1
# Multipliers                                          : 1
 9x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 53
 11-bit adder                                          : 5
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 13-bit adder                                          : 1
 16-bit adder                                          : 7
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 8
 32-bit adder                                          : 6
 32-bit subtractor                                     : 3
 4-bit adder carry out                                 : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 3
 8-bit addsub                                          : 3
 9-bit adder                                           : 3
 9-bit subtractor                                      : 3
# Counters                                             : 5
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 552
 Flip-Flops                                            : 552
# Latches                                              : 12
 6-bit latch                                           : 4
 8-bit latch                                           : 8
# Comparators                                          : 27
 11-bit comparator equal                               : 1
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 5
 12-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 4
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 8-bit comparator greatequal                           : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 3
# Xors                                                 : 2
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <chrmemmap>: instances <Mcompar__cmp_ge0000>, <Mcompar__cmp_lt0000> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_7> are dual, second instance is removed
WARNING:Xst:1988 - Unit <chrmemmap>: instances <Mcompar__cmp_ge0001>, <Mcompar__cmp_lt0001> of unit <LPM_COMPARE_6> and unit <LPM_COMPARE_8> are dual, second instance is removed
WARNING:Xst:1989 - Unit <terminal>: instances <Mcompar__cmp_gt0000>, <Mcompar__cmp_gt0002> of unit <LPM_COMPARE_12> are equivalent, second instance is removed
WARNING:Xst:1291 - FF/Latch <lincnt_0> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <lincnt_1> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <lincnt_2> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <lincnt_3> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <lincnt_4> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8401> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8411> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8441> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8421> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8431> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8451> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8461> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8471> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8481> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8491> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8501> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8511> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8521> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8531> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8541> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8551> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8561> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8571> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8581> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8591> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8601> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8611> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8621> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8631> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8641> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8651> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8661> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8671> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8681> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8691> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8701> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8711> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8721> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8751> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8731> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8741> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8761> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8771> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8781> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8791> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8801> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8811> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8821> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8831> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8841> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8851> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8861> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8871> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8881> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8891> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8901> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8911> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8921> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8931> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8941> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8951> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8961> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8971> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8981> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem8991> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9001> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9011> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9021> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9031> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9061> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9041> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9051> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9071> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9081> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9091> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9101> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9111> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9121> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9131> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9141> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9151> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9161> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9171> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9181> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9191> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9201> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9211> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9221> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9231> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9241> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9251> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9261> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9271> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9281> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9291> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9301> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9311> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9321> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9331> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9341> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9371> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9351> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9361> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9381> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9391> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9401> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9411> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9421> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9431> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9441> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9451> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9461> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9471> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9481> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9491> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9521> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9501> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9511> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9531> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9541> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9551> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9561> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9571> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9581> is unconnected in block <chrmemmap>.
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem9591> is unconnected in block <chrmemmap>.
WARNING:Xst:1710 - FF/Latch  <scnadr_0> (without init value) has a constant value of 0 in block <chrmemmap>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <scnadr_1> (without init value) has a constant value of 0 in block <chrmemmap>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <scnadr_2> (without init value) has a constant value of 0 in block <chrmemmap>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <scnadr_3> (without init value) has a constant value of 0 in block <chrmemmap>.
WARNING:Xst:2040 - Unit testbench: 16 multi-source signals are replaced by logic (pull-up yes): adm3a/cmdata<0>, adm3a/cmdata<1>, adm3a/cmdata<2>, adm3a/cmdata<3>, adm3a/cmdata<4>, adm3a/cmdata<5>, adm3a/cmdata<6>, adm3a/cmdata<7>, N185, N187, N189, N1911, N193, N195, N197, N199.
WARNING:Xst:2042 - Unit chrmemmap: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.

Optimizing unit <testbench> ...

Optimizing unit <alu> ...

Optimizing unit <ps2_kbd> ...

Optimizing unit <sync_2> ...

Optimizing unit <sync_1> ...

Optimizing unit <vga> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <adm3a/display/vgai/blank_r_3> is unconnected in block <testbench>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testbench, actual ratio is 32.
FlipFlop adm3a/cmaddr_0 has been replicated 5 time(s)
FlipFlop adm3a/cmaddr_1 has been replicated 5 time(s)
FlipFlop adm3a/cmaddr_2 has been replicated 5 time(s)
FlipFlop adm3a/cmaddr_3 has been replicated 5 time(s)
FlipFlop adm3a/display/chrcnt_0 has been replicated 1 time(s)
FlipFlop adm3a/display/chrcnt_1 has been replicated 1 time(s)
FlipFlop adm3a/display/chrcnt_2 has been replicated 1 time(s)
FlipFlop adm3a/display/chrcnt_3 has been replicated 1 time(s)
FlipFlop adm3a/vgai/sc_r_0 has been replicated 1 time(s)
FlipFlop adm3a/vgai/sc_r_3 has been replicated 1 time(s)
FlipFlop cpu/addr_0 has been replicated 1 time(s)
FlipFlop cpu/addr_1 has been replicated 1 time(s)
FlipFlop cpu/addr_2 has been replicated 2 time(s)
FlipFlop cpu/addr_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <testbench> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <adm3a/state_FFd13> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <cpu/state_FFd1> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 3-bit shift register was found for signal <adm3a/vgai/sc_r_7> and currently occupies 3 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <adm3a/vgai/ps2_clk_r_2> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <adm3a/display/vgai/blank_r_2> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 3-bit shift register was found for signal <adm3a/display/vgai/hsync_r_3> and currently occupies 3 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <testbench> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 606
 Flip-Flops                                            : 606

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testbench.ngr
Top Level Output File Name         : testbench
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 6230
#      GND                         : 1
#      INV                         : 100
#      LUT1                        : 198
#      LUT2                        : 370
#      LUT2_D                      : 38
#      LUT2_L                      : 6
#      LUT3                        : 1142
#      LUT3_D                      : 30
#      LUT3_L                      : 24
#      LUT4                        : 2193
#      LUT4_D                      : 77
#      LUT4_L                      : 238
#      MULT_AND                    : 28
#      MUXCY                       : 619
#      MUXF5                       : 588
#      MUXF6                       : 178
#      MUXF7                       : 62
#      MUXF8                       : 23
#      VCC                         : 1
#      XORCY                       : 314
# FlipFlops/Latches                : 694
#      FD                          : 7
#      FDC                         : 23
#      FDCE                        : 57
#      FDE                         : 311
#      FDE_1                       : 8
#      FDP                         : 6
#      FDPE                        : 21
#      FDR                         : 40
#      FDRE                        : 32
#      FDRE_1                      : 42
#      FDRS                        : 46
#      FDRSE                       : 9
#      FDS                         : 3
#      FDSE                        : 1
#      LDCE                        : 56
#      LDE_1                       : 32
# RAMS                             : 843
#      RAM16X1D                    : 840
#      RAMB16_S9                   : 3
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 52
#      IBUF                        : 2
#      IOBUF                       : 8
#      OBUF                        : 42
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                    2302  out of   7680    29%  
 Number of Slice Flip Flops:           694  out of  15360     4%  
 Number of 4 input LUTs:              6096  out of  15360    39%  
    Number used as logic:             4416
    Number used as RAMs:              1680
 Number of IOs:                         54
 Number of bonded IOBs:                 54  out of    173    31%  
 Number of BRAMs:                        3  out of     24    12%  
 Number of MULT18X18s:                   1  out of     24     4%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)          | Load  |
-----------------------------------------------------+--------------------------------+-------+
clock                                                | BUFGP                          | 1446  |
reset_n                                              | BUFGP                          | 32    |
select1/selectd/_and0000(select1/selectd/_and00001:O)| NONE(*)(select1/selectd/comp_4)| 14    |
select1/selectc/_and0000(select1/selectc/_and00001:O)| NONE(*)(select1/selectc/comp_1)| 14    |
select1/selectb/_and0000(select1/selectb/_and00001:O)| NONE(*)(select1/selectb/mask_5)| 14    |
select1/selecta/_and0000(select1/selecta/_and00001:O)| NONE(*)(select1/selecta/mask_1)| 14    |
-----------------------------------------------------+--------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                     | Load  |
-----------------------------------+-----------------------------------------------------+-------+
reset(reset1_INV_0:O)              | NONE(adm3a/display/vgai/gen_syncs_fit.hsync/cnt_r_4)| 163   |
-----------------------------------+-----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.036ns (Maximum Frequency: 47.538MHz)
   Minimum input arrival time before clock: 8.669ns
   Maximum output required time after clock: 19.931ns
   Maximum combinational path delay: 7.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 21.036ns (frequency: 47.538MHz)
  Total number of paths / destination ports: 235247 / 9275
-------------------------------------------------------------------------
Delay:               10.518ns (Levels of Logic = 6)
  Source:            cpu/addr_10 (FF)
  Destination:       intc/active_7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock falling

  Data Path: cpu/addr_10 to intc/active_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.720   1.029  cpu/addr_10 (cpu/addr_10)
     LUT4:I3->O            1   0.551   0.000  select1/selectc/selectout1511 (N16663)
     MUXF5:I1->O           1   0.360   1.140  select1/selectc/selectout151_f5 (select1/selectc/selectout_map5945)
     LUT4_D:I0->O          9   0.551   1.150  select1/selectc/selectout169 (select1/selectc/selectout_map5947)
     LUT4:I3->O            1   0.551   0.869  intc/_not0027_SW0_1 (intc/_not0027_SW0)
     LUT4_D:I2->O          7   0.551   1.092  intc/_not00161 (N275)
     LUT4:I3->O            1   0.551   0.801  intc/_not00171 (intc/_not0017)
     FDRE_1:CE                 0.602          intc/active_6
    ----------------------------------------
    Total                     10.518ns (4.437ns logic, 6.081ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 576 / 576
-------------------------------------------------------------------------
Offset:              8.669ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       cpu/readmem (FF)
  Destination Clock: clock rising

  Data Path: reset_n to cpu/readmem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          234   0.401   3.010  reset_n_BUFGP (reset_n_BUFGP)
     INV:I->O            351   0.551   3.680  reset1_INV_0 (reset)
     FDRSE:R                   1.026          cpu/writemem
    ----------------------------------------
    Total                      8.669ns (1.978ns logic, 6.691ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'select1/selectd/_and0000'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.474ns (Levels of Logic = 1)
  Source:            data<6> (PAD)
  Destination:       select1/selectd/mask_6 (LATCH)
  Destination Clock: select1/selectd/_and0000 falling

  Data Path: data<6> to select1/selectd/mask_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   0.821   1.450  data_6_IOBUF (N15204)
     LDCE:D                    0.203          select1/selectd/mask_6
    ----------------------------------------
    Total                      2.474ns (1.024ns logic, 1.450ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'select1/selectc/_and0000'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.474ns (Levels of Logic = 1)
  Source:            data<6> (PAD)
  Destination:       select1/selectc/mask_6 (LATCH)
  Destination Clock: select1/selectc/_and0000 falling

  Data Path: data<6> to select1/selectc/mask_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   0.821   1.450  data_6_IOBUF (N15204)
     LDCE:D                    0.203          select1/selectc/mask_6
    ----------------------------------------
    Total                      2.474ns (1.024ns logic, 1.450ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'select1/selectb/_and0000'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.474ns (Levels of Logic = 1)
  Source:            data<6> (PAD)
  Destination:       select1/selectb/mask_6 (LATCH)
  Destination Clock: select1/selectb/_and0000 falling

  Data Path: data<6> to select1/selectb/mask_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   0.821   1.450  data_6_IOBUF (N15204)
     LDCE:D                    0.203          select1/selectb/mask_6
    ----------------------------------------
    Total                      2.474ns (1.024ns logic, 1.450ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'select1/selecta/_and0000'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.474ns (Levels of Logic = 1)
  Source:            data<6> (PAD)
  Destination:       select1/selecta/mask_6 (LATCH)
  Destination Clock: select1/selecta/_and0000 falling

  Data Path: data<6> to select1/selecta/mask_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   0.821   1.450  data_6_IOBUF (N15204)
     LDCE:D                    0.203          select1/selecta/mask_6
    ----------------------------------------
    Total                      2.474ns (1.024ns logic, 1.450ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 2401 / 47
-------------------------------------------------------------------------
Offset:              19.931ns (Levels of Logic = 9)
  Source:            cpu/addr_4 (FF)
  Destination:       data<7> (PAD)
  Source Clock:      clock rising

  Data Path: cpu/addr_4 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.720   1.278  cpu/addr_4 (cpu/addr_4)
     LUT4:I1->O            3   0.551   1.246  select1/selacc426 (select1/selacc4_map5253)
     LUT2:I0->O            3   0.551   1.246  select1/selacc454 (select1/selacc)
     LUT4:I0->O            9   0.551   1.124  select1/selecta/_and0001_inv1 (select1/selecta/_and0001_inv)
     MUXF5:S->O            1   0.621   0.869  N185LogicTrst116_f5 (N185LogicTrst1_map5594)
     LUT4:I2->O            1   0.551   0.000  N185LogicTrst142_SW01 (N16749)
     MUXF5:I1->O           1   0.360   1.140  N185LogicTrst142_SW0_f5 (N16357)
     LUT4:I0->O           16   0.551   1.576  N185LogicTrst142 (N2511)
     LUT3:I0->O            1   0.551   0.801  N197LogicTrst114 (data_1_IOBUF)
     IOBUF:I->IO               5.644          data_1_IOBUF (data<1>)
    ----------------------------------------
    Total                     19.931ns (10.651ns logic, 9.280ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'select1/selectc/_and0000'
  Total number of paths / destination ports: 648 / 8
-------------------------------------------------------------------------
Offset:              19.540ns (Levels of Logic = 9)
  Source:            select1/selectc/mask_1 (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      select1/selectc/_and0000 falling

  Data Path: select1/selectc/mask_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             7   0.633   1.261  select1/selectc/mask_1 (select1/selectc/mask_1)
     LUT4:I1->O            1   0.551   0.000  select1/selectc/selectout1511 (N16663)
     MUXF5:I1->O           1   0.360   1.140  select1/selectc/selectout151_f5 (select1/selectc/selectout_map5945)
     LUT4_D:I0->O          9   0.551   1.150  select1/selectc/selectout169 (select1/selectc/selectout_map5947)
     LUT4_D:I3->O         28   0.551   2.169  intc/_not0027_SW0 (intc/_and0009)
     LUT4:I0->O            1   0.551   0.000  N185LogicTrst142_SW01 (N16749)
     MUXF5:I1->O           1   0.360   1.140  N185LogicTrst142_SW0_f5 (N16357)
     LUT4:I0->O           16   0.551   1.576  N185LogicTrst142 (N2511)
     LUT3:I0->O            1   0.551   0.801  N197LogicTrst114 (data_1_IOBUF)
     IOBUF:I->IO               5.644          data_1_IOBUF (data<1>)
    ----------------------------------------
    Total                     19.540ns (10.303ns logic, 9.237ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'select1/selectb/_and0000'
  Total number of paths / destination ports: 840 / 8
-------------------------------------------------------------------------
Offset:              19.033ns (Levels of Logic = 10)
  Source:            select1/selectb/comp_1 (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      select1/selectb/_and0000 falling

  Data Path: select1/selectb/comp_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.633   1.246  select1/selectb/comp_1 (select1/selectb/comp_1)
     LUT4:I0->O            1   0.551   0.000  select1/select248_SW02 (N16686)
     MUXF5:I0->O           2   0.360   1.072  select1/select248_SW0_f5 (N15841)
     LUT4:I1->O            1   0.551   0.000  select1/select2482 (N16688)
     MUXF5:I0->O           2   0.360   1.216  select1/select248_f5 (select1/select2_map5401)
     LUT4:I0->O            9   0.551   1.319  ram/_and0000_inv1 (ram/_and0000_inv)
     LUT4:I1->O            1   0.551   0.000  N185LogicTrst142_SW01 (N16749)
     MUXF5:I1->O           1   0.360   1.140  N185LogicTrst142_SW0_f5 (N16357)
     LUT4:I0->O           16   0.551   1.576  N185LogicTrst142 (N2511)
     LUT3:I0->O            1   0.551   0.801  N197LogicTrst114 (data_1_IOBUF)
     IOBUF:I->IO               5.644          data_1_IOBUF (data<1>)
    ----------------------------------------
    Total                     19.033ns (10.663ns logic, 8.370ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'select1/selecta/_and0000'
  Total number of paths / destination ports: 840 / 8
-------------------------------------------------------------------------
Offset:              18.339ns (Levels of Logic = 8)
  Source:            select1/selecta/mask_1 (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      select1/selecta/_and0000 falling

  Data Path: select1/selecta/mask_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             7   0.633   1.405  select1/selecta/mask_1 (select1/selecta/mask_1)
     LUT4:I0->O            1   0.551   0.000  _and0000_inv181 (N16644)
     MUXF5:I1->O           1   0.360   1.140  _and0000_inv18_f5 (_and0000_inv_map5463)
     LUT4:I0->O            1   0.551   1.140  _and0000_inv108 (_and0000_inv_map5490)
     LUT4:I0->O            9   0.551   1.124  _and0000_inv211 (_and0000_inv)
     MUXF5:S->O            1   0.621   1.140  N185LogicTrst142_SW0_f5 (N16357)
     LUT4:I0->O           16   0.551   1.576  N185LogicTrst142 (N2511)
     LUT3:I0->O            1   0.551   0.801  N197LogicTrst114 (data_1_IOBUF)
     IOBUF:I->IO               5.644          data_1_IOBUF (data<1>)
    ----------------------------------------
    Total                     18.339ns (10.013ns logic, 8.326ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'select1/selectd/_and0000'
  Total number of paths / destination ports: 624 / 8
-------------------------------------------------------------------------
Offset:              17.613ns (Levels of Logic = 8)
  Source:            select1/selectd/mask_1 (LATCH)
  Destination:       data<7> (PAD)
  Source Clock:      select1/selectd/_and0000 falling

  Data Path: select1/selectd/mask_1 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             7   0.633   1.261  select1/selectd/mask_1 (select1/selectd/mask_1)
     LUT4:I1->O            1   0.551   0.000  select1/selectd/selectout791 (N16624)
     MUXF5:I1->O           1   0.360   1.140  select1/selectd/selectout79_f5 (select1/selectd/selectout_map5291)
     LUT4_D:I0->O          9   0.551   1.319  select1/selectd/selectout169 (select1/selectd/selectout_map5318)
     LUT4:I1->O            1   0.551   1.140  N185LogicTrst1231_SW0_SW0 (N16367)
     LUT4:I0->O            1   0.551   1.140  N185LogicTrst1231_SW0 (N16227)
     LUT4:I0->O            1   0.551   0.869  N185LogicTrst1231 (N185LogicTrst_map5739)
     LUT3:I2->O            1   0.551   0.801  N185LogicTrst1291 (data_7_IOBUF)
     IOBUF:I->IO               5.644          data_7_IOBUF (data<7>)
    ----------------------------------------
    Total                     17.613ns (9.943ns logic, 7.670ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_n'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              16.225ns (Levels of Logic = 7)
  Source:            select1/selectb/datai_3 (LATCH)
  Destination:       data<3> (PAD)
  Source Clock:      reset_n falling

  Data Path: select1/selectb/datai_3 to data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.633   0.869  select1/selectb/datai_3 (select1/selectb/datai_3)
     LUT4:I2->O            1   0.551   0.996  N193LogicTrst26 (N193LogicTrst_map5610)
     LUT4:I1->O            1   0.551   0.827  N193LogicTrst34 (N193LogicTrst_map5612)
     LUT4:I3->O            1   0.551   1.140  N193LogicTrst61 (N193LogicTrst_map5618)
     LUT4:I0->O            1   0.551   1.140  N193LogicTrst97_SW0 (N16219)
     LUT4:I0->O            1   0.551   0.869  N193LogicTrst97 (N193LogicTrst_map5625)
     LUT3:I2->O            1   0.551   0.801  N193LogicTrst110 (data_3_IOBUF)
     IOBUF:I->IO               5.644          data_3_IOBUF (data<3>)
    ----------------------------------------
    Total                     16.225ns (9.583ns logic, 6.642ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.342ns (Levels of Logic = 2)
  Source:            ps2_data (PAD)
  Destination:       diag<4> (PAD)

  Data Path: ps2_data to diag<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  ps2_data_IBUF (ps2_data_IBUF)
     OBUF:I->O                 5.644          diag_4_OBUF (diag<4>)
    ----------------------------------------
    Total                      7.342ns (6.465ns logic, 0.877ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
CPU : 254.56 / 254.84 s | Elapsed : 255.00 / 255.00 s
 
--> 

Total memory usage is 236048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  155 (   0 filtered)
Number of infos    :   15 (   0 filtered)

