TimeQuest Timing Analyzer report for UART
Mon Dec 28 14:49:18 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                               ;
+--------------------+----------------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version ;
; Revision Name      ; UART                                                                       ;
; Device Family      ; Cyclone IV E                                                               ;
; Device Name        ; EP4CE115F29C7                                                              ;
; Timing Models      ; Final                                                                      ;
; Delay Model        ; Combined                                                                   ;
; Rise/Fall Delays   ; Enabled                                                                    ;
+--------------------+----------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20798.596  ; 0.05 MHz  ; 0.000 ; 10399.298 ; 50.00      ; 59276     ; 57          ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 104167.368 ; 0.01 MHz  ; 0.000 ; 52083.684 ; 50.00      ; 98959     ; 19          ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 106.52 MHz ; 106.52 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 295.42 MHz ; 295.42 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -7.480 ; -336.892      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.736 ; -15.354       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.316 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.891     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10399.009 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.394 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.480    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.292      ;
; -7.479    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.291      ;
; -7.478    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.290      ;
; -7.477    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.289      ;
; -7.477    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.289      ;
; -7.475    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.287      ;
; -7.474    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 7.286      ;
; -7.250    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.191     ; 7.061      ;
; -4.038    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.848      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.942    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.751      ;
; -3.910    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.714      ;
; -3.909    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.713      ;
; -3.908    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.712      ;
; -3.907    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.711      ;
; -3.906    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.710      ;
; -3.903    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.707      ;
; -3.901    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.705      ;
; -3.901    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.705      ;
; -3.897    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.198     ; 3.701      ;
; -3.785    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.591      ;
; -3.784    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.590      ;
; -3.775    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.585      ;
; -3.736    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.539      ;
; -3.736    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.539      ;
; -3.736    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.539      ;
; -3.735    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.538      ;
; -3.734    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.537      ;
; -3.712    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.522      ;
; -3.709    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.516      ;
; -3.708    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.515      ;
; -3.672    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.479      ;
; -3.625    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.431      ;
; -3.624    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.430      ;
; -3.624    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.430      ;
; -3.624    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.430      ;
; -3.623    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.429      ;
; -3.622    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.428      ;
; -3.621    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.427      ;
; -3.621    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.196     ; 3.427      ;
; -3.488    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.297      ;
; -3.468    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.278      ;
; -3.439    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.249      ;
; -3.427    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.237      ;
; -3.420    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.230      ;
; -3.420    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.230      ;
; -3.418    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.228      ;
; -3.404    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.213      ;
; -3.404    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.213      ;
; -3.401    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.210      ;
; -3.401    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.210      ;
; -3.401    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.210      ;
; -3.401    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.210      ;
; -3.397    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.204      ;
; -3.388    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.198      ;
; -3.379    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.186      ;
; -3.362    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.171      ;
; -3.268    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.077      ;
; -3.260    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.069      ;
; -3.259    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.068      ;
; -3.256    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.065      ;
; -3.247    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.056      ;
; -3.234    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.043      ;
; -3.211    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.018      ;
; -3.209    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 3.016      ;
; -3.157    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.967      ;
; -3.153    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.963      ;
; -3.153    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.963      ;
; -3.104    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.911      ;
; -3.058    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.865      ;
; -2.975    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.784      ;
; -2.967    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.774      ;
; -2.913    ; CONECT:inst5|ENABLE                            ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 2.725      ;
; -2.889    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.698      ;
; -2.813    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.620      ;
; -2.763    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.570      ;
; -2.625    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.432      ;
; -2.621    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.428      ;
; -2.618    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 2.425      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -2.321    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 2.129      ;
; -1.967    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.194     ; 1.775      ;
; -1.810    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 1.611      ;
; 20789.208 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.310      ;
; 20789.209 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.309      ;
; 20789.210 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.308      ;
; 20789.211 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.307      ;
; 20789.211 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.307      ;
; 20789.213 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.305      ;
; 20789.214 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.304      ;
; 20789.383 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.135      ;
; 20789.384 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.076     ; 9.134      ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.736     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.201     ; 1.537      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.519     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.327      ;
; -1.466     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.189     ; 1.279      ;
; -1.187     ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.995      ;
; -1.185     ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.993      ;
; -1.184     ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.992      ;
; -1.183     ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.991      ;
; -1.157     ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.193     ; 0.966      ;
; -1.005     ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.813      ;
; -1.005     ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.813      ;
; -1.004     ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.812      ;
; 104163.983 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 3.303      ;
; 104164.025 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 3.261      ;
; 104164.375 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.911      ;
; 104164.394 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.897      ;
; 104164.475 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.816      ;
; 104164.596 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.690      ;
; 104164.624 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.667      ;
; 104164.652 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.634      ;
; 104164.657 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.629      ;
; 104164.706 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.580      ;
; 104164.766 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.520      ;
; 104164.771 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.515      ;
; 104164.786 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.500      ;
; 104164.791 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.495      ;
; 104164.820 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.466      ;
; 104164.826 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.465      ;
; 104164.840 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.446      ;
; 104164.861 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.425      ;
; 104164.896 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.390      ;
; 104164.901 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.385      ;
; 104164.931 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.360      ;
; 104164.950 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.336      ;
; 104164.967 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.319      ;
; 104165.040 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.246      ;
; 104165.081 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.205      ;
; 104165.101 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.185      ;
; 104165.126 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.092     ; 2.148      ;
; 104165.174 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 2.117      ;
; 104165.211 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.075      ;
; 104165.288 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.998      ;
; 104165.291 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.995      ;
; 104165.382 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 1.909      ;
; 104165.402 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.884      ;
; 104165.405 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.881      ;
; 104165.422 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.864      ;
; 104165.425 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.861      ;
; 104165.486 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.800      ;
; 104165.491 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.795      ;
; 104165.532 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.754      ;
; 104165.535 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.751      ;
; 104165.540 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.746      ;
; 104165.584 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.075     ; 1.707      ;
; 104165.608 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.678      ;
; 104165.613 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.673      ;
; 104165.662 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.624      ;
; 104165.801 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.485      ;
; 104165.923 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.363      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.041 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.245      ;
; 104166.128 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.158      ;
; 104166.142 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.144      ;
; 104166.147 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.139      ;
; 104166.393 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.893      ;
; 104166.485 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.801      ;
; 104166.521 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.521 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.521 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.551 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 0.734      ;
; 104166.552 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.734      ;
; 104166.552 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.734      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.316 ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.718      ;
; 0.316 ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.718      ;
; 0.316 ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.718      ;
; 0.402 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.439 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.705      ;
; 0.482 ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.885      ;
; 0.486 ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.888      ;
; 0.487 ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.889      ;
; 0.488 ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.890      ;
; 0.488 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.754      ;
; 0.488 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.754      ;
; 0.489 ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.891      ;
; 0.497 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.763      ;
; 0.655 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.921      ;
; 0.689 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.955      ;
; 0.691 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.957      ;
; 0.794 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 1.201      ;
; 0.909 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.175      ;
; 0.921 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.187      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 0.966 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.368      ;
; 1.020 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.286      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.064 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 1.460      ;
; 1.075 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.341      ;
; 1.117 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.383      ;
; 1.138 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.404      ;
; 1.154 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.171 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.437      ;
; 1.173 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.439      ;
; 1.208 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.212 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.478      ;
; 1.233 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.499      ;
; 1.237 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.503      ;
; 1.254 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.520      ;
; 1.256 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.522      ;
; 1.278 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.544      ;
; 1.280 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.546      ;
; 1.291 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.562      ;
; 1.307 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.573      ;
; 1.311 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.577      ;
; 1.319 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.585      ;
; 1.387 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.653      ;
; 1.412 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.683      ;
; 1.445 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.711      ;
; 1.484 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.750      ;
; 1.486 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.752      ;
; 1.536 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.802      ;
; 1.645 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.911      ;
; 1.662 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.928      ;
; 1.691 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.957      ;
; 1.696 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.962      ;
; 1.720 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.975      ;
; 1.732 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.998      ;
; 1.742 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.013      ;
; 1.804 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.070      ;
; 1.861 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.132      ;
; 1.863 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.129      ;
; 1.913 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.179      ;
; 1.934 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.200      ;
; 1.995 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.266      ;
; 2.140 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.411      ;
; 2.307 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.578      ;
; 2.340 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.611      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DEL:inst1|CONECT_PRIZNAC                       ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|i[5]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[6]                     ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[3]                     ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[4]                     ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[5]                     ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[2]                     ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[0]                     ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[1]                     ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst1|word_receiver[7]                     ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.443 ; DEL:inst1|j[5]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.466 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.504 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.771      ;
; 0.642 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.645 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.656 ; DEL:inst1|i[0]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.678 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.698 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.965      ;
; 0.830 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.233      ;
; 0.833 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.236      ;
; 0.851 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.117      ;
; 0.913 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.915 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.181      ;
; 0.925 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.192      ;
; 0.947 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.213      ;
; 0.966 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.975 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.990 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 1.004 ; DEL:inst1|k[5]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.270      ;
; 1.019 ; DEL:inst1|BUFF[54]                             ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.285      ;
; 1.027 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.293      ;
; 1.050 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.445      ;
; 1.072 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.475      ;
; 1.073 ; DEL:inst1|i[5]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.339      ;
; 1.078 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.481      ;
; 1.078 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.481      ;
; 1.080 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.483      ;
; 1.096 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.098 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.101 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.103 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.133 ; DEL:inst1|BUFF[4]                              ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.142 ; DEL:inst1|BUFF[30]                             ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.151 ; DEL:inst1|BUFF[46]                             ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.182 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.448      ;
; 1.189 ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.592      ;
; 1.190 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.456      ;
; 1.208 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.474      ;
; 1.213 ; DEL:inst1|BUFF[28]                             ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.480      ;
; 1.219 ; DEL:inst1|BUFF[41]                             ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.486      ;
; 1.221 ; DEL:inst1|BUFF[56]                             ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.226 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; DEL:inst1|BUFF[42]                             ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.231 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.497      ;
; 1.234 ; DEL:inst1|BUFF[48]                             ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.500      ;
; 1.234 ; DEL:inst1|k[3]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.500      ;
; 1.236 ; DEL:inst1|BUFF[20]                             ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; DEL:inst1|BUFF[36]                             ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; DEL:inst1|BUFF[0]                              ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.237 ; DEL:inst1|BUFF[40]                             ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.239 ; DEL:inst1|BUFF[38]                             ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.506      ;
; 1.245 ; DEL:inst1|BUFF[59]                             ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.250 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.250 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.250 ; DEL:inst1|k[1]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.519      ;
; 1.252 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.518      ;
; 1.254 ; DEL:inst1|BUFF[50]                             ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.520      ;
; 1.256 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.257 ; DEL:inst1|BUFF[52]                             ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.523      ;
; 1.258 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.265 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.291 ; DEL:inst1|i[0]                                 ; DEL:inst1|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.301 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.302 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.304 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.304 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.306 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.571      ;
; 1.306 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.571      ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                     ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[0]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[10]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[11]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[12]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[13]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[16]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[17]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[18]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[19]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[1]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[20]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[21]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[22]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[23]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[24]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[25]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[26]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[27]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[29]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[2]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[30]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[31]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[32]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[34]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[35]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[36]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[37]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[3]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[48]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[4]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[50]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[52]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[53]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[54]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[55]         ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[5]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[6]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[7]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[8]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[9]          ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC[0]       ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC_FORM[0]  ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[0]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[1]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[2]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[3]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[4]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[5]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[0]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[1]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[2]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[3]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[4]             ;
; 10399.009 ; 10399.229    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[5]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[14]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[15]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[28]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[33]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[38]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[39]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[40]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[41]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[42]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[43]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[44]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[45]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[46]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[47]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[56]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[57]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[58]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[59]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[60]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|CONECT_PRIZNAC   ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[0]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[1]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[2]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[3]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[4]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[5]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[0] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[1] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[2] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[3] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[4] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[5] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[6] ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[7] ;
; 10399.011 ; 10399.231    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[49]         ;
; 10399.011 ; 10399.231    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[51]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[15]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[28]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[33]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[38]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[39]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[40]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[41]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[42]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[43]         ;
; 10399.177 ; 10399.365    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[44]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.394  ; 52083.614    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.395  ; 52083.615    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.564  ; 52083.752    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.565  ; 52083.753    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.649  ; 52083.649    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.650  ; 52083.650    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.717  ; 52083.717    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; 13.066 ; 13.494 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; -5.377 ; -5.810 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 6.962 ; 6.882 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 7.178 ; 7.203 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 6.229 ; 6.226 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 6.716 ; 6.641 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 6.814 ; 6.838 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 6.134 ; 6.193 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 8.398 ; 8.358 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 5.858 ; 5.941 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 3.016 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 9.392 ; 9.367 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.931 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.459 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 6.248 ; 6.169 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 6.455 ; 6.478 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 5.546 ; 5.542 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 6.014 ; 5.940 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 6.107 ; 6.128 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 5.455 ; 5.511 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 7.628 ; 7.587 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 5.188 ; 5.266 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.376 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.471 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 8.581 ; 8.555 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.388 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 116.56 MHz ; 116.56 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 320.51 MHz ; 320.51 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -6.847 ; -310.103      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.602 ; -13.996       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.295 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.887     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10399.008 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.394 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -6.847    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.681      ;
; -6.846    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.680      ;
; -6.845    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.679      ;
; -6.845    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.679      ;
; -6.844    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.678      ;
; -6.843    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.677      ;
; -6.842    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 6.676      ;
; -6.621    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.170     ; 6.454      ;
; -3.737    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.569      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.660    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 3.491      ;
; -3.616    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.444      ;
; -3.615    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.443      ;
; -3.615    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.443      ;
; -3.614    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.442      ;
; -3.613    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.441      ;
; -3.609    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.437      ;
; -3.608    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.436      ;
; -3.607    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.435      ;
; -3.604    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.175     ; 3.432      ;
; -3.495    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.327      ;
; -3.487    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.316      ;
; -3.486    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.315      ;
; -3.460    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.287      ;
; -3.459    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.286      ;
; -3.459    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.286      ;
; -3.458    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.285      ;
; -3.457    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.284      ;
; -3.433    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.262      ;
; -3.431    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.260      ;
; -3.392    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.173     ; 3.222      ;
; -3.391    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.223      ;
; -3.342    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.171      ;
; -3.341    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.170      ;
; -3.341    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.170      ;
; -3.341    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.170      ;
; -3.340    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.169      ;
; -3.339    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.168      ;
; -3.339    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.168      ;
; -3.338    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.174     ; 3.167      ;
; -3.201    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.033      ;
; -3.170    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.002      ;
; -3.164    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.996      ;
; -3.162    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.994      ;
; -3.161    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.993      ;
; -3.160    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.992      ;
; -3.144    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.976      ;
; -3.144    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.976      ;
; -3.144    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.976      ;
; -3.144    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.976      ;
; -3.143    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.173     ; 2.973      ;
; -3.141    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.170     ; 2.974      ;
; -3.141    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.170     ; 2.974      ;
; -3.117    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.949      ;
; -3.111    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.943      ;
; -3.091    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.923      ;
; -3.071    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.902      ;
; -3.005    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.837      ;
; -3.005    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.837      ;
; -3.002    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.834      ;
; -2.997    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.829      ;
; -2.968    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.800      ;
; -2.952    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.783      ;
; -2.951    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.782      ;
; -2.936    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.768      ;
; -2.914    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.746      ;
; -2.910    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.742      ;
; -2.909    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.741      ;
; -2.808    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.639      ;
; -2.769    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.600      ;
; -2.733    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.565      ;
; -2.729    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.560      ;
; -2.691    ; CONECT:inst5|ENABLE                            ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.169     ; 2.525      ;
; -2.661    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.493      ;
; -2.541    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.372      ;
; -2.490    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.321      ;
; -2.420    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.251      ;
; -2.414    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.245      ;
; -2.406    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.237      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -2.136    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.967      ;
; -1.807    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.638      ;
; -1.657    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 1.481      ;
; 20790.017 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.509      ;
; 20790.018 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.508      ;
; 20790.019 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.507      ;
; 20790.019 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.507      ;
; 20790.020 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.506      ;
; 20790.021 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.505      ;
; 20790.022 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.504      ;
; 20790.087 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.439      ;
; 20790.088 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.069     ; 8.438      ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.602     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.176     ; 1.429      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.383     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.215      ;
; -1.330     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.166     ; 1.167      ;
; -1.076     ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.908      ;
; -1.075     ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.907      ;
; -1.074     ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.906      ;
; -1.072     ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.904      ;
; -1.031     ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.863      ;
; -0.900     ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.732      ;
; -0.900     ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.732      ;
; -0.899     ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.731      ;
; 104164.248 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 3.047      ;
; 104164.326 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.969      ;
; 104164.634 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.661      ;
; 104164.698 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 2.603      ;
; 104164.758 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 2.543      ;
; 104164.832 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.463      ;
; 104164.883 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 2.418      ;
; 104164.927 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.368      ;
; 104164.931 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.364      ;
; 104164.982 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.313      ;
; 104165.036 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.259      ;
; 104165.037 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 2.264      ;
; 104165.040 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.255      ;
; 104165.049 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.246      ;
; 104165.053 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.242      ;
; 104165.091 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.204      ;
; 104165.093 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.202      ;
; 104165.104 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.191      ;
; 104165.140 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 2.161      ;
; 104165.146 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.149      ;
; 104165.150 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.145      ;
; 104165.201 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.094      ;
; 104165.207 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.088      ;
; 104165.242 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.053      ;
; 104165.281 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.082     ; 2.004      ;
; 104165.316 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.979      ;
; 104165.329 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.966      ;
; 104165.341 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 1.960      ;
; 104165.426 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.869      ;
; 104165.505 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.790      ;
; 104165.508 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.787      ;
; 104165.549 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 1.752      ;
; 104165.609 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.686      ;
; 104165.611 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.684      ;
; 104165.622 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.673      ;
; 104165.624 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.671      ;
; 104165.679 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.616      ;
; 104165.683 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.612      ;
; 104165.719 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.576      ;
; 104165.721 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.574      ;
; 104165.734 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.561      ;
; 104165.739 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.066     ; 1.562      ;
; 104165.781 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.514      ;
; 104165.785 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.510      ;
; 104165.836 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.459      ;
; 104165.959 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.336      ;
; 104166.061 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.234      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.152 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.143      ;
; 104166.257 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.038      ;
; 104166.265 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.030      ;
; 104166.266 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.029      ;
; 104166.488 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.807      ;
; 104166.574 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.721      ;
; 104166.612 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.683      ;
; 104166.612 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.683      ;
; 104166.612 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.683      ;
; 104166.636 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.659      ;
; 104166.636 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.659      ;
; 104166.636 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.659      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.295 ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.659      ;
; 0.296 ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.660      ;
; 0.296 ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.660      ;
; 0.354 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.404 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.441 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.441 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.447 ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.811      ;
; 0.448 ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.812      ;
; 0.449 ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.813      ;
; 0.450 ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.815      ;
; 0.450 ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.814      ;
; 0.457 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.700      ;
; 0.599 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.629 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.719 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 1.089      ;
; 0.827 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.070      ;
; 0.838 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.081      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.890 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.254      ;
; 0.926 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.169      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.947 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 1.307      ;
; 0.986 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.229      ;
; 1.010 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.253      ;
; 1.041 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.284      ;
; 1.056 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.074 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.317      ;
; 1.076 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.319      ;
; 1.098 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.341      ;
; 1.102 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.345      ;
; 1.129 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.372      ;
; 1.130 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.373      ;
; 1.148 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.391      ;
; 1.150 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.393      ;
; 1.161 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.409      ;
; 1.168 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.411      ;
; 1.170 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.413      ;
; 1.193 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.436      ;
; 1.197 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.440      ;
; 1.207 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.450      ;
; 1.254 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.502      ;
; 1.272 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.515      ;
; 1.318 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.561      ;
; 1.374 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.617      ;
; 1.377 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.620      ;
; 1.396 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.639      ;
; 1.494 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.737      ;
; 1.521 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.764      ;
; 1.546 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.789      ;
; 1.549 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.782      ;
; 1.551 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.794      ;
; 1.562 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.810      ;
; 1.585 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.828      ;
; 1.627 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.870      ;
; 1.672 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.920      ;
; 1.696 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.939      ;
; 1.747 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.990      ;
; 1.748 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.991      ;
; 1.787 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.035      ;
; 1.949 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.197      ;
; 2.109 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.357      ;
; 2.154 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.402      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst1|i[5]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst1|word_receiver[0]                     ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|CONECT_PRIZNAC                       ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[6]                     ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[3]                     ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[4]                     ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[5]                     ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[2]                     ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[1]                     ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst1|word_receiver[7]                     ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.400 ; DEL:inst1|j[5]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.421 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.457 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.699      ;
; 0.594 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.597 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.840      ;
; 0.600 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.604 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.615 ; DEL:inst1|i[0]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.620 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.640 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.770 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.135      ;
; 0.773 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.138      ;
; 0.792 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.035      ;
; 0.824 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.066      ;
; 0.826 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.068      ;
; 0.851 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.094      ;
; 0.855 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.098      ;
; 0.885 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.891 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.894 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.923 ; DEL:inst1|k[5]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.165      ;
; 0.939 ; DEL:inst1|BUFF[54]                             ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.181      ;
; 0.943 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.186      ;
; 0.963 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.320      ;
; 0.978 ; DEL:inst1|i[5]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.221      ;
; 0.985 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.989 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.354      ;
; 0.990 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.992 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.357      ;
; 0.996 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.362      ;
; 0.998 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.363      ;
; 1.001 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 1.039 ; DEL:inst1|BUFF[4]                              ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.049 ; DEL:inst1|BUFF[30]                             ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.057 ; DEL:inst1|BUFF[46]                             ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.068 ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.433      ;
; 1.069 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.090 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.095 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.095 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.106 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.349      ;
; 1.110 ; DEL:inst1|BUFF[28]                             ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.353      ;
; 1.117 ; DEL:inst1|k[1]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.360      ;
; 1.118 ; DEL:inst1|BUFF[41]                             ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.360      ;
; 1.118 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.361      ;
; 1.119 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.362      ;
; 1.120 ; DEL:inst1|k[3]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.126 ; DEL:inst1|BUFF[42]                             ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.368      ;
; 1.130 ; DEL:inst1|BUFF[56]                             ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.130 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.371      ;
; 1.131 ; DEL:inst1|BUFF[40]                             ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.374      ;
; 1.132 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.373      ;
; 1.133 ; DEL:inst1|BUFF[20]                             ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.375      ;
; 1.133 ; DEL:inst1|BUFF[48]                             ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.375      ;
; 1.134 ; DEL:inst1|BUFF[36]                             ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.376      ;
; 1.135 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.136 ; DEL:inst1|BUFF[0]                              ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.378      ;
; 1.139 ; DEL:inst1|BUFF[38]                             ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.381      ;
; 1.142 ; DEL:inst1|BUFF[59]                             ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.384      ;
; 1.149 ; DEL:inst1|BUFF[50]                             ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.391      ;
; 1.150 ; DEL:inst1|BUFF[52]                             ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.392      ;
; 1.152 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.394      ;
; 1.153 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.154 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.158 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.400      ;
; 1.158 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.164 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.170 ; DEL:inst1|i[0]                                 ; DEL:inst1|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.412      ;
; 1.184 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.426      ;
; 1.186 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.428      ;
; 1.187 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.429      ;
; 1.187 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.430      ;
; 1.188 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.430      ;
; 1.189 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                     ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[49]         ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[51]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[0]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[10]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[11]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[12]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[13]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[14]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[16]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[17]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[18]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[19]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[1]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[20]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[21]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[22]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[23]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[24]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[25]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[26]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[27]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[29]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[2]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[30]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[31]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[32]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[34]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[35]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[36]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[37]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[38]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[39]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[3]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[41]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[42]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[46]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[48]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[4]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[50]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[52]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[53]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[54]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[55]         ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[5]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[6]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[7]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[8]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[9]          ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|CONECT_PRIZNAC   ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC[0]       ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC_FORM[0]  ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[0]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[1]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[2]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[3]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[4]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[5]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[0]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[1]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[2]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[3]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[4]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[5]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[0]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[1]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[2]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[3]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[4]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[5]             ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[0] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[1] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[2] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[3] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[4] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[5] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[6] ;
; 10399.009 ; 10399.227    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[7] ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[15]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[28]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[33]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[40]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[43]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[44]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[45]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[47]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[56]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[57]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[58]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[59]         ;
; 10399.010 ; 10399.228    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[60]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[15]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[28]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[33]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[40]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[43]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[44]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[45]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[47]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[56]         ;
; 10399.179 ; 10399.365    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[57]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.395  ; 52083.613    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.566  ; 52083.752    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.653  ; 52083.653    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.657  ; 52083.657    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.657  ; 52083.657    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.710  ; 52083.710    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.710  ; 52083.710    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.714  ; 52083.714    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; 11.780 ; 11.947 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; -4.729 ; -5.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.763 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 6.437 ; 6.258 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 6.647 ; 6.543 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 5.792 ; 5.653 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 6.252 ; 6.027 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 6.342 ; 6.196 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 5.689 ; 5.630 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 7.822 ; 7.573 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 5.419 ; 5.396 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.679 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.776 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 8.756 ; 8.486 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.695 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.263 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 5.779 ; 5.607 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 5.981 ; 5.881 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 5.163 ; 5.029 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 5.605 ; 5.389 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 5.690 ; 5.549 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 5.065 ; 5.007 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 7.111 ; 6.871 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 4.803 ; 4.780 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.182 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.276 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 8.005 ; 7.745 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.197 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -3.697 ; -165.917      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.903 ; -7.609        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.115 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.574     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10399.078 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.465 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.697    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.588      ;
; -3.696    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.587      ;
; -3.695    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.586      ;
; -3.694    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.585      ;
; -3.694    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.585      ;
; -3.692    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.583      ;
; -3.691    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 3.582      ;
; -3.570    ; CONECT:inst5|ENABLE                            ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.101     ; 3.460      ;
; -2.001    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.890      ;
; -1.947    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.830      ;
; -1.946    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.829      ;
; -1.945    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.828      ;
; -1.944    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.827      ;
; -1.943    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.826      ;
; -1.939    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.822      ;
; -1.937    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.820      ;
; -1.936    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.819      ;
; -1.933    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.930    ; CONECT:inst5|ENABLE                            ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.816      ;
; -1.903    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.787      ;
; -1.902    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.786      ;
; -1.870    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.109     ; 1.752      ;
; -1.870    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.109     ; 1.752      ;
; -1.869    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.109     ; 1.751      ;
; -1.869    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.109     ; 1.751      ;
; -1.868    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.109     ; 1.750      ;
; -1.847    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.731      ;
; -1.846    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.730      ;
; -1.826    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.714      ;
; -1.811    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.698      ;
; -1.811    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.695      ;
; -1.810    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.694      ;
; -1.809    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.693      ;
; -1.808    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.692      ;
; -1.808    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.692      ;
; -1.806    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.690      ;
; -1.805    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.689      ;
; -1.804    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.107     ; 1.688      ;
; -1.796    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.685      ;
; -1.712    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.600      ;
; -1.702    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.591      ;
; -1.698    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.586      ;
; -1.688    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.575      ;
; -1.684    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.573      ;
; -1.680    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.568      ;
; -1.680    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.568      ;
; -1.678    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.566      ;
; -1.671    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.558      ;
; -1.654    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.543      ;
; -1.654    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.543      ;
; -1.654    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.543      ;
; -1.654    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.543      ;
; -1.650    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.539      ;
; -1.642    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.101     ; 1.532      ;
; -1.642    ; CONECT:inst5|ENABLE                            ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.101     ; 1.532      ;
; -1.637    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.526      ;
; -1.588    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.476      ;
; -1.588    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.476      ;
; -1.584    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.473      ;
; -1.584    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.472      ;
; -1.572    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.461      ;
; -1.559    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.448      ;
; -1.559    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.448      ;
; -1.556    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.443      ;
; -1.555    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.444      ;
; -1.554    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.443      ;
; -1.552    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.439      ;
; -1.486    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.373      ;
; -1.469    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.356      ;
; -1.445    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.334      ;
; -1.441    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.328      ;
; -1.435    ; CONECT:inst5|ENABLE                            ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.100     ; 1.326      ;
; -1.408    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.297      ;
; -1.359    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.246      ;
; -1.342    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.229      ;
; -1.277    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.164      ;
; -1.277    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.164      ;
; -1.267    ; CONECT:inst5|ENABLE                            ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.154      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -1.156    ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.044      ;
; -0.935    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 0.814      ;
; -0.926    ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 0.814      ;
; 20793.908 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.636      ;
; 20793.909 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.635      ;
; 20793.910 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.634      ;
; 20793.911 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.633      ;
; 20793.911 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.633      ;
; 20793.913 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.631      ;
; 20793.914 ; DEL:inst1|i[5]                                 ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.630      ;
; 20793.955 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.589      ;
; 20793.956 ; DEL:inst1|i[4]                                 ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.039     ; 4.588      ;
+-----------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.903     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.110     ; 0.784      ;
; -0.754     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.098     ; 0.647      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.744     ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.580     ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.468      ;
; -0.566     ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.453      ;
; -0.566     ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.453      ;
; -0.566     ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.453      ;
; -0.563     ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.450      ;
; -0.498     ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.385      ;
; -0.497     ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.384      ;
; -0.497     ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.384      ;
; 104165.654 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.660      ;
; 104165.720 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.594      ;
; 104165.860 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.454      ;
; 104165.895 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.425      ;
; 104165.932 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.388      ;
; 104165.950 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.364      ;
; 104166.013 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.307      ;
; 104166.016 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.298      ;
; 104166.020 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.294      ;
; 104166.042 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.272      ;
; 104166.082 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.232      ;
; 104166.086 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.228      ;
; 104166.092 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.222      ;
; 104166.096 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.218      ;
; 104166.108 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.206      ;
; 104166.111 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.209      ;
; 104166.118 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.196      ;
; 104166.157 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.157      ;
; 104166.161 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.153      ;
; 104166.162 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.158      ;
; 104166.180 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.134      ;
; 104166.181 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.133      ;
; 104166.183 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.131      ;
; 104166.193 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.053     ; 1.109      ;
; 104166.246 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.068      ;
; 104166.256 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.058      ;
; 104166.268 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.046      ;
; 104166.278 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 1.042      ;
; 104166.321 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.993      ;
; 104166.331 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.983      ;
; 104166.332 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.982      ;
; 104166.393 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 0.927      ;
; 104166.397 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.917      ;
; 104166.398 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.916      ;
; 104166.407 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.907      ;
; 104166.408 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.906      ;
; 104166.435 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.879      ;
; 104166.439 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.875      ;
; 104166.461 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.853      ;
; 104166.472 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.842      ;
; 104166.473 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.841      ;
; 104166.502 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.035     ; 0.818      ;
; 104166.507 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.807      ;
; 104166.511 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.803      ;
; 104166.533 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.781      ;
; 104166.599 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.715      ;
; 104166.671 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.643      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.587      ;
; 104166.758 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.556      ;
; 104166.763 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.551      ;
; 104166.768 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.546      ;
; 104166.892 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.422      ;
; 104166.933 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.381      ;
; 104166.955 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.359      ;
; 104166.955 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.359      ;
; 104166.955 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.359      ;
; 104166.964 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.350      ;
; 104166.964 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.350      ;
; 104166.964 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.350      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.115 ; DEL:inst1|word_receiver[4]                     ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.325      ;
; 0.115 ; DEL:inst1|word_receiver[5]                     ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.325      ;
; 0.115 ; DEL:inst1|word_receiver[1]                     ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.325      ;
; 0.182 ; DEL:inst1|word_receiver[0]                     ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.393      ;
; 0.182 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; DEL:inst1|word_receiver[3]                     ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.398      ;
; 0.189 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DEL:inst1|word_receiver[6]                     ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.400      ;
; 0.190 ; DEL:inst1|word_receiver[2]                     ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.400      ;
; 0.191 ; DEL:inst1|word_receiver[7]                     ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.401      ;
; 0.195 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.320      ;
; 0.225 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.350      ;
; 0.225 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.350      ;
; 0.226 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.351      ;
; 0.301 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.315 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.440      ;
; 0.320 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.445      ;
; 0.340 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 0.556      ;
; 0.400 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.525      ;
; 0.424 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.549      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.429 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.639      ;
; 0.462 ; DEL:inst1|CONECT_PRIZNAC                       ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.666      ;
; 0.474 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.599      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.604      ;
; 0.489 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.614      ;
; 0.511 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.636      ;
; 0.520 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.645      ;
; 0.529 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.654      ;
; 0.540 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.665      ;
; 0.541 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.666      ;
; 0.552 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.677      ;
; 0.556 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.681      ;
; 0.564 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.689      ;
; 0.570 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.695      ;
; 0.584 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.710      ;
; 0.595 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.720      ;
; 0.596 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.721      ;
; 0.602 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.727      ;
; 0.606 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.731      ;
; 0.606 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.731      ;
; 0.607 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.738      ;
; 0.610 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.735      ;
; 0.654 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.785      ;
; 0.662 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.787      ;
; 0.663 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.788      ;
; 0.668 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.793      ;
; 0.702 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.827      ;
; 0.762 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.887      ;
; 0.764 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.889      ;
; 0.774 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.899      ;
; 0.779 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.904      ;
; 0.790 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.921      ;
; 0.796 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.921      ;
; 0.811 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.924      ;
; 0.842 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.967      ;
; 0.868 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.999      ;
; 0.870 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.995      ;
; 0.897 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.022      ;
; 0.917 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.042      ;
; 0.923 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.054      ;
; 0.984 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.115      ;
; 1.059 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.190      ;
; 1.075 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.206      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.181 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DEL:inst1|i[5]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|CONECT_PRIZNAC                       ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[6]                     ; DEL:inst1|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[3]                     ; DEL:inst1|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[4]                     ; DEL:inst1|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[5]                     ; DEL:inst1|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[2]                     ; DEL:inst1|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[0]                     ; DEL:inst1|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[1]                     ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst1|word_receiver[7]                     ; DEL:inst1|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.199 ; DEL:inst1|j[5]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.213 ; DEL:inst1|i[4]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.235 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.360      ;
; 0.288 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.291 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; DEL:inst1|i[0]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.302 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.309 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.317 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.356 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.568      ;
; 0.359 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.571      ;
; 0.380 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.506      ;
; 0.415 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.540      ;
; 0.418 ; DEL:inst1|k[4]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.543      ;
; 0.423 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.549      ;
; 0.430 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.556      ;
; 0.436 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.562      ;
; 0.448 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.457 ; DEL:inst1|k[5]                                 ; DEL:inst1|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.459 ; DEL:inst1|BUFF[54]                             ; DEL:inst1|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; DEL:inst1|j[4]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.675      ;
; 0.467 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.679      ;
; 0.469 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst1|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.671      ;
; 0.470 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.682      ;
; 0.471 ; CONECT:inst5|ENABLE                            ; DEL:inst1|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.683      ;
; 0.489 ; DEL:inst1|i[5]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.615      ;
; 0.511 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; DEL:inst1|j[3]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; DEL:inst1|j[2]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; DEL:inst1|BUFF[4]                              ; DEL:inst1|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; DEL:inst1|BUFF[30]                             ; DEL:inst1|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.523 ; DEL:inst1|BUFF[46]                             ; DEL:inst1|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.540 ; DEL:inst1|k[0]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.665      ;
; 0.544 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.670      ;
; 0.544 ; DEL:inst1|i[0]                                 ; DEL:inst1|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.670      ;
; 0.546 ; DEL:inst1|BUFF[56]                             ; DEL:inst1|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.671      ;
; 0.550 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.676      ;
; 0.555 ; DEL:inst1|BUFF[28]                             ; DEL:inst1|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.680      ;
; 0.558 ; DEL:inst1|BUFF[41]                             ; DEL:inst1|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.683      ;
; 0.558 ; DEL:inst1|k[3]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.683      ;
; 0.559 ; DEL:inst1|k[1]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.683      ;
; 0.562 ; DEL:inst1|k[2]                                 ; DEL:inst1|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.686      ;
; 0.563 ; CONECT:inst5|ENABLE                            ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.775      ;
; 0.565 ; DEL:inst1|BUFF[20]                             ; DEL:inst1|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; DEL:inst1|BUFF[36]                             ; DEL:inst1|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; DEL:inst1|i[3]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.691      ;
; 0.566 ; DEL:inst1|BUFF[48]                             ; DEL:inst1|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.691      ;
; 0.566 ; DEL:inst1|BUFF[0]                              ; DEL:inst1|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.691      ;
; 0.567 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.692      ;
; 0.567 ; DEL:inst1|BUFF[42]                             ; DEL:inst1|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.692      ;
; 0.568 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.693      ;
; 0.569 ; DEL:inst1|BUFF[38]                             ; DEL:inst1|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.694      ;
; 0.570 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; DEL:inst1|BUFF[59]                             ; DEL:inst1|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.695      ;
; 0.571 ; DEL:inst1|BUFF[40]                             ; DEL:inst1|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.696      ;
; 0.571 ; DEL:inst1|i[2]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.697      ;
; 0.573 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.698      ;
; 0.575 ; DEL:inst1|BUFF[50]                             ; DEL:inst1|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.700      ;
; 0.576 ; DEL:inst1|BUFF[52]                             ; DEL:inst1|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.701      ;
; 0.577 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; DEL:inst1|j[1]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.703      ;
; 0.580 ; DEL:inst1|j[0]                                 ; DEL:inst1|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.707      ;
; 0.599 ; DEL:inst1|i[4]                                 ; DEL:inst1|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.725      ;
; 0.602 ; DEL:inst1|i[1]                                 ; DEL:inst1|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.728      ;
; 0.607 ; DEL:inst1|k[1]                                 ; DEL:inst1|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.733      ;
; 0.616 ; DEL:inst1|BUFF[6]                              ; DEL:inst1|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.741      ;
; 0.617 ; DEL:inst1|BUFF[27]                             ; DEL:inst1|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.742      ;
; 0.629 ; DEL:inst1|k[0]                                 ; DEL:inst1|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.754      ;
; 0.631 ; DEL:inst1|i[0]                                 ; DEL:inst1|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.755      ;
; 0.631 ; DEL:inst1|BUFF[16]                             ; DEL:inst1|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.756      ;
+-------+------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                     ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[45]         ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[56]         ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[58]         ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[59]         ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[60]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[15]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[28]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[33]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[38]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[39]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[40]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[41]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[42]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[43]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[44]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[47]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[49]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[51]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[57]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|CONECT_PRIZNAC   ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[0]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[1]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[2]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[3]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[4]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|j[5]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[0] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[1] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[2] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[3] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[4] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[5] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[6] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|word_receiver[7] ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[0]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[10]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[11]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[12]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[13]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[14]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[16]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[17]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[18]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[19]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[1]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[20]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[21]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[32]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[3]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[46]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[48]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[4]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[50]         ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[5]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[8]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[9]          ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[0]             ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[1]             ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[2]             ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[3]             ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[4]             ;
; 10399.080 ; 10399.296    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|k[5]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[22]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[23]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[24]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[25]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[26]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[27]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[29]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[2]          ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[30]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[31]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[34]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[35]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[36]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[37]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[52]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[53]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[54]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[55]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[6]          ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[7]          ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC[0]       ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|PRIZNAC_FORM[0]  ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[0]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[1]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[2]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[3]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[4]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|i[5]             ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[22]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[23]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[24]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[25]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[26]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[27]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[29]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[2]          ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[30]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst1|BUFF[31]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.467  ; 52083.683    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.499  ; 52083.683    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.672  ; 52083.672    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.672  ; 52083.672    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.679  ; 52083.679    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.689  ; 52083.689    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.696  ; 52083.696    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.696  ; 52083.696    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; RX        ; clk        ; 6.516 ; 7.348 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; -2.771 ; -3.435 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.613 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 3.541 ; 3.773 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 3.676 ; 3.943 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 3.188 ; 3.377 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 3.405 ; 3.623 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 3.467 ; 3.710 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 3.177 ; 3.386 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 4.239 ; 4.584 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 3.018 ; 3.214 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.644 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.628 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.771 ; 5.174 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.660 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.327 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 3.170 ; 3.393 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 3.299 ; 3.556 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 2.834 ; 3.015 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 3.042 ; 3.251 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 3.101 ; 3.333 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 2.823 ; 3.023 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 3.842 ; 4.172 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 2.668 ; 2.857 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.357 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.342 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.351 ; 4.737 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.372 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -7.480   ; 0.115 ; N/A      ; N/A     ; 9.574               ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; -7.480   ; 0.181 ; N/A      ; N/A     ; 10399.008           ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; -1.736   ; 0.115 ; N/A      ; N/A     ; 52083.394           ;
; Design-wide TNS                                   ; -352.246 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; -336.892 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; -15.354  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; 13.066 ; 13.494 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; RX        ; clk        ; -2.771 ; -3.435 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 6.962 ; 6.882 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 7.178 ; 7.203 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 6.229 ; 6.226 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 6.716 ; 6.641 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 6.814 ; 6.838 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 6.134 ; 6.193 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 8.398 ; 8.358 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 5.858 ; 5.941 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 3.016 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 9.392 ; 9.367 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.931 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.327 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_1 ; clk        ; 3.170 ; 3.393 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_2 ; clk        ; 3.299 ; 3.556 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_3 ; clk        ; 2.834 ; 3.015 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_4 ; clk        ; 3.042 ; 3.251 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_5 ; clk        ; 3.101 ; 3.333 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_6 ; clk        ; 2.823 ; 3.023 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_7 ; clk        ; 3.842 ; 4.172 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED_8 ; clk        ; 2.668 ; 2.857 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.357 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.342 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.351 ; 4.737 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.372 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_50        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLC_10        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED_8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; res                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED_8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED_8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44307    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6028     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44307    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6028     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 198   ; 198  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version
    Info: Processing started: Mon Dec 28 14:49:15 2020
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 59276 -multiply_by 57 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 98959 -multiply_by 19 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.480
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.480      -336.892 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.736       -15.354 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.316         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 clk 
    Info (332119): 10399.009         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.394         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.847      -310.103 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.602       -13.996 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.295         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.887         0.000 clk 
    Info (332119): 10399.008         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.394         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.697      -165.917 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.903        -7.609 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.115         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.574         0.000 clk 
    Info (332119): 10399.078         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.465         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Mon Dec 28 14:49:18 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


