<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rgb_design_ilmb_v10_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_mig_7series_0_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_mdm_1_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_dlmb_v10_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="rgb_design_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="rgb_design_rst_mig_7series_0_83M_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_rst_mig_7series_0_83M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="rgb_design_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="rgb_design_clk_wiz_0_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_microblaze_0_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_lmb_bram_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_axi_smc_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_axi_gpio_0_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb_design_axi_uartlite_0_0_synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/rgb_design_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/CODE/FPGA/RGB/RGB.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rgb_design_ilmb_v10_0_synth_1"/>
		<Parent Id="rgb_design_mig_7series_0_0_synth_1"/>
		<Parent Id="rgb_design_mdm_1_0_synth_1"/>
		<Parent Id="rgb_design_dlmb_v10_0_synth_1"/>
		<Parent Id="rgb_design_rst_mig_7series_0_83M_0_synth_1"/>
		<Parent Id="rgb_design_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="rgb_design_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="rgb_design_clk_wiz_0_0_synth_1"/>
		<Parent Id="rgb_design_microblaze_0_0_synth_1"/>
		<Parent Id="rgb_design_lmb_bram_0_synth_1"/>
		<Parent Id="rgb_design_axi_smc_0_synth_1"/>
		<Parent Id="rgb_design_axi_gpio_0_0_synth_1"/>
		<Parent Id="rgb_design_axi_uartlite_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

