# See LICENSE for license details.

#*****************************************************************************
# p.adduRN
#-----------------------------------------------------------------------------
#
# Test p.adduRN instruction.
# 
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV32U
RVTEST_CODE_BEGIN

  #-------------------------------------------------------------
  # Arithmetic tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_OP( 2, p.adduRN, 0, 0, 0, 0 )
  TEST_RR_UIMM5_OP( 3, p.adduRN, 0, 0, 0, 31 )
  TEST_RR_UIMM5_OP( 4, p.adduRN, 1, 0, 1, 0 )
  TEST_RR_UIMM5_OP( 5, p.adduRN, 1, 1, 0, 0 )
  TEST_RR_UIMM5_OP( 6, p.adduRN, 0, 4294967295, 1, 0 )
  TEST_RR_UIMM5_OP( 7, p.adduRN, 1, 0, 1, 0 )
  TEST_RR_UIMM5_OP( 8, p.adduRN, 0, 1, 4294967295, 0 )
  TEST_RR_UIMM5_OP( 9, p.adduRN, 1, 1, 0, 0 )
  TEST_RR_UIMM5_OP( 10, p.adduRN, 4, 4294967295, 4294967295, 31 )
  TEST_RR_UIMM5_OP( 11, p.adduRN, 0, 0, 0, 31 )
  TEST_RR_UIMM5_OP( 12, p.adduRN, 4294967295, 4294967295, 0, 0 )
  TEST_RR_UIMM5_OP( 13, p.adduRN, 4294967295, 0, 4294967295, 0 )
  TEST_RR_UIMM5_OP( 14, p.adduRN, 22, 448012980, 2537632837, 27 )
  TEST_RR_UIMM5_OP( 15, p.adduRN, 702, 98733290, 2843658923, 22 )
  TEST_RR_UIMM5_OP( 16, p.adduRN, 1945, 2645252066, 1434302600, 21 )
  TEST_RR_UIMM5_OP( 17, p.adduRN, 21557, 3000055314, 2650991196, 18 )
  TEST_RR_UIMM5_OP( 18, p.adduRN, 48, 2904146718, 3581445266, 27 )
  TEST_RR_UIMM5_OP( 19, p.adduRN, 4329261, 3872981877, 560181437, 10 )
  TEST_RR_UIMM5_OP( 20, p.adduRN, 66, 3815424789, 643791935, 26 )
  TEST_RR_UIMM5_OP( 21, p.adduRN, 54950392, 2863907323, 652917778, 6 )
  TEST_RR_UIMM5_OP( 22, p.adduRN, 34864, 1429624074, 3140031085, 17 )
  TEST_RR_UIMM5_OP( 23, p.adduRN, 41643115, 1335184338, 3995134376, 7 )
  

  #-------------------------------------------------------------
  # Source/Destination tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC1_EQ_DEST( 24, p.adduRN, 6, 2269328220, 724345958, 29 )
  TEST_RR_UIMM5_SRC1_EQ_DEST( 25, p.adduRN, 5, 4174178215, 978397196, 30 )
  
  TEST_RR_UIMM5_SRC2_EQ_DEST( 26, p.adduRN, 768852, 810009170, 2339208895, 12 )
  TEST_RR_UIMM5_SRC2_EQ_DEST( 27, p.adduRN, 138, 1311686737, 3315078034, 25 )
  
  TEST_RR_UIMM5_SRC12_EQ_DEST( 28, p.adduRN, 28416193, 909318170, 6 )
  TEST_RR_UIMM5_SRC12_EQ_DEST( 29, p.adduRN, 42, 2830153364, 27 )
  
  TEST_RR_UIMM5_DEST_BYPASS( 48, 0, p.adduRN, 35, 1190484733, 1190484733, 26 )
  TEST_RR_UIMM5_DEST_BYPASS( 49, 1, p.adduRN, 1857320, 3803790649, 3803790649, 12 )
  TEST_RR_UIMM5_DEST_BYPASS( 50, 2, p.adduRN, 4179793142, 4237380219, 4237380219, 0 )
  TEST_RR_UIMM5_DEST_BYPASS( 51, 0, p.adduRN, 55, 3700083476, 3700083476, 27 )
  TEST_RR_UIMM5_DEST_BYPASS( 52, 1, p.adduRN, 40131, 1315010814, 1315010814, 16 )
  TEST_RR_UIMM5_DEST_BYPASS( 53, 2, p.adduRN, 15227, 3991772655, 3991772655, 19 )
  

  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC12_BYPASS( 30, 0, 0, p.adduRN, 2, 692673841, 4192450212, 31 )
  TEST_RR_UIMM5_SRC12_BYPASS( 31, 0, 1, p.adduRN, 103749205, 295254959, 119741862, 2 )
  TEST_RR_UIMM5_SRC12_BYPASS( 32, 0, 2, p.adduRN, 229302182, 4284146786, 3053523041, 5 )
  TEST_RR_UIMM5_SRC12_BYPASS( 33, 1, 0, p.adduRN, 27, 4030530529, 3318028230, 28 )
  TEST_RR_UIMM5_SRC12_BYPASS( 34, 1, 1, p.adduRN, 78, 1579158973, 1051007679, 25 )
  TEST_RR_UIMM5_SRC12_BYPASS( 35, 1, 2, p.adduRN, 1047122239, 2413117564, 2928971971, 0 )
  TEST_RR_UIMM5_SRC12_BYPASS( 36, 2, 0, p.adduRN, 46822675, 580306378, 2416344825, 6 )
  TEST_RR_UIMM5_SRC12_BYPASS( 37, 2, 1, p.adduRN, 786898, 3634074322, 2812197769, 13 )
  TEST_RR_UIMM5_SRC12_BYPASS( 38, 2, 2, p.adduRN, 139049, 1765469456, 512711539, 14 )
  TEST_RR_UIMM5_SRC12_BYPASS( 39, 0, 0, p.adduRN, 77, 2190243931, 406114158, 25 )
  TEST_RR_UIMM5_SRC12_BYPASS( 40, 0, 1, p.adduRN, 31028, 1459940380, 573514799, 16 )
  TEST_RR_UIMM5_SRC12_BYPASS( 41, 0, 2, p.adduRN, 164643445, 1558240909, 3710349315, 5 )
  TEST_RR_UIMM5_SRC12_BYPASS( 42, 1, 0, p.adduRN, 148162, 3676081749, 1178883217, 15 )
  TEST_RR_UIMM5_SRC12_BYPASS( 43, 1, 1, p.adduRN, 428886, 1300098007, 2213334270, 13 )
  TEST_RR_UIMM5_SRC12_BYPASS( 44, 1, 2, p.adduRN, 42, 3201532872, 2392344160, 27 )
  TEST_RR_UIMM5_SRC12_BYPASS( 45, 2, 0, p.adduRN, 20561, 1759621078, 3630335628, 18 )
  TEST_RR_UIMM5_SRC12_BYPASS( 46, 2, 1, p.adduRN, 405, 3772466950, 3023191377, 24 )
  TEST_RR_UIMM5_SRC12_BYPASS( 47, 2, 2, p.adduRN, 29723375, 659617765, 291530249, 5 )
  
  

  TEST_RR_UIMM5_ZEROSRC1( 54, p.adduRN, 15738634, 503636289, 5 )
  TEST_RR_UIMM5_ZEROSRC1( 55, p.adduRN, 5, 729067247, 27 )
  
  TEST_RR_UIMM5_ZEROSRC2( 56, p.adduRN, 15861559, 4060559024, 8 )
  TEST_RR_UIMM5_ZEROSRC2( 57, p.adduRN, 1, 925279842, 30 )
  
  TEST_RR_UIMM5_ZEROSRC12( 58, p.adduRN, 0, 30 )
  TEST_RR_UIMM5_ZEROSRC12( 59, p.adduRN, 0, 14 )
  
  TEST_RR_UIMM5_ZERODEST( 60, p.adduRN, 2837482451, 2309619232, 11 )
  TEST_RR_UIMM5_ZERODEST( 61, p.adduRN, 3389613621, 459314859, 0 )
  
  

  TEST_PASSFAIL

# Input data section.
RVTEST_CODE_END

  .data

# Output data section.
RVTEST_DATA_BEGIN

  TEST_DATA

RVTEST_DATA_END
