{
	"cts__timing__setup__tns__pre_repair": -48237.6,
	"cts__timing__setup__ws__pre_repair": -107.387,
	"cts__clock__skew__setup__pre_repair": 54.8995,
	"cts__clock__skew__hold__pre_repair": 54.8995,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.492342,
	"cts__timing__drv__max_slew__pre_repair": 1,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.973614,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1623,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00201868,
	"cts__power__switching__total__pre_repair": 0.00182954,
	"cts__power__leakage__total__pre_repair": 2.60231e-07,
	"cts__power__total__pre_repair": 0.00384848,
	"cts__design__io__pre_repair": 4162,
	"cts__design__die__area__pre_repair": 139408,
	"cts__design__core__area__pre_repair": 136198,
	"cts__design__instance__count__pre_repair": 10821,
	"cts__design__instance__area__pre_repair": 119969,
	"cts__design__instance__count__stdcell__pre_repair": 10757,
	"cts__design__instance__area__stdcell__pre_repair": 529.633,
	"cts__design__instance__count__macros__pre_repair": 64,
	"cts__design__instance__area__macros__pre_repair": 119439,
	"cts__design__instance__utilization__pre_repair": 0.880841,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0316032,
	"cts__timing__setup__tns__post_repair": -13261.9,
	"cts__timing__setup__ws__post_repair": -57.4273,
	"cts__clock__skew__setup__post_repair": 71.0136,
	"cts__clock__skew__hold__post_repair": 71.0136,
	"cts__timing__drv__max_slew_limit__post_repair": 0.476623,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.973614,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 575,
	"cts__timing__drv__hold_violation_count__post_repair": 113,
	"cts__power__internal__total__post_repair": 0.00217103,
	"cts__power__switching__total__post_repair": 0.00193353,
	"cts__power__leakage__total__post_repair": 2.62188e-07,
	"cts__power__total__post_repair": 0.00410481,
	"cts__design__io__post_repair": 4162,
	"cts__design__die__area__post_repair": 139408,
	"cts__design__core__area__post_repair": 136198,
	"cts__design__instance__count__post_repair": 10827,
	"cts__design__instance__area__post_repair": 119971,
	"cts__design__instance__count__stdcell__post_repair": 10763,
	"cts__design__instance__area__stdcell__post_repair": 531.558,
	"cts__design__instance__count__macros__post_repair": 64,
	"cts__design__instance__area__macros__post_repair": 119439,
	"cts__design__instance__utilization__post_repair": 0.880855,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0317181,
	"cts__design__instance__displacement__total": 339.227,
	"cts__design__instance__displacement__mean": 0.031,
	"cts__design__instance__displacement__max": 20.092,
	"cts__route__wirelength__estimated": 64294.1,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 1.674,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.27,
	"cts__route__wirelength__estimated": 64295.6,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -21350.4,
	"cts__timing__setup__ws": -74.7477,
	"cts__clock__skew__setup": 73.5612,
	"cts__clock__skew__hold": 73.5612,
	"cts__timing__drv__max_slew_limit": 0.403886,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.973614,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 579,
	"cts__timing__drv__hold_violation_count": 95,
	"cts__power__internal__total": 0.00217997,
	"cts__power__switching__total": 0.00193459,
	"cts__power__leakage__total": 2.63576e-07,
	"cts__power__total": 0.00411482,
	"cts__design__io": 4162,
	"cts__design__die__area": 139408,
	"cts__design__core__area": 136198,
	"cts__design__instance__count": 10827,
	"cts__design__instance__area": 119972,
	"cts__design__instance__count__stdcell": 10763,
	"cts__design__instance__area__stdcell": 532.199,
	"cts__design__instance__count__macros": 64,
	"cts__design__instance__area__macros": 119439,
	"cts__design__instance__utilization": 0.88086,
	"cts__design__instance__utilization__stdcell": 0.0317563
}