# Efficient Multiple Constant Multiplication (MCM) Using DSP Blocks in Xilinx FPGAs

This work implements (with Python2) the technique proposed in paper "<a href="https://ieeexplore.ieee.org/abstract/document/8533518">Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA</a>" presented in 2018 International Conference on Field-Programmable Logic and Applications (FPL).

<h2> Files </h2>

<ul>
<li>
<p><code>generatemodule.py</code> -- Includes functions for generating Verilog modules.</p>
</li>
<li>
<p><code>mcm.py</code> -- Includes functions for performing MCM on DSP blocks.</p>
</li>
<li>
<p><code>main.py</code> -- Top file.</p>
</li>
</ul>

If you use this work in your research/study, please cite our work:

```
@INPROCEEDINGS{8533518,
  author={A. C. {Mert} and H. {Azgin} and E. {Kalali} and I. {Hamzaoglu}},
  booktitle={2018 28th International Conference on Field Programmable Logic and Applications (FPL)}, 
  title={Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA}, 
  year={2018},
  volume={},
  number={},
  pages={331-3313},}
```
