Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Tue Nov 15 21:08:49 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : bsp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.456       -6.546                     50                23469       -0.181       -2.526                     85                23469        0.345        0.000                       0                  4208  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
sys_clk_pin    {0.000 5.000}        10.000          100.000         
  clk0         {0.000 5.000}        10.000          100.000         
    clk_100_s  {0.000 5.000}        10.000          100.000         
    clk_400_s  {0.000 1.250}        2.500           400.000         
    clkfbout   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk0              -0.456       -6.546                     50                23461       -0.074       -2.065                     81                23461        3.000        0.000                       0                  4198  
    clk_100_s                                                                                                                                                    7.845        0.000                       0                     3  
    clk_400_s                                                                                                                                                    0.345        0.000                       0                     3  
    clkfbout                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk0          clk_100_s           6.269        0.000                      0                    8       -0.181       -0.462                      4                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           50  Failing Endpoints,  Worst Slack       -0.456ns,  Total Violation       -6.546ns
Hold  :           81  Failing Endpoints,  Worst Slack       -0.074ns,  Total Violation       -2.065ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/rand_7_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 8.274ns (81.461%)  route 1.883ns (18.539%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  bufg_inst2/O
                         net (fo=4200, estimated)     1.849    -0.775    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X78Y153        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/rand_7_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.518    -0.257 r  transmitter_inst_1/dac_interface_inst_1/rand_7_reg[15]/Q
                         net (fo=4, estimated)        0.403     0.146    transmitter_inst_1/dac_interface_inst_1/rand_7[15]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     4.182 r  transmitter_inst_1/dac_interface_inst_1/rand_71__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.182    transmitter_inst_1/dac_interface_inst_1/rand_71__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.700 r  transmitter_inst_1/dac_interface_inst_1/rand_71__1/P[0]
                         net (fo=2, estimated)        0.632     6.332    transmitter_inst_1/dac_interface_inst_1/rand_71__1_n_105
    SLICE_X79Y154        LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  transmitter_inst_1/dac_interface_inst_1/rand_71_carry_i_3/O
                         net (fo=1, routed)           0.000     6.456    transmitter_inst_1/dac_interface_inst_1/rand_71_carry_i_3_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  transmitter_inst_1/dac_interface_inst_1/rand_71_carry/CO[3]
                         net (fo=1, estimated)        0.000     7.006    transmitter_inst_1/dac_interface_inst_1/rand_71_carry_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.245 r  transmitter_inst_1/dac_interface_inst_1/rand_71_carry__0/O[2]
                         net (fo=1, estimated)        0.497     7.742    transmitter_inst_1/dac_interface_inst_1/rand_71_carry__0_n_5
    SLICE_X78Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835     8.577 r  transmitter_inst_1/dac_interface_inst_1/rand_70_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     8.577    transmitter_inst_1/dac_interface_inst_1/rand_70_carry__4_n_0
    SLICE_X78Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  transmitter_inst_1/dac_interface_inst_1/rand_70_carry__5/CO[3]
                         net (fo=1, estimated)        0.000     8.694    transmitter_inst_1/dac_interface_inst_1/rand_70_carry__5_n_0
    SLICE_X78Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.031 r  transmitter_inst_1/dac_interface_inst_1/rand_70_carry__6/O[1]
                         net (fo=2, estimated)        0.351     9.382    transmitter_inst_1/dac_interface_inst_1/rand_70_carry__6_n_6
    SLICE_X80Y158        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  bufg_inst2/O
                         net (fo=4200, estimated)     1.719     8.622    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X80Y158        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/psdsp_1/C
                         clock pessimism              0.561     9.183    
                         clock uncertainty           -0.059     9.123    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)       -0.198     8.925    transmitter_inst_1/dac_interface_inst_1/psdsp_1
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 -0.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 transmitter_inst_1/nco_inst_1/tree_010_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/nco_inst_1/w_2_reg_rep_bsel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.583%)  route 0.339ns (67.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  bufg_inst2/O
                         net (fo=4200, estimated)     0.569    -0.559    transmitter_inst_1/nco_inst_1/clk
    SLICE_X14Y149        FDRE                                         r  transmitter_inst_1/nco_inst_1/tree_010_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  transmitter_inst_1/nco_inst_1/tree_010_reg[29]/Q
                         net (fo=2, estimated)        0.339    -0.055    transmitter_inst_1/nco_inst_1/tree_010_reg_n_0_[29]
    RAMB18_X0Y60         RAMB18E1                                     r  transmitter_inst_1/nco_inst_1/w_2_reg_rep_bsel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  bufg_inst2/O
                         net (fo=4200, estimated)     0.968    -0.684    transmitter_inst_1/nco_inst_1/clk
    RAMB18_X0Y60         RAMB18E1                                     r  transmitter_inst_1/nco_inst_1/w_2_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.520    -0.164    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.019    transmitter_inst_1/nco_inst_1/w_2_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                 -0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y30    user_design_inst_1/main_0_139800460159384/program_counter_reg_rep_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_s
  To Clock:  clk_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_400_s
  To Clock:  clk_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk_100_s

Setup :            0  Failing Endpoints,  Worst Slack        6.269ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.181ns,  Total Violation       -0.462ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.478ns (16.620%)  route 2.398ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 8.874 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  bufg_inst2/O
                         net (fo=4200, estimated)     1.788    -0.836    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X56Y163        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y163        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  transmitter_inst_1/dac_interface_inst_1/dac_5_reg/Q
                         net (fo=1, estimated)        2.398     2.040    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/input_5
    OLOGIC_X0Y139        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  bufg_inst2/O
                         net (fo=4200, estimated)     1.767     8.670    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.771     4.898 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, estimated)        1.911     6.810    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.901 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, estimated)        1.973     8.874    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X0Y139        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.473     9.347    
                         clock uncertainty           -0.242     9.105    
    OLOGIC_X0Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.796     8.309    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                          8.309    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                  6.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.181ns  (arrival time - required time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.009%)  route 0.381ns (72.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  bufg_inst2/O
                         net (fo=4200, estimated)     0.567    -0.561    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X11Y141        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/Q
                         net (fo=1, estimated)        0.381    -0.039    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/input_3
    OLOGIC_X0Y139        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  bufg_inst2/O
                         net (fo=4200, estimated)     0.943    -0.709    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -2.576 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, estimated)        0.893    -1.683    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.654 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, estimated)        1.011    -0.643    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X0Y139        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.525    -0.119    
                         clock uncertainty            0.242     0.123    
    OLOGIC_X0Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.142    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                 -0.181    





