$date
	Tue Sep 19 11:37:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ej_01_tb $end
$var wire 32 ! test_rd2 [31:0] $end
$var wire 32 " test_rd1 [31:0] $end
$var wire 32 # test_rd [31:0] $end
$var wire 16 $ test_pc [15:0] $end
$var reg 1 % clk $end
$var reg 5 & test_a1 [4:0] $end
$var reg 5 ' test_a2 [4:0] $end
$var reg 5 ( test_a3 [4:0] $end
$var reg 16 ) test_adress [15:0] $end
$var reg 16 * test_pcNext [15:0] $end
$var reg 32 + test_wd3 [31:0] $end
$var reg 1 , test_we $end
$scope module BR_1 $end
$var wire 5 - a1 [4:0] $end
$var wire 5 . a2 [4:0] $end
$var wire 5 / a3 [4:0] $end
$var wire 1 % clk $end
$var wire 32 0 wd3 [31:0] $end
$var wire 1 , we $end
$var reg 32 1 rd1 [31:0] $end
$var reg 32 2 rd2 [31:0] $end
$upscope $end
$scope module IM_1 $end
$var wire 16 3 adress [15:0] $end
$var wire 32 4 rd [31:0] $end
$upscope $end
$scope module PC_1 $end
$var wire 1 % clk $end
$var wire 16 5 pcNext [15:0] $end
$var reg 16 6 pc [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
b0 0
b0 /
b1 .
b0 -
1,
b0 +
bx *
bx )
b0 (
b1 '
b0 &
0%
bx $
bx #
bx "
bx !
$end
#50000
1%
#100000
0%
b1 +
b1 0
b1 (
b1 /
b0 )
b0 3
b0 *
b0 5
#150000
b0 $
b0 6
1%
#200000
0%
#250000
1%
#300000
0%
#350000
1%
#400000
0%
#450000
1%
#500000
0%
#550000
1%
#600000
0%
b10 +
b10 0
b10 (
b10 /
b1 )
b1 3
b1 *
b1 5
#650000
b1 $
b1 6
1%
#700000
0%
#750000
1%
#800000
0%
#850000
1%
#900000
0%
#950000
1%
#1000000
0%
#1050000
1%
#1100000
0%
0,
b10 )
b10 3
b10 *
b10 5
#1150000
b1 !
b1 2
b0 "
b0 1
b10 $
b10 6
1%
#1200000
0%
#1250000
1%
#1300000
0%
#1350000
1%
#1400000
0%
#1450000
1%
#1500000
0%
#1550000
1%
#1600000
0%
b11 '
b11 .
b10 &
b10 -
b11 )
b11 3
b11 *
b11 5
#1650000
b11 $
b11 6
bx !
bx 2
b10 "
b10 1
1%
#1700000
0%
#1750000
1%
#1800000
0%
#1850000
1%
#1900000
0%
#1950000
1%
#2000000
0%
#2050000
1%
#2100000
0%
#2150000
1%
#2200000
0%
#2250000
1%
#2300000
0%
#2350000
1%
#2400000
0%
#2450000
1%
#2500000
0%
#2550000
1%
#2600000
0%
