

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Feb  4 00:11:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.082|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   49|   49|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      27|      8|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     134|    308|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cordiccart2pol_maeOg_U2  |cordiccart2pol_maeOg  | i0 * i1 + i2 |
    |cordiccart2pol_maeOg_U3  |cordiccart2pol_maeOg  | i0 * i1 + i2 |
    |cordiccart2pol_mudEe_U1  |cordiccart2pol_mudEe  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_V_U  |cordiccart2pol_Kvbkb  |        0|  14|   4|    0|    16|   14|     1|          224|
    |angles_V_U   |cordiccart2pol_ancud  |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                      |        0|  27|   8|    0|    32|   27|     2|          432|
    +-------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_200_p2              |     +    |      0|  0|  15|           5|           1|
    |angle_V_fu_262_p2        |     -    |      0|  0|  23|          16|          16|
    |c_x_V_fu_164_p2          |     -    |      0|  0|  23|           1|          16|
    |c_y_V_fu_158_p2          |     -    |      0|  0|  23|           1|          16|
    |sub_ln1118_fu_234_p2     |     -    |      0|  0|  19|           1|          14|
    |sub_ln703_fu_244_p2      |     -    |      0|  0|  19|           1|          14|
    |icmp_ln1494_fu_152_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln25_fu_194_p2      |   icmp   |      0|  0|  11|           5|           6|
    |c_y_V_1_fu_178_p3        |  select  |      0|  0|  16|           1|          16|
    |r_V_2_fu_274_p3          |  select  |      0|  0|  15|           1|          15|
    |r_V_3_fu_306_p3          |  select  |      0|  0|  15|           1|          15|
    |select_ln13_2_fu_186_p3  |  select  |      0|  0|  15|           1|          14|
    |select_ln13_fu_170_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln703_fu_250_p3   |  select  |      0|  0|  14|           1|          14|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 237|          52|         174|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |i_0_reg_141       |   9|          2|    5|         10|
    |p_Val2_3_reg_120  |   9|          2|   16|         32|
    |p_Val2_5_reg_130  |   9|          2|   16|         32|
    |tempX_V_reg_110   |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  63|         13|   54|        111|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Kvalues_V_load_reg_402  |  14|   0|   14|          0|
    |angle_V_reg_412         |  16|   0|   16|          0|
    |ap_CS_fsm               |   4|   0|    4|          0|
    |i_0_reg_141             |   5|   0|    5|          0|
    |i_reg_381               |   5|   0|    5|          0|
    |p_Val2_3_reg_120        |  16|   0|   16|          0|
    |p_Val2_5_reg_130        |  16|   0|   16|          0|
    |sub_ln1118_reg_407      |  14|   0|   14|          0|
    |tempX_V_reg_110         |  16|   0|   16|          0|
    |tmp_reg_396             |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 107|   0|  107|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |   16|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |   16|   ap_none  |       y_V      |    scalar    |
|r_V             | out |   16|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |   16|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

