INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.gen/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sources_1/new/drawing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_line
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sources_1/new/root.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sources_1/new/snake_mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake_men_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sources_1/new/track_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module track_update
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sim_1/new/track_update_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module track_update_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sim_1/new/track_update_tb.v:64]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sim_1/new/track_update_tb.v:71]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [E:/FPGA/nowone/SnakeGame/SnakeGame.srcs/sim_1/new/track_update_tb.v:78]
