

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_gemm_i6_l_j6'
================================================================
* Date:           Sun Sep  3 07:19:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i6_l_j6  |      775|      775|         9|          1|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 12 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i6 = alloca i32 1"   --->   Operation 13 'alloca' 'i6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten25"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_0_k2.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i10 %indvar_flatten25" [kernel.cpp:136]   --->   Operation 19 'load' 'indvar_flatten25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln136 = icmp_eq  i10 %indvar_flatten25_load, i10 768" [kernel.cpp:136]   --->   Operation 21 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln136_1 = add i10 %indvar_flatten25_load, i10 1" [kernel.cpp:136]   --->   Operation 22 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc45.i, void %for.inc123.preheader.exitStub" [kernel.cpp:136]   --->   Operation 23 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j6_load = load i7 %j6" [kernel.cpp:137]   --->   Operation 24 'load' 'j6_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp_eq  i7 %j6_load, i7 64" [kernel.cpp:137]   --->   Operation 25 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i7 0, i7 %j6_load" [kernel.cpp:136]   --->   Operation 26 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j6_cast = zext i7 %select_ln136" [kernel.cpp:136]   --->   Operation 27 'zext' 'j6_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%V_h_V_addr = getelementptr i24 %V_h_V, i64 0, i64 %j6_cast" [kernel.cpp:140]   --->   Operation 28 'getelementptr' 'V_h_V_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_53_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln136" [kernel.cpp:140]   --->   Operation 29 'bitconcatenate' 'tmp_53_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i8 %tmp_53_cast" [kernel.cpp:140]   --->   Operation 30 'zext' 'zext_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%V_h_V_addr_2 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_4" [kernel.cpp:140]   --->   Operation 31 'getelementptr' 'V_h_V_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_54_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln136" [kernel.cpp:140]   --->   Operation 32 'bitconcatenate' 'tmp_54_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln140_6 = zext i9 %tmp_54_cast" [kernel.cpp:140]   --->   Operation 33 'zext' 'zext_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%V_h_V_addr_4 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_6" [kernel.cpp:140]   --->   Operation 34 'getelementptr' 'V_h_V_addr_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i8 %tmp_53_cast" [kernel.cpp:140]   --->   Operation 35 'sext' 'sext_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i9 %sext_ln140" [kernel.cpp:140]   --->   Operation 36 'zext' 'zext_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%V_h_V_addr_6 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_8" [kernel.cpp:140]   --->   Operation 37 'getelementptr' 'V_h_V_addr_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_56_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln136" [kernel.cpp:140]   --->   Operation 38 'bitconcatenate' 'tmp_56_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i10 %tmp_56_cast" [kernel.cpp:140]   --->   Operation 39 'zext' 'zext_ln140_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%V_h_V_addr_8 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_10" [kernel.cpp:140]   --->   Operation 40 'getelementptr' 'V_h_V_addr_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_57_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln136" [kernel.cpp:140]   --->   Operation 41 'bitconcatenate' 'tmp_57_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i10 %tmp_57_cast" [kernel.cpp:140]   --->   Operation 42 'zext' 'zext_ln140_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%V_h_V_addr_10 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_12" [kernel.cpp:140]   --->   Operation 43 'getelementptr' 'V_h_V_addr_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%V_h_V_load = load i10 %V_h_V_addr" [kernel.cpp:140]   --->   Operation 44 'load' 'V_h_V_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%V_h_V_load_2 = load i10 %V_h_V_addr_2" [kernel.cpp:140]   --->   Operation 45 'load' 'V_h_V_load_2' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%V_h_V_load_4 = load i10 %V_h_V_addr_4" [kernel.cpp:140]   --->   Operation 46 'load' 'V_h_V_load_4' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%V_h_V_load_6 = load i10 %V_h_V_addr_6" [kernel.cpp:140]   --->   Operation 47 'load' 'V_h_V_load_6' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%V_h_V_load_8 = load i10 %V_h_V_addr_8" [kernel.cpp:140]   --->   Operation 48 'load' 'V_h_V_load_8' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%V_h_V_load_10 = load i10 %V_h_V_addr_10" [kernel.cpp:140]   --->   Operation 49 'load' 'V_h_V_load_10' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln137 = add i7 %select_ln136, i7 1" [kernel.cpp:137]   --->   Operation 50 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln137 = store i10 %add_ln136_1, i10 %indvar_flatten25" [kernel.cpp:137]   --->   Operation 51 'store' 'store_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln137 = store i7 %add_ln137, i7 %j6" [kernel.cpp:137]   --->   Operation 52 'store' 'store_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i6_load = load i4 %i6" [kernel.cpp:136]   --->   Operation 53 'load' 'i6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln136 = add i4 %i6_load, i4 1" [kernel.cpp:136]   --->   Operation 54 'add' 'add_ln136' <Predicate = (icmp_ln137)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i4 %add_ln136, i4 %i6_load" [kernel.cpp:136]   --->   Operation 55 'select' 'select_ln136_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i4 %select_ln136_1" [kernel.cpp:136]   --->   Operation 56 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v96_V_8_addr = getelementptr i24 %v96_V_8, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 57 'getelementptr' 'v96_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%v96_V_8_load = load i4 %v96_V_8_addr" [kernel.cpp:136]   --->   Operation 58 'load' 'v96_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v96_V_9_addr = getelementptr i24 %v96_V_9, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 59 'getelementptr' 'v96_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%v96_V_9_load = load i4 %v96_V_9_addr" [kernel.cpp:136]   --->   Operation 60 'load' 'v96_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v96_V_10_addr = getelementptr i24 %v96_V_10, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 61 'getelementptr' 'v96_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%v96_V_10_load = load i4 %v96_V_10_addr" [kernel.cpp:136]   --->   Operation 62 'load' 'v96_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v96_V_11_addr = getelementptr i24 %v96_V_11, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 63 'getelementptr' 'v96_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%v96_V_11_load = load i4 %v96_V_11_addr" [kernel.cpp:136]   --->   Operation 64 'load' 'v96_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %select_ln136" [kernel.cpp:140]   --->   Operation 65 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %select_ln136" [kernel.cpp:140]   --->   Operation 66 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i7 %select_ln136" [kernel.cpp:140]   --->   Operation 67 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln140 = add i8 %zext_ln140_2, i8 64" [kernel.cpp:140]   --->   Operation 68 'add' 'add_ln140' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i8 %add_ln140" [kernel.cpp:140]   --->   Operation 69 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%V_h_V_addr_1 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_3" [kernel.cpp:140]   --->   Operation 70 'getelementptr' 'V_h_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln140_1 = add i9 %zext_ln140_1, i9 192" [kernel.cpp:140]   --->   Operation 71 'add' 'add_ln140_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i9 %add_ln140_1" [kernel.cpp:140]   --->   Operation 72 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%V_h_V_addr_3 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_5" [kernel.cpp:140]   --->   Operation 73 'getelementptr' 'V_h_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln140_2 = add i9 %zext_ln140_1, i9 320" [kernel.cpp:140]   --->   Operation 74 'add' 'add_ln140_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i9 %add_ln140_2" [kernel.cpp:140]   --->   Operation 75 'zext' 'zext_ln140_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%V_h_V_addr_5 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_7" [kernel.cpp:140]   --->   Operation 76 'getelementptr' 'V_h_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln140_3 = add i10 %zext_ln140, i10 448" [kernel.cpp:140]   --->   Operation 77 'add' 'add_ln140_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i10 %add_ln140_3" [kernel.cpp:140]   --->   Operation 78 'zext' 'zext_ln140_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%V_h_V_addr_7 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_9" [kernel.cpp:140]   --->   Operation 79 'getelementptr' 'V_h_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln140_4 = add i10 %zext_ln140, i10 576" [kernel.cpp:140]   --->   Operation 80 'add' 'add_ln140_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i10 %add_ln140_4" [kernel.cpp:140]   --->   Operation 81 'zext' 'zext_ln140_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%V_h_V_addr_9 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_11" [kernel.cpp:140]   --->   Operation 82 'getelementptr' 'V_h_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln140_5 = add i10 %zext_ln140, i10 704" [kernel.cpp:140]   --->   Operation 83 'add' 'add_ln140_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i10 %add_ln140_5" [kernel.cpp:140]   --->   Operation 84 'zext' 'zext_ln140_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%V_h_V_addr_11 = getelementptr i24 %V_h_V, i64 0, i64 %zext_ln140_13" [kernel.cpp:140]   --->   Operation 85 'getelementptr' 'V_h_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%V_h_V_load = load i10 %V_h_V_addr" [kernel.cpp:140]   --->   Operation 86 'load' 'V_h_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%V_h_V_load_1 = load i10 %V_h_V_addr_1" [kernel.cpp:140]   --->   Operation 87 'load' 'V_h_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%V_h_V_load_2 = load i10 %V_h_V_addr_2" [kernel.cpp:140]   --->   Operation 88 'load' 'V_h_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%V_h_V_load_3 = load i10 %V_h_V_addr_3" [kernel.cpp:140]   --->   Operation 89 'load' 'V_h_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%V_h_V_load_4 = load i10 %V_h_V_addr_4" [kernel.cpp:140]   --->   Operation 90 'load' 'V_h_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%V_h_V_load_5 = load i10 %V_h_V_addr_5" [kernel.cpp:140]   --->   Operation 91 'load' 'V_h_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%V_h_V_load_6 = load i10 %V_h_V_addr_6" [kernel.cpp:140]   --->   Operation 92 'load' 'V_h_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%V_h_V_load_7 = load i10 %V_h_V_addr_7" [kernel.cpp:140]   --->   Operation 93 'load' 'V_h_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%V_h_V_load_8 = load i10 %V_h_V_addr_8" [kernel.cpp:140]   --->   Operation 94 'load' 'V_h_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%V_h_V_load_9 = load i10 %V_h_V_addr_9" [kernel.cpp:140]   --->   Operation 95 'load' 'V_h_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%V_h_V_load_10 = load i10 %V_h_V_addr_10" [kernel.cpp:140]   --->   Operation 96 'load' 'V_h_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%V_h_V_load_11 = load i10 %V_h_V_addr_11" [kernel.cpp:140]   --->   Operation 97 'load' 'V_h_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln137 = store i4 %select_ln136_1, i4 %i6" [kernel.cpp:137]   --->   Operation 98 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln136_1, i6 0" [kernel.cpp:136]   --->   Operation 99 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%v96_V_0_addr = getelementptr i24 %v96_V_0, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 100 'getelementptr' 'v96_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%v96_V_0_load = load i4 %v96_V_0_addr" [kernel.cpp:136]   --->   Operation 101 'load' 'v96_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%v96_V_1_addr = getelementptr i24 %v96_V_1, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 102 'getelementptr' 'v96_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%v96_V_1_load = load i4 %v96_V_1_addr" [kernel.cpp:136]   --->   Operation 103 'load' 'v96_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%v96_V_2_addr = getelementptr i24 %v96_V_2, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 104 'getelementptr' 'v96_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (2.32ns)   --->   "%v96_V_2_load = load i4 %v96_V_2_addr" [kernel.cpp:136]   --->   Operation 105 'load' 'v96_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%v96_V_3_addr = getelementptr i24 %v96_V_3, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 106 'getelementptr' 'v96_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (2.32ns)   --->   "%v96_V_3_load = load i4 %v96_V_3_addr" [kernel.cpp:136]   --->   Operation 107 'load' 'v96_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%v96_V_4_addr = getelementptr i24 %v96_V_4, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 108 'getelementptr' 'v96_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (2.32ns)   --->   "%v96_V_4_load = load i4 %v96_V_4_addr" [kernel.cpp:136]   --->   Operation 109 'load' 'v96_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%v96_V_5_addr = getelementptr i24 %v96_V_5, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 110 'getelementptr' 'v96_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (2.32ns)   --->   "%v96_V_5_load = load i4 %v96_V_5_addr" [kernel.cpp:136]   --->   Operation 111 'load' 'v96_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%v96_V_6_addr = getelementptr i24 %v96_V_6, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 112 'getelementptr' 'v96_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%v96_V_6_load = load i4 %v96_V_6_addr" [kernel.cpp:136]   --->   Operation 113 'load' 'v96_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%v96_V_7_addr = getelementptr i24 %v96_V_7, i64 0, i64 %zext_ln136" [kernel.cpp:139]   --->   Operation 114 'getelementptr' 'v96_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (2.32ns)   --->   "%v96_V_7_load = load i4 %v96_V_7_addr" [kernel.cpp:136]   --->   Operation 115 'load' 'v96_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 116 [1/2] (2.32ns)   --->   "%v96_V_8_load = load i4 %v96_V_8_addr" [kernel.cpp:136]   --->   Operation 116 'load' 'v96_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 117 [1/2] (2.32ns)   --->   "%v96_V_9_load = load i4 %v96_V_9_addr" [kernel.cpp:136]   --->   Operation 117 'load' 'v96_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 118 [1/2] (2.32ns)   --->   "%v96_V_10_load = load i4 %v96_V_10_addr" [kernel.cpp:136]   --->   Operation 118 'load' 'v96_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 119 [1/2] (2.32ns)   --->   "%v96_V_11_load = load i4 %v96_V_11_addr" [kernel.cpp:136]   --->   Operation 119 'load' 'v96_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_3 : Operation 120 [1/1] (1.73ns)   --->   "%empty_405 = add i10 %tmp_s, i10 %zext_ln140" [kernel.cpp:136]   --->   Operation 120 'add' 'empty_405' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%V_h_V_load_1 = load i10 %V_h_V_addr_1" [kernel.cpp:140]   --->   Operation 121 'load' 'V_h_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%V_h_V_load_3 = load i10 %V_h_V_addr_3" [kernel.cpp:140]   --->   Operation 122 'load' 'V_h_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%V_h_V_load_5 = load i10 %V_h_V_addr_5" [kernel.cpp:140]   --->   Operation 123 'load' 'V_h_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%V_h_V_load_7 = load i10 %V_h_V_addr_7" [kernel.cpp:140]   --->   Operation 124 'load' 'V_h_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%V_h_V_load_9 = load i10 %V_h_V_addr_9" [kernel.cpp:140]   --->   Operation 125 'load' 'V_h_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%V_h_V_load_11 = load i10 %V_h_V_addr_11" [kernel.cpp:140]   --->   Operation 126 'load' 'V_h_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%v96_V_0_load = load i4 %v96_V_0_addr" [kernel.cpp:136]   --->   Operation 127 'load' 'v96_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%v96_V_1_load = load i4 %v96_V_1_addr" [kernel.cpp:136]   --->   Operation 128 'load' 'v96_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 129 [1/2] (2.32ns)   --->   "%v96_V_2_load = load i4 %v96_V_2_addr" [kernel.cpp:136]   --->   Operation 129 'load' 'v96_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 130 [1/2] (2.32ns)   --->   "%v96_V_3_load = load i4 %v96_V_3_addr" [kernel.cpp:136]   --->   Operation 130 'load' 'v96_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%v96_V_4_load = load i4 %v96_V_4_addr" [kernel.cpp:136]   --->   Operation 131 'load' 'v96_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 132 [1/2] (2.32ns)   --->   "%v96_V_5_load = load i4 %v96_V_5_addr" [kernel.cpp:136]   --->   Operation 132 'load' 'v96_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 133 [1/2] (2.32ns)   --->   "%v96_V_6_load = load i4 %v96_V_6_addr" [kernel.cpp:136]   --->   Operation 133 'load' 'v96_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 134 [1/2] (2.32ns)   --->   "%v96_V_7_load = load i4 %v96_V_7_addr" [kernel.cpp:136]   --->   Operation 134 'load' 'v96_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln139_8_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_8_load, i16 0" [kernel.cpp:136]   --->   Operation 135 'bitconcatenate' 'sext_ln139_8_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln136_8 = sext i40 %sext_ln139_8_mid2_v" [kernel.cpp:136]   --->   Operation 136 'sext' 'sext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln139_9_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_9_load, i16 0" [kernel.cpp:136]   --->   Operation 137 'bitconcatenate' 'sext_ln139_9_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln136_9 = sext i40 %sext_ln139_9_mid2_v" [kernel.cpp:136]   --->   Operation 138 'sext' 'sext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln139_10_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_10_load, i16 0" [kernel.cpp:136]   --->   Operation 139 'bitconcatenate' 'sext_ln139_10_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln136_10 = sext i40 %sext_ln139_10_mid2_v" [kernel.cpp:136]   --->   Operation 140 'sext' 'sext_ln136_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln137_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_11_load, i16 0" [kernel.cpp:136]   --->   Operation 141 'bitconcatenate' 'sext_ln137_mid2_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln136_11 = sext i40 %sext_ln137_mid2_v" [kernel.cpp:136]   --->   Operation 142 'sext' 'sext_ln136_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln884_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_8, i16 0"   --->   Operation 143 'bitconcatenate' 'shl_ln884_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i40 %shl_ln884_6"   --->   Operation 144 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln1319_8 = mul i72 %sext_ln1319_8, i72 %sext_ln136_8"   --->   Operation 145 'mul' 'mul_ln1319_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln884_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_9, i16 0"   --->   Operation 146 'bitconcatenate' 'shl_ln884_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i40 %shl_ln884_8"   --->   Operation 147 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [2/2] (6.91ns)   --->   "%mul_ln1319_9 = mul i72 %sext_ln1319_9, i72 %sext_ln136_9"   --->   Operation 148 'mul' 'mul_ln1319_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln884_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_10, i16 0"   --->   Operation 149 'bitconcatenate' 'shl_ln884_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i40 %shl_ln884_10"   --->   Operation 150 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (6.91ns)   --->   "%mul_ln1319_10 = mul i72 %sext_ln1319_10, i72 %sext_ln136_10"   --->   Operation 151 'mul' 'mul_ln1319_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln884_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_11, i16 0"   --->   Operation 152 'bitconcatenate' 'shl_ln884_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i40 %shl_ln884_11"   --->   Operation 153 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (6.91ns)   --->   "%mul_ln1319_11 = mul i72 %sext_ln1319_11, i72 %sext_ln136_11"   --->   Operation 154 'mul' 'mul_ln1319_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln139_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_0_load, i16 0" [kernel.cpp:136]   --->   Operation 155 'bitconcatenate' 'sext_ln139_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i40 %sext_ln139_mid2_v" [kernel.cpp:136]   --->   Operation 156 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln139_1_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_1_load, i16 0" [kernel.cpp:136]   --->   Operation 157 'bitconcatenate' 'sext_ln139_1_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i40 %sext_ln139_1_mid2_v" [kernel.cpp:136]   --->   Operation 158 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln139_2_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_2_load, i16 0" [kernel.cpp:136]   --->   Operation 159 'bitconcatenate' 'sext_ln139_2_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i40 %sext_ln139_2_mid2_v" [kernel.cpp:136]   --->   Operation 160 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln139_3_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_3_load, i16 0" [kernel.cpp:136]   --->   Operation 161 'bitconcatenate' 'sext_ln139_3_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i40 %sext_ln139_3_mid2_v" [kernel.cpp:136]   --->   Operation 162 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln139_4_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_4_load, i16 0" [kernel.cpp:136]   --->   Operation 163 'bitconcatenate' 'sext_ln139_4_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln136_4 = sext i40 %sext_ln139_4_mid2_v" [kernel.cpp:136]   --->   Operation 164 'sext' 'sext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln139_5_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_5_load, i16 0" [kernel.cpp:136]   --->   Operation 165 'bitconcatenate' 'sext_ln139_5_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln136_5 = sext i40 %sext_ln139_5_mid2_v" [kernel.cpp:136]   --->   Operation 166 'sext' 'sext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln139_6_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_6_load, i16 0" [kernel.cpp:136]   --->   Operation 167 'bitconcatenate' 'sext_ln139_6_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln136_6 = sext i40 %sext_ln139_6_mid2_v" [kernel.cpp:136]   --->   Operation 168 'sext' 'sext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln139_7_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v96_V_7_load, i16 0" [kernel.cpp:136]   --->   Operation 169 'bitconcatenate' 'sext_ln139_7_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln136_7 = sext i40 %sext_ln139_7_mid2_v" [kernel.cpp:136]   --->   Operation 170 'sext' 'sext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_405" [kernel.cpp:136]   --->   Operation 171 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%v97_V_addr = getelementptr i24 %v97_V, i64 0, i64 %p_cast" [kernel.cpp:136]   --->   Operation 172 'getelementptr' 'v97_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [2/2] (3.25ns)   --->   "%v97_V_load = load i10 %v97_V_addr" [kernel.cpp:144]   --->   Operation 173 'load' 'v97_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load, i16 0"   --->   Operation 174 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i40 %shl_ln884_1"   --->   Operation 175 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [2/2] (6.91ns)   --->   "%mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln136"   --->   Operation 176 'mul' 'mul_ln1319' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_1, i16 0"   --->   Operation 177 'bitconcatenate' 'shl_ln884_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i40 %shl_ln884_3"   --->   Operation 178 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln1319_1 = mul i72 %sext_ln1319_1, i72 %sext_ln136_1"   --->   Operation 179 'mul' 'mul_ln1319_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln884_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_2, i16 0"   --->   Operation 180 'bitconcatenate' 'shl_ln884_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i40 %shl_ln884_5"   --->   Operation 181 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln1319_2 = mul i72 %sext_ln1319_2, i72 %sext_ln136_2"   --->   Operation 182 'mul' 'mul_ln1319_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln884_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_3, i16 0"   --->   Operation 183 'bitconcatenate' 'shl_ln884_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i40 %shl_ln884_7"   --->   Operation 184 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln1319_3 = mul i72 %sext_ln1319_3, i72 %sext_ln136_3"   --->   Operation 185 'mul' 'mul_ln1319_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln884_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_4, i16 0"   --->   Operation 186 'bitconcatenate' 'shl_ln884_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i40 %shl_ln884_9"   --->   Operation 187 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln1319_4 = mul i72 %sext_ln1319_4, i72 %sext_ln136_4"   --->   Operation 188 'mul' 'mul_ln1319_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_5, i16 0"   --->   Operation 189 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i40 %shl_ln884_s"   --->   Operation 190 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln1319_5 = mul i72 %sext_ln1319_5, i72 %sext_ln136_5"   --->   Operation 191 'mul' 'mul_ln1319_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_6, i16 0"   --->   Operation 192 'bitconcatenate' 'shl_ln884_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i40 %shl_ln884_2"   --->   Operation 193 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (6.91ns)   --->   "%mul_ln1319_6 = mul i72 %sext_ln1319_6, i72 %sext_ln136_6"   --->   Operation 194 'mul' 'mul_ln1319_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln884_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %V_h_V_load_7, i16 0"   --->   Operation 195 'bitconcatenate' 'shl_ln884_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i40 %shl_ln884_4"   --->   Operation 196 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (6.91ns)   --->   "%mul_ln1319_7 = mul i72 %sext_ln1319_7, i72 %sext_ln136_7"   --->   Operation 197 'mul' 'mul_ln1319_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/2] (6.91ns)   --->   "%mul_ln1319_8 = mul i72 %sext_ln1319_8, i72 %sext_ln136_8"   --->   Operation 198 'mul' 'mul_ln1319_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_8, i32 48, i32 71"   --->   Operation 199 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln1319_9 = mul i72 %sext_ln1319_9, i72 %sext_ln136_9"   --->   Operation 200 'mul' 'mul_ln1319_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_9, i32 48, i32 71"   --->   Operation 201 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln1319_10 = mul i72 %sext_ln1319_10, i72 %sext_ln136_10"   --->   Operation 202 'mul' 'mul_ln1319_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_10, i32 48, i32 71"   --->   Operation 203 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/2] (6.91ns)   --->   "%mul_ln1319_11 = mul i72 %sext_ln1319_11, i72 %sext_ln136_11"   --->   Operation 204 'mul' 'mul_ln1319_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_11, i32 48, i32 71"   --->   Operation 205 'partselect' 'trunc_ln864_10' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%v97_V_load = load i10 %v97_V_addr" [kernel.cpp:144]   --->   Operation 206 'load' 'v97_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 207 [1/2] (6.91ns)   --->   "%mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln136"   --->   Operation 207 'mul' 'mul_ln1319' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319, i32 48, i32 71"   --->   Operation 208 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/2] (6.91ns)   --->   "%mul_ln1319_1 = mul i72 %sext_ln1319_1, i72 %sext_ln136_1"   --->   Operation 209 'mul' 'mul_ln1319_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_1, i32 48, i32 71"   --->   Operation 210 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln1319_2 = mul i72 %sext_ln1319_2, i72 %sext_ln136_2"   --->   Operation 211 'mul' 'mul_ln1319_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_2, i32 48, i32 71"   --->   Operation 212 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln1319_3 = mul i72 %sext_ln1319_3, i72 %sext_ln136_3"   --->   Operation 213 'mul' 'mul_ln1319_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_3, i32 48, i32 71"   --->   Operation 214 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/2] (6.91ns)   --->   "%mul_ln1319_4 = mul i72 %sext_ln1319_4, i72 %sext_ln136_4"   --->   Operation 215 'mul' 'mul_ln1319_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_4, i32 48, i32 71"   --->   Operation 216 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/2] (6.91ns)   --->   "%mul_ln1319_5 = mul i72 %sext_ln1319_5, i72 %sext_ln136_5"   --->   Operation 217 'mul' 'mul_ln1319_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_5, i32 48, i32 71"   --->   Operation 218 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/2] (6.91ns)   --->   "%mul_ln1319_6 = mul i72 %sext_ln1319_6, i72 %sext_ln136_6"   --->   Operation 219 'mul' 'mul_ln1319_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_6, i32 48, i32 71"   --->   Operation 220 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/2] (6.91ns)   --->   "%mul_ln1319_7 = mul i72 %sext_ln1319_7, i72 %sext_ln136_7"   --->   Operation 221 'mul' 'mul_ln1319_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_7, i32 48, i32 71"   --->   Operation 222 'partselect' 'trunc_ln864_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i24 %trunc_ln864_8, i24 %trunc_ln864_9"   --->   Operation 223 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (2.31ns)   --->   "%add_ln859_8 = add i24 %trunc_ln864_s, i24 %trunc_ln864_10"   --->   Operation 224 'add' 'add_ln859_8' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_9 = add i24 %add_ln859_8, i24 %add_ln859_7"   --->   Operation 225 'add' 'add_ln859_9' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i24 %trunc_ln, i24 %trunc_ln864_1"   --->   Operation 226 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_1 = add i24 %add_ln859, i24 %v97_V_load"   --->   Operation 227 'add' 'add_ln859_1' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i24 %trunc_ln864_3, i24 %trunc_ln864_4"   --->   Operation 228 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_3 = add i24 %add_ln859_2, i24 %trunc_ln864_2"   --->   Operation 229 'add' 'add_ln859_3' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (2.31ns)   --->   "%add_ln859_5 = add i24 %trunc_ln864_6, i24 %trunc_ln864_7"   --->   Operation 230 'add' 'add_ln859_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_6 = add i24 %add_ln859_5, i24 %trunc_ln864_5"   --->   Operation 231 'add' 'add_ln859_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_10 = add i24 %add_ln859_9, i24 %add_ln859_6"   --->   Operation 232 'add' 'add_ln859_10' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_4 = add i24 %add_ln859_3, i24 %add_ln859_1"   --->   Operation 233 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_11 = add i24 %add_ln859_10, i24 %add_ln859_4"   --->   Operation 234 'add' 'add_ln859_11' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 241 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i6_l_j6_str"   --->   Operation 235 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 236 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:137]   --->   Operation 238 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (3.25ns)   --->   "%store_ln144 = store i24 %add_ln859_11, i10 %v97_V_addr" [kernel.cpp:144]   --->   Operation 239 'store' 'store_ln144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln137 = br void %l_S_k_0_k2.i" [kernel.cpp:137]   --->   Operation 240 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j6') [15]  (0 ns)
	'load' operation ('j6_load', kernel.cpp:137) on local variable 'j6' [29]  (0 ns)
	'icmp' operation ('icmp_ln137', kernel.cpp:137) [34]  (1.49 ns)
	'select' operation ('select_ln136', kernel.cpp:136) [35]  (0.993 ns)
	'add' operation ('add_ln137', kernel.cpp:137) [204]  (1.87 ns)
	'store' operation ('store_ln137', kernel.cpp:137) of variable 'add_ln137', kernel.cpp:137 on local variable 'j6' [207]  (1.59 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln140', kernel.cpp:140) [93]  (1.92 ns)
	'getelementptr' operation ('V_h_V_addr_1', kernel.cpp:140) [95]  (0 ns)
	'load' operation ('V_h_V_load_1', kernel.cpp:140) on array 'V_h_V' [136]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('V_h_V_load_1', kernel.cpp:140) on array 'V_h_V' [136]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319_8') [174]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319') [134]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319') [134]  (6.91 ns)

 <State 7>: 6.45ns
The critical path consists of the following:
	'add' operation ('add_ln859_5') [196]  (2.31 ns)
	'add' operation ('add_ln859_6') [197]  (0 ns)
	'add' operation ('add_ln859_10') [201]  (4.14 ns)

 <State 8>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln859_4') [195]  (0 ns)
	'add' operation ('add_ln859_11') [202]  (4.14 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln144', kernel.cpp:144) of variable 'add_ln859_11' on array 'v97_V' [203]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
