{"vcs1":{"timestamp_begin":1731106499.838240635, "rt":2.14, "ut":0.91, "st":0.35}}
{"vcselab":{"timestamp_begin":1731106502.082195578, "rt":1.03, "ut":0.24, "st":0.23}}
{"link":{"timestamp_begin":1731106503.205227135, "rt":0.40, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731106499.088057044}
{"VCS_COMP_START_TIME": 1731106499.088057044}
{"VCS_COMP_END_TIME": 1731106508.390738650}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332340}}
{"stitch_vcselab": {"peak_mem": 231524}}
