// Seed: 3071116702
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri id_9,
    output wor id_10,
    output wire id_11,
    input tri id_12,
    output tri1 id_13,
    input tri1 id_14,
    input wand id_15,
    output tri id_16,
    input wand id_17,
    input supply1 id_18,
    output tri1 id_19,
    input supply0 id_20,
    output tri0 id_21,
    output uwire id_22,
    input wor id_23,
    output wor id_24
);
  assign id_6 = id_0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wand id_12,
    output tri1 id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    input tri1 id_19
);
  always @(posedge 1 or id_14) begin
    case (id_9)
      id_4++:  id_4 = (1);
      default: id_6 = 1;
    endcase
  end
  assign id_13 = 1 ? 1 : id_15;
  module_0(
      id_2,
      id_7,
      id_6,
      id_0,
      id_18,
      id_2,
      id_6,
      id_7,
      id_2,
      id_9,
      id_6,
      id_5,
      id_10,
      id_6,
      id_16,
      id_0,
      id_13,
      id_12,
      id_10,
      id_7,
      id_1,
      id_5,
      id_6,
      id_2,
      id_6
  );
endmodule
