{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654110697378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654110697385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 12:11:37 2022 " "Processing started: Wed Jun 01 12:11:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654110697385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110697385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110697385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654110697687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654110697687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "CLOCK25_PLL.v" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "click.sv 1 1 " "Found 1 design units, including 1 entities, in source file click.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Click " "Found entity 1: Click" {  } { { "Click.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/Click.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file line_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawer " "Found entity 1: line_drawer" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705114 ""} { "Info" "ISGN_ENTITY_NAME" "2 line_drawer_testbench " "Found entity 2: line_drawer_testbench" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654110705114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "moveUp DE1_SoC.sv(39) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(39): created implicit net for \"moveUp\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "moveDown DE1_SoC.sv(40) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(40): created implicit net for \"moveDown\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654110705138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "moveUp DE1_SoC.sv(39) " "Verilog HDL or VHDL warning at DE1_SoC.sv(39): object \"moveUp\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654110705138 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "moveDown DE1_SoC.sv(40) " "Verilog HDL or VHDL warning at DE1_SoC.sv(40): object \"moveDown\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654110705138 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start DE1_SoC.sv(36) " "Verilog HDL or VHDL warning at DE1_SoC.sv(36): object \"start\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654110705139 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DE1_SoC.sv(53) " "Verilog HDL assignment warning at DE1_SoC.sv(53): truncated value with size 32 to match size of target (9)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654110705139 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC.sv(58) " "Verilog HDL assignment warning at DE1_SoC.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654110705139 "|DE1_SoC"}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "x0 circleTesting line_drawer matching object in present scope does not have an equivalent data type DE1_SoC.sv(66) " "SystemVerilog error at DE1_SoC.sv(66): can't implicitly connect port \"x0\" on instance \"circleTesting\" of module \"line_drawer\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 66 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x0 line_drawer.sv(21) " "HDL error at line_drawer.sv(21): see declaration for object \"x0\"" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x0 DE1_SoC.sv(34) " "HDL error at DE1_SoC.sv(34): see declaration for object \"x0\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "y0 circleTesting line_drawer matching object in present scope does not have an equivalent data type DE1_SoC.sv(66) " "SystemVerilog error at DE1_SoC.sv(66): can't implicitly connect port \"y0\" on instance \"circleTesting\" of module \"line_drawer\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 66 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y0 line_drawer.sv(21) " "HDL error at line_drawer.sv(21): see declaration for object \"y0\"" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y0 DE1_SoC.sv(35) " "HDL error at DE1_SoC.sv(35): see declaration for object \"y0\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 35 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "x1 circleTesting line_drawer matching object in present scope does not have an equivalent data type DE1_SoC.sv(66) " "SystemVerilog error at DE1_SoC.sv(66): can't implicitly connect port \"x1\" on instance \"circleTesting\" of module \"line_drawer\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 66 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x1 line_drawer.sv(21) " "HDL error at line_drawer.sv(21): see declaration for object \"x1\"" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x1 DE1_SoC.sv(34) " "HDL error at DE1_SoC.sv(34): see declaration for object \"x1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "y1 circleTesting line_drawer matching object in present scope does not have an equivalent data type DE1_SoC.sv(66) " "SystemVerilog error at DE1_SoC.sv(66): can't implicitly connect port \"y1\" on instance \"circleTesting\" of module \"line_drawer\" - matching object in present scope does not have an equivalent data type" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 66 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y1 line_drawer.sv(21) " "HDL error at line_drawer.sv(21): see declaration for object \"y1\"" {  } { { "line_drawer.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/line_drawer.sv" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y1 DE1_SoC.sv(35) " "HDL error at DE1_SoC.sv(35): see declaration for object \"y1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/DE1_SoC.sv" 35 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654110705140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Illya Kuzmych/OneDrive - Green River College/Documents/GitHub/EE-371/lab6_371/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654110705216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 12:11:45 2022 " "Processing ended: Wed Jun 01 12:11:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654110705216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654110705216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654110705216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654110705216 ""}
