// Seed: 181785230
module module_0 ();
  wire id_2;
  assign id_1 = 1 == 1'h0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output wand  id_2,
    input  tri0  id_3,
    output logic id_4,
    output wand  id_5
);
  tri1 id_7;
  module_0 modCall_1 ();
  assign id_5 = 1;
  uwire id_8;
  assign id_8 = id_1;
  assign id_7 = {1{1}};
  always @(1 or posedge 1) begin : LABEL_0
    id_4 <= 1;
  end
endmodule
