
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 425.855 ; gain = 105.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/vivado_files/vgatest/vgatest.src/sources/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock_vga' [E:/vivado_files/vgatest/vgatest.src/sources/clock_vga.v:3]
	Parameter display_x bound to: 11'b01010000000 
	Parameter front_porch_x bound to: 11'b00000010000 
	Parameter sync_pulse_x bound to: 11'b00001100000 
	Parameter back_porch_x bound to: 11'b00000110000 
	Parameter display_y bound to: 11'b00111100000 
	Parameter front_porch_y bound to: 11'b00000001010 
	Parameter sync_pulse_y bound to: 11'b00000000010 
	Parameter back_porch_y bound to: 11'b00000100001 
INFO: [Synth 8-6155] done synthesizing module 'clock_vga' (1#1) [E:/vivado_files/vgatest/vgatest.src/sources/clock_vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'imageGenerator' [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:1]
	Parameter display_x bound to: 640 - type: integer 
	Parameter display_y bound to: 480 - type: integer 
	Parameter tmp_color_blue bound to: 4'b1111 
	Parameter tmp_color_red bound to: 4'b1111 
	Parameter tmp_color_green bound to: 4'b1111 
	Parameter shutdown bound to: 3'b100 
	Parameter menu bound to: 3'b001 
	Parameter working bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_0' [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:37]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (3#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_1' [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:44]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (4#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/blk_mem_gen_3_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_3' [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:53]
INFO: [Synth 8-6157] synthesizing module 'number0' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number0' (5#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number1' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number1' (6#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number2' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number2' (7#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number3' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number3' (8#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number4' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number4' (9#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number5' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number5' (10#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number6' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number6' (11#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number7' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number7' (12#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number8' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number8' (13#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'number9' [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'number9' (14#1) [E:/vivado_files/vgatest/vgatest.runs/synth_1/.Xil/Vivado-24636-LAPTOP-NCO9BMV1/realtime/number9_stub.v:6]
WARNING: [Synth 8-6090] variable 'addra_w' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:672]
WARNING: [Synth 8-6090] variable 'addra_f' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:673]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:328]
WARNING: [Synth 8-6090] variable 'addra_c' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:678]
WARNING: [Synth 8-6090] variable 'addra_f' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:679]
WARNING: [Synth 8-6090] variable 'addra_w' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:680]
WARNING: [Synth 8-6090] variable 'addra_0_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:682]
WARNING: [Synth 8-6090] variable 'addra_0_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:683]
WARNING: [Synth 8-6090] variable 'addra_1_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:685]
WARNING: [Synth 8-6090] variable 'addra_1_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:686]
WARNING: [Synth 8-6090] variable 'addra_2_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:688]
WARNING: [Synth 8-6090] variable 'addra_2_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:689]
WARNING: [Synth 8-6090] variable 'addra_3_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:691]
WARNING: [Synth 8-6090] variable 'addra_3_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:692]
WARNING: [Synth 8-6090] variable 'addra_4_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:694]
WARNING: [Synth 8-6090] variable 'addra_4_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:695]
WARNING: [Synth 8-6090] variable 'addra_5_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:697]
WARNING: [Synth 8-6090] variable 'addra_5_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:698]
WARNING: [Synth 8-6090] variable 'addra_6_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:700]
WARNING: [Synth 8-6090] variable 'addra_6_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:701]
WARNING: [Synth 8-6090] variable 'addra_7_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:703]
WARNING: [Synth 8-6090] variable 'addra_7_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:704]
WARNING: [Synth 8-6090] variable 'addra_8_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:706]
WARNING: [Synth 8-6090] variable 'addra_8_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:707]
WARNING: [Synth 8-6090] variable 'addra_9_1' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:709]
WARNING: [Synth 8-6090] variable 'addra_9_2' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:710]
INFO: [Synth 8-6155] done synthesizing module 'imageGenerator' (15#1) [E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'calcu_tmp' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/calcu_tmp.v:23]
	Parameter Warning_threshold bound to: 8'b00010000 
	Parameter Fire_threshold bound to: 8'b00100000 
INFO: [Synth 8-6155] done synthesizing module 'calcu_tmp' (16#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/calcu_tmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'tmp_bcd' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/tmp_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tmp_bcd' (17#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/tmp_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/i2c_dri.v:35]
	Parameter st_0 bound to: 8'b00000001 
	Parameter st_1 bound to: 8'b00000010 
	Parameter st_2 bound to: 8'b00000100 
	Parameter st_3 bound to: 8'b00001000 
	Parameter st_4 bound to: 8'b00010000 
	Parameter st_5 bound to: 8'b00100000 
	Parameter st_6 bound to: 8'b01000000 
	Parameter st_7 bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/i2c_dri.v:238]
WARNING: [Synth 8-5788] Register slave_address_reg_reg in module i2c_dri is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/i2c_dri.v:250]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (18#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/i2c_dri.v:35]
INFO: [Synth 8-6157] synthesizing module 'tmp_change' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/tmp_change.v:23]
	Parameter divider bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tmp_change' (19#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/tmp_change.v:23]
INFO: [Synth 8-6157] synthesizing module 'red_receive' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/red_receive.v:26]
	Parameter IDLE bound to: 6'b000000 
	Parameter START_9MS bound to: 6'b000001 
	Parameter START_4_5MS_OR_2_5MS bound to: 6'b000010 
	Parameter START_RECEIVE_DATA bound to: 6'b000011 
	Parameter START_REPEAT bound to: 6'b000100 
	Parameter TIME_10MS bound to: 20'b01111010000100100000 
	Parameter TIME_8MS bound to: 20'b01100001101010000000 
	Parameter TIME_4MS bound to: 20'b00110000110101000000 
	Parameter TIME_5MS bound to: 20'b00111101000010010000 
	Parameter TIME_1_4MS bound to: 20'b00010001000101110000 
	Parameter TIME_3MS bound to: 20'b00100100100111110000 
INFO: [Synth 8-6155] done synthesizing module 'red_receive' (20#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/red_receive.v:26]
INFO: [Synth 8-6157] synthesizing module 'process_infrared' [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/process_infrared.v:23]
	Parameter shutdown bound to: 3'b100 
	Parameter menu bound to: 3'b001 
	Parameter working bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'process_infrared' (21#1) [E:/vivado_files/vgatest/vgatest.srcs/sources_1/new/process_infrared.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (22#1) [E:/vivado_files/vgatest/vgatest.src/sources/top.v:2]
WARNING: [Synth 8-3331] design tmp_bcd has unconnected port tmp[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.582 ; gain = 166.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.582 ; gain = 166.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.582 ; gain = 166.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3_1/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'mod2/centigrade'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_3_1/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'mod2/centigrade'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mod2/fire'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'mod2/fire'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'mod2/warning'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'mod2/warning'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4/number4_in_context.xdc] for cell 'mod2/num4_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4/number4_in_context.xdc] for cell 'mod2/num4_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4/number4_in_context.xdc] for cell 'mod2/num4_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number4/number4/number4_in_context.xdc] for cell 'mod2/num4_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9/number9_in_context.xdc] for cell 'mod2/num9_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9/number9_in_context.xdc] for cell 'mod2/num9_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9/number9_in_context.xdc] for cell 'mod2/num9_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number9/number9/number9_in_context.xdc] for cell 'mod2/num9_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number2/number2/number2_in_context.xdc] for cell 'mod2/num2_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number2/number2/number2_in_context.xdc] for cell 'mod2/num2_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number2/number2/number2_in_context.xdc] for cell 'mod2/num2_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number2/number2/number2_in_context.xdc] for cell 'mod2/num2_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number3/number3/number3_in_context.xdc] for cell 'mod2/num3_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number3/number3/number3_in_context.xdc] for cell 'mod2/num3_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number3/number3/number3_in_context.xdc] for cell 'mod2/num3_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number3/number3/number3_in_context.xdc] for cell 'mod2/num3_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number5/number5/number5_in_context.xdc] for cell 'mod2/num5_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number5/number5/number5_in_context.xdc] for cell 'mod2/num5_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number5/number5/number5_in_context.xdc] for cell 'mod2/num5_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number5/number5/number5_in_context.xdc] for cell 'mod2/num5_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number6/number6/number6_in_context.xdc] for cell 'mod2/num6_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number6/number6/number6_in_context.xdc] for cell 'mod2/num6_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number6/number6/number6_in_context.xdc] for cell 'mod2/num6_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number6/number6/number6_in_context.xdc] for cell 'mod2/num6_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number7/number7/number7_in_context.xdc] for cell 'mod2/num7_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number7/number7/number7_in_context.xdc] for cell 'mod2/num7_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number7/number7/number7_in_context.xdc] for cell 'mod2/num7_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number7/number7/number7_in_context.xdc] for cell 'mod2/num7_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number8/number8/number8_in_context.xdc] for cell 'mod2/num8_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number8/number8/number8_in_context.xdc] for cell 'mod2/num8_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number8/number8/number8_in_context.xdc] for cell 'mod2/num8_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number8/number8/number8_in_context.xdc] for cell 'mod2/num8_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number0/number0/number0_in_context.xdc] for cell 'mod2/num0_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number0/number0/number0_in_context.xdc] for cell 'mod2/num0_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number0/number0/number0_in_context.xdc] for cell 'mod2/num0_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number0/number0/number0_in_context.xdc] for cell 'mod2/num0_2'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number1/number1/number1_in_context.xdc] for cell 'mod2/num1_1'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number1/number1/number1_in_context.xdc] for cell 'mod2/num1_1'
Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number1/number1/number1_in_context.xdc] for cell 'mod2/num1_2'
Finished Parsing XDC File [e:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/number1/number1/number1_in_context.xdc] for cell 'mod2/num1_2'
Parsing XDC File [E:/vivado_files/vgatest/vgatest.src/constraints/basys3_vga.xdc]
Finished Parsing XDC File [E:/vivado_files/vgatest/vgatest.src/constraints/basys3_vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_files/vgatest/vgatest.src/constraints/basys3_vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado_files/vgatest/vgatest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado_files/vgatest/vgatest.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.121 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.129 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 829.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mod2/centigrade. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/fire. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/warning. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num9_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num9_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num5_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num6_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num6_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num7_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num7_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num8_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num8_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod2/num1_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "addra_0_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_0_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "addra_0_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_0_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri'
INFO: [Synth 8-5546] ROM "dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "change_clk" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'red_receive'
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'process_infrared'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    st_0 |                         00000001 |                         00000001
                    st_1 |                         00000010 |                         00000010
                    st_2 |                         00000100 |                         00000100
                    st_3 |                         00001000 |                         00001000
                    st_4 |                         00010000 |                         00010000
                    st_5 |                         00100000 |                         00100000
                    st_6 |                         01000000 |                         01000000
                    st_7 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                           000000
               START_9MS |                            10000 |                           000001
    START_4_5MS_OR_2_5MS |                            01000 |                           000010
      START_RECEIVE_DATA |                            00100 |                           000011
            START_REPEAT |                            00010 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'one-hot' in module 'red_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
                shutdown |                               01 |                              100
                    menu |                               10 |                              001
                 working |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'process_infrared'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 20    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 20    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 20    
	   6 Input     14 Bit        Muxes := 10    
	  11 Input     14 Bit        Muxes := 20    
	   5 Input     14 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 55    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 10    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module clock_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module imageGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 20    
+---Registers : 
	               17 Bit    Registers := 3     
	               14 Bit    Registers := 20    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 20    
	   6 Input     14 Bit        Muxes := 10    
	  11 Input     14 Bit        Muxes := 20    
	   5 Input     14 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 10    
Module calcu_tmp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tmp_bcd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module i2c_dri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 4     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 11    
Module tmp_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module red_receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
Module process_infrared 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "addra_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_0_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_0_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_6_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_7_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_8_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addra_9_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "inst_i2c_dri/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "inst_i2c_dri/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inst_i2c_dri/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/i2c_r_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_i2c_dri/data_r_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tc/change_clk" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[8]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[9]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[10]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[11]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[12]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[13]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[14]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[15]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[0]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[1]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[2]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[3]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[4]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[5]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[6]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/iic_inner_reg_addr_reg_reg[7]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[0]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[1]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[2]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[3]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[4]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[5]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/data_w_reg_reg[6]' (FDCE) to 'inst_i2c_dri/data_w_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_dri/data_w_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[0]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[1]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[2]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[3]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_i2c_dri/slave_address_reg_reg[4]' (FDE) to 'inst_i2c_dri/slave_address_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_i2c_dri/slave_address_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_i2c_dri/slave_address_reg_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|i2c_dri     | scl                  | 128x1         | LUT            | 
|i2c_dri     | sda_out              | 128x1         | LUT            | 
|top         | inst_i2c_dri/scl     | 128x1         | LUT            | 
|top         | inst_i2c_dri/sda_out | 128x1         | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 829.129 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 832.902 ; gain = 512.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_3 |         1|
|4     |number0       |         2|
|5     |number1       |         2|
|6     |number2       |         2|
|7     |number3       |         2|
|8     |number4       |         2|
|9     |number5       |         2|
|10    |number6       |         2|
|11    |number7       |         2|
|12    |number8       |         2|
|13    |number9       |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |blk_mem_gen_3 |     1|
|4     |number0       |     1|
|5     |number0__2    |     1|
|6     |number1       |     1|
|7     |number1__2    |     1|
|8     |number2       |     1|
|9     |number2__2    |     1|
|10    |number3       |     1|
|11    |number3__2    |     1|
|12    |number4       |     1|
|13    |number4__2    |     1|
|14    |number5       |     1|
|15    |number5__2    |     1|
|16    |number6       |     1|
|17    |number6__2    |     1|
|18    |number7       |     1|
|19    |number7__2    |     1|
|20    |number8       |     1|
|21    |number8__2    |     1|
|22    |number9       |     1|
|23    |number9__2    |     1|
|24    |BUFG          |     5|
|25    |CARRY4        |   111|
|26    |LUT1          |    12|
|27    |LUT2          |    89|
|28    |LUT3          |   165|
|29    |LUT4          |    97|
|30    |LUT5          |    91|
|31    |LUT6          |   348|
|32    |MUXF7         |     1|
|33    |FDCE          |   118|
|34    |FDPE          |     5|
|35    |FDRE          |   443|
|36    |IBUF          |     3|
|37    |IOBUF         |     1|
|38    |OBUF          |    31|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |  1565|
|2     |  ct           |calcu_tmp        |    46|
|3     |  inst_i2c_dri |i2c_dri          |   145|
|4     |  mod1         |clock_vga        |   181|
|5     |  mod2         |imageGenerator   |   584|
|6     |  pi           |process_infrared |    56|
|7     |  rr           |red_receive      |   198|
|8     |  tb           |tmp_bcd          |   251|
|9     |  tc           |tmp_change       |    63|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.312 ; gain = 178.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 841.312 ; gain = 521.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 841.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 841.312 ; gain = 533.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.312 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_files/vgatest/vgatest.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 02:16:28 2022...
