#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Apr 14 08:34:57 2017
# Process ID: 6035
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco
# Command line: vivado pid_vco.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_vco.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
startgroup
set_property -dict [list CONFIG.LUT_SIZE {12}] [get_bd_cells dds_nco]
endgroup
save_bd_design
reset_run synth_1
reset_run pid_vco_wrapper_dds_nco_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
