FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* bench 7054.1.0 f07d1d1fca87 */
/* bench 7054.1.1 036fce06a090 */
/* bench 7054.1.2 f183ff5ebf3a */
/* bench 7054.1.3 911fd38a49da */
/* bench 7054.1.4 38f56c109271 */
/* bench 7054.1.5 8a33c4d4c2e4 */
/* bench 7054.1.6 11ed8755f81e */
/* bench 7054.1.7 c85853bca18f */
/* bench 7054.1.8 830a265b7eb9 */
/* bench 7054.1.9 668ccc8ef81e */
/* bench 7054.1.10 08712bd529d4 */
/* bench 7054.1.11 13ff8759f4b9 */
 * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu>
 * Copyright (C) 2008-2009 PetaLogix
 * Copyright (C) 2006 Atmark Techno, Inc.
 */

#ifndef _ASM_MICROBLAZE_REGISTERS_H
#define _ASM_MICROBLAZE_REGISTERS_H

#define MSR_BE	(1<<0) /* 0x001 */
#define MSR_IE	(1<<1) /* 0x002 */
#define MSR_C	(1<<2) /* 0x004 */
#define MSR_BIP	(1<<3) /* 0x008 */
#define MSR_FSL	(1<<4) /* 0x010 */
#define MSR_ICE	(1<<5) /* 0x020 */
#define MSR_DZ	(1<<6) /* 0x040 */
#define MSR_DCE	(1<<7) /* 0x080 */
#define MSR_EE	(1<<8) /* 0x100 */
#define MSR_EIP	(1<<9) /* 0x200 */
#define MSR_CC	(1<<31)

/* Floating Point Status Register (FSR) Bits */
#define FSR_IO		(1<<4) /* Invalid operation */
#define FSR_DZ		(1<<3) /* Divide-by-zero */
#define FSR_OF		(1<<2) /* Overflow */
#define FSR_UF		(1<<1) /* Underflow */
#define FSR_DO		(1<<0) /* Denormalized operand error */

/* Machine State Register (MSR) Fields */
# define MSR_UM		(1<<11) /* User Mode */
# define MSR_UMS	(1<<12) /* User Mode Save */
/* bench 14283.4.0 f63bb90293ce */
/* bench 14283.4.1 9b84e876cd53 */
/* bench 14283.4.2 434b3ab43032 */
/* bench 14283.4.3 09204bbfcc19 */
/* bench 14283.4.4 c199e6f26e56 */
/* bench 14283.4.5 aa275ee13a00 */
/* bench 14283.4.6 d822b3f02c30 */

# define MSR_KERNEL	(MSR_EE | MSR_VM)
/* # define MSR_USER	(MSR_KERNEL | MSR_UM | MSR_IE) */
# define MSR_KERNEL_VMS	(MSR_EE | MSR_VMS)
/* # define MSR_USER_VMS	(MSR_KERNEL_VMS | MSR_UMS | MSR_IE) */

/* Exception State Register (ESR) Fields */
# define	  ESR_DIZ	(1<<11) /* Zone Protection */
# define	  ESR_S		(1<<10) /* Store instruction */

#endif /* _ASM_MICROBLAZE_REGISTERS_H */
