
IO_Tile_3_33

 (6 2)  (144 531)  (144 531)  routing T_3_33.span4_vert_3 <X> T_3_33.lc_trk_g0_3
 (7 2)  (145 531)  (145 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (146 531)  (146 531)  routing T_3_33.span4_vert_3 <X> T_3_33.lc_trk_g0_3
 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (159 539)  (159 539)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_3 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (143 540)  (143 540)  routing T_3_33.span4_horz_r_13 <X> T_3_33.lc_trk_g1_5
 (7 12)  (145 540)  (145 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (146 540)  (146 540)  routing T_3_33.span4_horz_r_13 <X> T_3_33.lc_trk_g1_5
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (8 1)  (200 529)  (200 529)  routing T_4_33.span4_horz_r_1 <X> T_4_33.lc_trk_g0_1
 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (4 5)  (196 533)  (196 533)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g0_4
 (5 5)  (197 533)  (197 533)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g0_4
 (7 5)  (199 533)  (199 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 8)  (197 536)  (197 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (200 536)  (200 536)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g1_1
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g0_4 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (196 541)  (196 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (5 13)  (197 541)  (197 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (7 13)  (199 541)  (199 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_0 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (250 536)  (250 536)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g1_0
 (5 8)  (251 536)  (251 536)  routing T_5_33.span4_vert_17 <X> T_5_33.lc_trk_g1_1
 (6 8)  (252 536)  (252 536)  routing T_5_33.span4_vert_17 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (5 9)  (251 537)  (251 537)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g1_0
 (7 9)  (253 537)  (253 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (4 4)  (304 532)  (304 532)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (10 4)  (320 532)  (320 532)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (5 5)  (305 533)  (305 533)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (7 5)  (307 533)  (307 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 6)  (305 535)  (305 535)  routing T_6_33.span4_horz_r_7 <X> T_6_33.lc_trk_g0_7
 (7 6)  (307 535)  (307 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (308 534)  (308 534)  routing T_6_33.span4_horz_r_7 <X> T_6_33.lc_trk_g0_7
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (5 10)  (305 539)  (305 539)  routing T_6_33.span4_horz_r_3 <X> T_6_33.lc_trk_g1_3
 (7 10)  (307 539)  (307 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (10 10)  (320 539)  (320 539)  routing T_6_33.lc_trk_g0_4 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (8 11)  (308 538)  (308 538)  routing T_6_33.span4_horz_r_3 <X> T_6_33.lc_trk_g1_3
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (304 540)  (304 540)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (10 5)  (374 533)  (374 533)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (8 9)  (362 537)  (362 537)  routing T_7_33.span4_horz_r_1 <X> T_7_33.lc_trk_g1_1
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (6 15)  (360 542)  (360 542)  routing T_7_33.span12_vert_14 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_horz_r_1 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15
 (12 12)  (472 540)  (472 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_horz_r_3 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (12 0)  (580 528)  (580 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (13 1)  (581 529)  (581 529)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_r_0
 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_r_0
 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13


IO_Tile_12_33

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13


IO_Tile_14_33

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (11 12)  (741 540)  (741 540)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_l_15
 (12 12)  (742 540)  (742 540)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_l_15


IO_Tile_15_33

 (14 1)  (798 529)  (798 529)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_horz_r_0
 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (14 1)  (1018 529)  (1018 529)  routing T_19_33.span4_horz_l_12 <X> T_19_33.span4_horz_r_0
 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (0 8)  (1005 536)  (1005 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (6 8)  (1054 536)  (1054 536)  routing T_20_33.span4_vert_1 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1056 536)  (1056 536)  routing T_20_33.span4_vert_1 <X> T_20_33.lc_trk_g1_1
 (4 13)  (1052 541)  (1052 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_23_33

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_31 <X> T_23_33.span4_horz_r_1


IO_Tile_25_33

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (5 4)  (1365 532)  (1365 532)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1368 532)  (1368 532)  routing T_26_33.span4_horz_r_13 <X> T_26_33.lc_trk_g0_5
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (16 8)  (1352 536)  (1352 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (4 8)  (1418 536)  (1418 536)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_horz_r_0 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (13 3)  (1545 530)  (1545 530)  routing T_29_33.span4_vert_7 <X> T_29_33.span4_horz_r_1
 (14 3)  (1546 530)  (1546 530)  routing T_29_33.span4_vert_7 <X> T_29_33.span4_horz_r_1
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span12_vert_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (6 9)  (1582 537)  (1582 537)  routing T_30_33.span12_vert_8 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1581 540)  (1581 540)  routing T_30_33.span4_horz_r_5 <X> T_30_33.lc_trk_g1_5
 (7 12)  (1583 540)  (1583 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (8 13)  (1584 541)  (1584 541)  routing T_30_33.span4_horz_r_5 <X> T_30_33.lc_trk_g1_5
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span12_vert_9 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (4 10)  (1634 539)  (1634 539)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (4 11)  (1634 538)  (1634 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (19 7)  (307 519)  (307 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_11_32

 (19 7)  (565 519)  (565 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_20_32

 (19 1)  (1055 513)  (1055 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (11 0)  (1737 512)  (1737 512)  routing T_33_32.span4_vert_b_0 <X> T_33_32.span4_vert_t_12


LogicTile_14_31

 (3 0)  (711 496)  (711 496)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_v_b_0
 (3 1)  (711 497)  (711 497)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_v_b_0


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_20_31

 (3 0)  (1039 496)  (1039 496)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_v_b_0
 (3 1)  (1039 497)  (1039 497)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_v_b_0


LogicTile_23_31

 (9 11)  (1207 507)  (1207 507)  routing T_23_31.sp4_v_b_7 <X> T_23_31.sp4_v_t_42


LogicTile_26_31

 (3 2)  (1351 498)  (1351 498)  routing T_26_31.sp12_v_t_23 <X> T_26_31.sp12_h_l_23


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 13)  (1730 509)  (1730 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 2)  (13 482)  (13 482)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 483)  (13 483)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (5 3)  (12 483)  (12 483)  routing T_0_30.span12_horz_2 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 484)  (9 484)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g0_5
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 486)  (11 486)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 486)  (9 486)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g0_7
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 492)  (9 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_4_30

 (10 10)  (190 490)  (190 490)  routing T_4_30.sp4_v_b_2 <X> T_4_30.sp4_h_l_42


LogicTile_5_30

 (9 7)  (243 487)  (243 487)  routing T_5_30.sp4_v_b_8 <X> T_5_30.sp4_v_t_41
 (10 7)  (244 487)  (244 487)  routing T_5_30.sp4_v_b_8 <X> T_5_30.sp4_v_t_41


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_9_30

 (4 10)  (442 490)  (442 490)  routing T_9_30.sp4_v_b_6 <X> T_9_30.sp4_v_t_43


LogicTile_11_30

 (3 11)  (549 491)  (549 491)  routing T_11_30.sp12_v_b_1 <X> T_11_30.sp12_h_l_22


LogicTile_12_30

 (2 4)  (602 484)  (602 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_30

 (3 0)  (711 480)  (711 480)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 10)  (714 490)  (714 490)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_v_t_43
 (5 11)  (713 491)  (713 491)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_v_t_43


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (8 9)  (770 489)  (770 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7
 (9 9)  (771 489)  (771 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7


LogicTile_16_30

 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_30

 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_19_30

 (11 4)  (993 484)  (993 484)  routing T_19_30.sp4_v_t_44 <X> T_19_30.sp4_v_b_5
 (13 4)  (995 484)  (995 484)  routing T_19_30.sp4_v_t_44 <X> T_19_30.sp4_v_b_5


LogicTile_23_30

 (19 7)  (1217 487)  (1217 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (8 4)  (1518 484)  (1518 484)  routing T_29_30.sp4_v_b_4 <X> T_29_30.sp4_h_r_4
 (9 4)  (1519 484)  (1519 484)  routing T_29_30.sp4_v_b_4 <X> T_29_30.sp4_h_r_4


LogicTile_30_30

 (8 8)  (1572 488)  (1572 488)  routing T_30_30.sp4_v_b_7 <X> T_30_30.sp4_h_r_7
 (9 8)  (1573 488)  (1573 488)  routing T_30_30.sp4_v_b_7 <X> T_30_30.sp4_h_r_7


IO_Tile_33_30

 (4 0)  (1730 480)  (1730 480)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_1 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 486)  (1731 486)  routing T_33_30.span4_horz_31 <X> T_33_30.lc_trk_g0_7
 (6 6)  (1732 486)  (1732 486)  routing T_33_30.span4_horz_31 <X> T_33_30.lc_trk_g0_7
 (7 6)  (1733 486)  (1733 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 487)  (1734 487)  routing T_33_30.span4_horz_31 <X> T_33_30.lc_trk_g0_7
 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (5 8)  (1731 488)  (1731 488)  routing T_33_30.span4_horz_41 <X> T_33_30.lc_trk_g1_1
 (6 8)  (1732 488)  (1732 488)  routing T_33_30.span4_horz_41 <X> T_33_30.lc_trk_g1_1
 (7 8)  (1733 488)  (1733 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (1734 488)  (1734 488)  routing T_33_30.span4_horz_41 <X> T_33_30.lc_trk_g1_1
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (8 9)  (1734 489)  (1734 489)  routing T_33_30.span4_horz_41 <X> T_33_30.lc_trk_g1_1
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (13 1)  (4 465)  (4 465)  routing T_0_29.span4_horz_1 <X> T_0_29.span4_vert_b_0
 (14 1)  (3 465)  (3 465)  routing T_0_29.span4_horz_1 <X> T_0_29.span4_vert_b_0
 (11 2)  (6 466)  (6 466)  routing T_0_29.span4_vert_b_1 <X> T_0_29.span4_vert_t_13


LogicTile_1_29

 (19 13)  (37 477)  (37 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_29

 (4 6)  (130 470)  (130 470)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38
 (6 6)  (132 470)  (132 470)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38
 (5 7)  (131 471)  (131 471)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_38


LogicTile_7_29

 (9 3)  (351 467)  (351 467)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_v_t_36
 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38
 (5 14)  (347 478)  (347 478)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_44
 (4 15)  (346 479)  (346 479)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_44


LogicTile_11_29

 (9 3)  (555 467)  (555 467)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_v_t_36
 (4 7)  (550 471)  (550 471)  routing T_11_29.sp4_v_b_10 <X> T_11_29.sp4_h_l_38
 (11 8)  (557 472)  (557 472)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_b_8
 (4 11)  (550 475)  (550 475)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_43
 (6 11)  (552 475)  (552 475)  routing T_11_29.sp4_h_r_10 <X> T_11_29.sp4_h_l_43


LogicTile_12_29

 (9 11)  (609 475)  (609 475)  routing T_12_29.sp4_v_b_7 <X> T_12_29.sp4_v_t_42
 (19 15)  (619 479)  (619 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_29

 (3 3)  (657 467)  (657 467)  routing T_13_29.sp12_v_b_0 <X> T_13_29.sp12_h_l_23


LogicTile_14_29

 (11 12)  (719 476)  (719 476)  routing T_14_29.sp4_h_r_6 <X> T_14_29.sp4_v_b_11


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (8 14)  (770 478)  (770 478)  routing T_15_29.sp4_h_r_2 <X> T_15_29.sp4_h_l_47
 (10 14)  (772 478)  (772 478)  routing T_15_29.sp4_h_r_2 <X> T_15_29.sp4_h_l_47


LogicTile_18_29

 (5 10)  (933 474)  (933 474)  routing T_18_29.sp4_h_r_3 <X> T_18_29.sp4_h_l_43
 (4 11)  (932 475)  (932 475)  routing T_18_29.sp4_h_r_3 <X> T_18_29.sp4_h_l_43
 (3 12)  (931 476)  (931 476)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1
 (3 13)  (931 477)  (931 477)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_r_1


LogicTile_19_29

 (3 0)  (985 464)  (985 464)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_v_b_0
 (3 1)  (985 465)  (985 465)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_v_b_0
 (13 3)  (995 467)  (995 467)  routing T_19_29.sp4_v_b_9 <X> T_19_29.sp4_h_l_39
 (8 12)  (990 476)  (990 476)  routing T_19_29.sp4_v_b_10 <X> T_19_29.sp4_h_r_10
 (9 12)  (991 476)  (991 476)  routing T_19_29.sp4_v_b_10 <X> T_19_29.sp4_h_r_10
 (19 15)  (1001 479)  (1001 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_29

 (5 8)  (1095 472)  (1095 472)  routing T_21_29.sp4_v_b_6 <X> T_21_29.sp4_h_r_6
 (6 9)  (1096 473)  (1096 473)  routing T_21_29.sp4_v_b_6 <X> T_21_29.sp4_h_r_6
 (10 13)  (1100 477)  (1100 477)  routing T_21_29.sp4_h_r_5 <X> T_21_29.sp4_v_b_10


LogicTile_22_29

 (2 0)  (1146 464)  (1146 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_v_b_0 <X> T_22_29.sp12_h_l_23


LogicTile_23_29

 (8 12)  (1206 476)  (1206 476)  routing T_23_29.sp4_h_l_47 <X> T_23_29.sp4_h_r_10


RAM_Tile_25_29

 (5 0)  (1311 464)  (1311 464)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_h_r_0
 (4 1)  (1310 465)  (1310 465)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_h_r_0
 (6 1)  (1312 465)  (1312 465)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_h_r_0
 (2 6)  (1308 470)  (1308 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6
 (5 12)  (1311 476)  (1311 476)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_h_r_9
 (4 13)  (1310 477)  (1310 477)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_h_r_9


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (8 12)  (1410 476)  (1410 476)  routing T_27_29.sp4_v_b_10 <X> T_27_29.sp4_h_r_10
 (9 12)  (1411 476)  (1411 476)  routing T_27_29.sp4_v_b_10 <X> T_27_29.sp4_h_r_10
 (8 15)  (1410 479)  (1410 479)  routing T_27_29.sp4_h_l_47 <X> T_27_29.sp4_v_t_47


LogicTile_28_29

 (11 14)  (1467 478)  (1467 478)  routing T_28_29.sp4_h_l_43 <X> T_28_29.sp4_v_t_46


LogicTile_29_29

 (6 1)  (1516 465)  (1516 465)  routing T_29_29.sp4_h_l_37 <X> T_29_29.sp4_h_r_0
 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (11 2)  (1521 466)  (1521 466)  routing T_29_29.sp4_h_l_44 <X> T_29_29.sp4_v_t_39
 (8 11)  (1518 475)  (1518 475)  routing T_29_29.sp4_v_b_4 <X> T_29_29.sp4_v_t_42
 (10 11)  (1520 475)  (1520 475)  routing T_29_29.sp4_v_b_4 <X> T_29_29.sp4_v_t_42


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23
 (19 7)  (1583 471)  (1583 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (8 15)  (1626 479)  (1626 479)  routing T_31_29.sp4_h_l_47 <X> T_31_29.sp4_v_t_47


IO_Tile_33_29

 (4 4)  (1730 468)  (1730 468)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (5 4)  (1731 468)  (1731 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (6 4)  (1732 468)  (1732 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (7 4)  (1733 468)  (1733 468)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (1734 468)  (1734 468)  routing T_33_29.span4_horz_37 <X> T_33_29.lc_trk_g0_5
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g0_5 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (5 4)  (12 452)  (12 452)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (8 5)  (9 453)  (9 453)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 455)  (13 455)  routing T_0_28.span4_horz_30 <X> T_0_28.lc_trk_g0_6
 (5 7)  (12 455)  (12 455)  routing T_0_28.span4_horz_30 <X> T_0_28.lc_trk_g0_6
 (6 7)  (11 455)  (11 455)  routing T_0_28.span4_horz_30 <X> T_0_28.lc_trk_g0_6
 (7 7)  (10 455)  (10 455)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 460)  (12 460)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 461)  (13 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 461)  (9 461)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (5 10)  (77 458)  (77 458)  routing T_2_28.sp4_h_r_3 <X> T_2_28.sp4_h_l_43
 (4 11)  (76 459)  (76 459)  routing T_2_28.sp4_h_r_3 <X> T_2_28.sp4_h_l_43


LogicTile_4_28

 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_h_r_0


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (4 7)  (292 455)  (292 455)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_38
 (6 7)  (294 455)  (294 455)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_38


LogicTile_7_28

 (19 1)  (361 449)  (361 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 14)  (345 462)  (345 462)  routing T_7_28.sp12_v_b_1 <X> T_7_28.sp12_v_t_22


LogicTile_10_28

 (8 10)  (500 458)  (500 458)  routing T_10_28.sp4_h_r_7 <X> T_10_28.sp4_h_l_42


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_14_28

 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 10)  (717 458)  (717 458)  routing T_14_28.sp4_v_b_7 <X> T_14_28.sp4_h_l_42


LogicTile_16_28

 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_b_0


LogicTile_17_28

 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (4 12)  (878 460)  (878 460)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9
 (5 13)  (879 461)  (879 461)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9


RAM_Tile_25_28

 (19 6)  (1325 454)  (1325 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (11 6)  (1737 454)  (1737 454)  routing T_33_28.span4_vert_b_2 <X> T_33_28.span4_vert_t_14


IO_Tile_0_27

 (5 0)  (12 432)  (12 432)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g0_1
 (7 0)  (10 432)  (10 432)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 432)  (9 432)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g0_1
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (8 5)  (9 437)  (9 437)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g0_5
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 439)  (13 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (5 7)  (12 439)  (12 439)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_vert_b_9 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 13)  (551 445)  (551 445)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_b_9


LogicTile_12_27

 (5 13)  (605 445)  (605 445)  routing T_12_27.sp4_h_r_9 <X> T_12_27.sp4_v_b_9


LogicTile_14_27

 (6 12)  (714 444)  (714 444)  routing T_14_27.sp4_h_r_4 <X> T_14_27.sp4_v_b_9
 (6 13)  (714 445)  (714 445)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_9


LogicTile_15_27

 (4 15)  (766 447)  (766 447)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_h_l_44
 (6 15)  (768 447)  (768 447)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_h_l_44


LogicTile_16_27

 (2 8)  (818 440)  (818 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (818 444)  (818 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (835 445)  (835 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (4 15)  (820 447)  (820 447)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_44
 (6 15)  (822 447)  (822 447)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_44


LogicTile_17_27

 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_27

 (4 4)  (932 436)  (932 436)  routing T_18_27.sp4_h_l_44 <X> T_18_27.sp4_v_b_3
 (6 4)  (934 436)  (934 436)  routing T_18_27.sp4_h_l_44 <X> T_18_27.sp4_v_b_3
 (5 5)  (933 437)  (933 437)  routing T_18_27.sp4_h_l_44 <X> T_18_27.sp4_v_b_3
 (9 6)  (937 438)  (937 438)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_41
 (10 6)  (938 438)  (938 438)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_41


LogicTile_19_27

 (11 4)  (993 436)  (993 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (13 4)  (995 436)  (995 436)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (12 5)  (994 437)  (994 437)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_5
 (4 12)  (986 444)  (986 444)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_9
 (5 13)  (987 445)  (987 445)  routing T_19_27.sp4_h_l_44 <X> T_19_27.sp4_v_b_9
 (19 13)  (1001 445)  (1001 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


LogicTile_4_26

 (13 2)  (193 418)  (193 418)  routing T_4_26.sp4_h_r_2 <X> T_4_26.sp4_v_t_39
 (12 3)  (192 419)  (192 419)  routing T_4_26.sp4_h_r_2 <X> T_4_26.sp4_v_t_39


LogicTile_5_26

 (11 10)  (245 426)  (245 426)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_t_45
 (13 10)  (247 426)  (247 426)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_t_45
 (12 11)  (246 427)  (246 427)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_t_45
 (19 14)  (253 430)  (253 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_26

 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (19 14)  (307 430)  (307 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22


LogicTile_9_26

 (4 10)  (442 426)  (442 426)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43
 (6 10)  (444 426)  (444 426)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43
 (5 11)  (443 427)  (443 427)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43


LogicTile_11_26

 (15 3)  (561 419)  (561 419)  routing T_11_26.sp4_v_t_9 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_v_t_9 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (39 4)  (585 420)  (585 420)  LC_2 Logic Functioning bit
 (40 4)  (586 420)  (586 420)  LC_2 Logic Functioning bit
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (42 4)  (588 420)  (588 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (40 5)  (586 421)  (586 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (42 5)  (588 421)  (588 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (51 5)  (597 421)  (597 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (561 424)  (561 424)  routing T_11_26.sp4_h_r_25 <X> T_11_26.lc_trk_g2_1
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp4_h_r_25 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 424)  (574 424)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (46 8)  (592 424)  (592 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (564 425)  (564 425)  routing T_11_26.sp4_h_r_25 <X> T_11_26.lc_trk_g2_1
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (15 10)  (561 426)  (561 426)  routing T_11_26.sp4_v_t_32 <X> T_11_26.lc_trk_g2_5
 (16 10)  (562 426)  (562 426)  routing T_11_26.sp4_v_t_32 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (3 14)  (549 430)  (549 430)  routing T_11_26.sp12_h_r_1 <X> T_11_26.sp12_v_t_22
 (3 15)  (549 431)  (549 431)  routing T_11_26.sp12_h_r_1 <X> T_11_26.sp12_v_t_22


LogicTile_12_26

 (15 3)  (615 419)  (615 419)  routing T_12_26.sp4_v_t_9 <X> T_12_26.lc_trk_g0_4
 (16 3)  (616 419)  (616 419)  routing T_12_26.sp4_v_t_9 <X> T_12_26.lc_trk_g0_4
 (17 3)  (617 419)  (617 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 10)  (628 426)  (628 426)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 426)  (631 426)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (37 10)  (637 426)  (637 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (39 10)  (639 426)  (639 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (51 10)  (651 426)  (651 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 427)  (627 427)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (39 11)  (639 427)  (639 427)  LC_5 Logic Functioning bit
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 429)  (625 429)  routing T_12_26.sp4_r_v_b_42 <X> T_12_26.lc_trk_g3_2


LogicTile_13_26

 (14 0)  (668 416)  (668 416)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (14 1)  (668 417)  (668 417)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (16 1)  (670 417)  (670 417)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (17 1)  (671 417)  (671 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (10 2)  (664 418)  (664 418)  routing T_13_26.sp4_v_b_8 <X> T_13_26.sp4_h_l_36
 (26 6)  (680 422)  (680 422)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 422)  (685 422)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 422)  (687 422)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 422)  (688 422)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 423)  (680 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (38 7)  (692 423)  (692 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (40 7)  (694 423)  (694 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (17 14)  (671 430)  (671 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 431)  (679 431)  routing T_13_26.sp4_r_v_b_46 <X> T_13_26.lc_trk_g3_6


LogicTile_14_26

 (14 4)  (722 420)  (722 420)  routing T_14_26.sp12_h_r_0 <X> T_14_26.lc_trk_g1_0
 (14 5)  (722 421)  (722 421)  routing T_14_26.sp12_h_r_0 <X> T_14_26.lc_trk_g1_0
 (15 5)  (723 421)  (723 421)  routing T_14_26.sp12_h_r_0 <X> T_14_26.lc_trk_g1_0
 (17 5)  (725 421)  (725 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (4 6)  (712 422)  (712 422)  routing T_14_26.sp4_h_r_9 <X> T_14_26.sp4_v_t_38
 (6 6)  (714 422)  (714 422)  routing T_14_26.sp4_h_r_9 <X> T_14_26.sp4_v_t_38
 (5 7)  (713 423)  (713 423)  routing T_14_26.sp4_h_r_9 <X> T_14_26.sp4_v_t_38
 (19 8)  (727 424)  (727 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (14 9)  (722 425)  (722 425)  routing T_14_26.sp12_v_b_16 <X> T_14_26.lc_trk_g2_0
 (16 9)  (724 425)  (724 425)  routing T_14_26.sp12_v_b_16 <X> T_14_26.lc_trk_g2_0
 (17 9)  (725 425)  (725 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (3 10)  (711 426)  (711 426)  routing T_14_26.sp12_h_r_1 <X> T_14_26.sp12_h_l_22
 (3 11)  (711 427)  (711 427)  routing T_14_26.sp12_h_r_1 <X> T_14_26.sp12_h_l_22
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 428)  (731 428)  routing T_14_26.sp12_v_b_11 <X> T_14_26.lc_trk_g3_3
 (28 14)  (736 430)  (736 430)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 430)  (741 430)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 430)  (742 430)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 430)  (744 430)  LC_7 Logic Functioning bit
 (37 14)  (745 430)  (745 430)  LC_7 Logic Functioning bit
 (38 14)  (746 430)  (746 430)  LC_7 Logic Functioning bit
 (39 14)  (747 430)  (747 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (43 14)  (751 430)  (751 430)  LC_7 Logic Functioning bit
 (47 14)  (755 430)  (755 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (735 431)  (735 431)  routing T_14_26.lc_trk_g1_0 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 431)  (739 431)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 431)  (745 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit


LogicTile_15_26

 (15 0)  (777 416)  (777 416)  routing T_15_26.sp4_h_l_4 <X> T_15_26.lc_trk_g0_1
 (16 0)  (778 416)  (778 416)  routing T_15_26.sp4_h_l_4 <X> T_15_26.lc_trk_g0_1
 (17 0)  (779 416)  (779 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 416)  (780 416)  routing T_15_26.sp4_h_l_4 <X> T_15_26.lc_trk_g0_1
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_1
 (18 1)  (780 417)  (780 417)  routing T_15_26.sp4_h_l_4 <X> T_15_26.lc_trk_g0_1
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 420)  (796 420)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (43 4)  (805 420)  (805 420)  LC_2 Logic Functioning bit
 (46 4)  (808 420)  (808 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 421)  (789 421)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (38 5)  (800 421)  (800 421)  LC_2 Logic Functioning bit
 (40 5)  (802 421)  (802 421)  LC_2 Logic Functioning bit
 (42 5)  (804 421)  (804 421)  LC_2 Logic Functioning bit
 (3 10)  (765 426)  (765 426)  routing T_15_26.sp12_h_r_1 <X> T_15_26.sp12_h_l_22
 (3 11)  (765 427)  (765 427)  routing T_15_26.sp12_h_r_1 <X> T_15_26.sp12_h_l_22
 (8 13)  (770 429)  (770 429)  routing T_15_26.sp4_v_t_42 <X> T_15_26.sp4_v_b_10
 (10 13)  (772 429)  (772 429)  routing T_15_26.sp4_v_t_42 <X> T_15_26.sp4_v_b_10
 (21 14)  (783 430)  (783 430)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 430)  (786 430)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g3_7
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g3_7


LogicTile_16_26

 (21 0)  (837 416)  (837 416)  routing T_16_26.sp4_v_b_11 <X> T_16_26.lc_trk_g0_3
 (22 0)  (838 416)  (838 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 416)  (839 416)  routing T_16_26.sp4_v_b_11 <X> T_16_26.lc_trk_g0_3
 (21 1)  (837 417)  (837 417)  routing T_16_26.sp4_v_b_11 <X> T_16_26.lc_trk_g0_3
 (3 4)  (819 420)  (819 420)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_h_r_0
 (3 5)  (819 421)  (819 421)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_h_r_0
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 428)  (839 428)  routing T_16_26.sp12_v_b_19 <X> T_16_26.lc_trk_g3_3
 (21 13)  (837 429)  (837 429)  routing T_16_26.sp12_v_b_19 <X> T_16_26.lc_trk_g3_3
 (15 14)  (831 430)  (831 430)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5
 (27 14)  (843 430)  (843 430)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (48 14)  (864 430)  (864 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (834 431)  (834 431)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5
 (26 15)  (842 431)  (842 431)  routing T_16_26.lc_trk_g0_3 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (41 15)  (857 431)  (857 431)  LC_7 Logic Functioning bit
 (43 15)  (859 431)  (859 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (11 4)  (885 420)  (885 420)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_5
 (12 4)  (886 420)  (886 420)  routing T_17_26.sp4_v_b_11 <X> T_17_26.sp4_h_r_5
 (13 4)  (887 420)  (887 420)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_5
 (21 4)  (895 420)  (895 420)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g1_3
 (22 4)  (896 420)  (896 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 420)  (897 420)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g1_3
 (11 5)  (885 421)  (885 421)  routing T_17_26.sp4_v_b_11 <X> T_17_26.sp4_h_r_5
 (13 5)  (887 421)  (887 421)  routing T_17_26.sp4_v_b_11 <X> T_17_26.sp4_h_r_5
 (21 5)  (895 421)  (895 421)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g1_3
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (3 13)  (877 429)  (877 429)  routing T_17_26.sp12_h_l_22 <X> T_17_26.sp12_h_r_1
 (26 14)  (900 430)  (900 430)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 430)  (901 430)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 430)  (907 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (37 14)  (911 430)  (911 430)  LC_7 Logic Functioning bit
 (38 14)  (912 430)  (912 430)  LC_7 Logic Functioning bit
 (39 14)  (913 430)  (913 430)  LC_7 Logic Functioning bit
 (41 14)  (915 430)  (915 430)  LC_7 Logic Functioning bit
 (43 14)  (917 430)  (917 430)  LC_7 Logic Functioning bit
 (47 14)  (921 430)  (921 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (902 431)  (902 431)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 431)  (904 431)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 431)  (911 431)  LC_7 Logic Functioning bit
 (39 15)  (913 431)  (913 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (16 0)  (944 416)  (944 416)  routing T_18_26.sp4_v_b_1 <X> T_18_26.lc_trk_g0_1
 (17 0)  (945 416)  (945 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (946 416)  (946 416)  routing T_18_26.sp4_v_b_1 <X> T_18_26.lc_trk_g0_1
 (19 0)  (947 416)  (947 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 4)  (947 420)  (947 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 6)  (937 422)  (937 422)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_l_41
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 422)  (959 422)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 422)  (962 422)  routing T_18_26.lc_trk_g3_5 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 422)  (964 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (51 6)  (979 422)  (979 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 423)  (965 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (43 7)  (971 423)  (971 423)  LC_3 Logic Functioning bit
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 428)  (951 428)  routing T_18_26.sp12_v_b_19 <X> T_18_26.lc_trk_g3_3
 (21 13)  (949 429)  (949 429)  routing T_18_26.sp12_v_b_19 <X> T_18_26.lc_trk_g3_3
 (17 14)  (945 430)  (945 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 431)  (946 431)  routing T_18_26.sp4_r_v_b_45 <X> T_18_26.lc_trk_g3_5


LogicTile_19_26

 (16 0)  (998 416)  (998 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 416)  (1000 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (18 1)  (1000 417)  (1000 417)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (13 4)  (995 420)  (995 420)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_5
 (21 10)  (1003 426)  (1003 426)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (22 10)  (1004 426)  (1004 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 426)  (1006 426)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (21 11)  (1003 427)  (1003 427)  routing T_19_26.sp12_v_b_7 <X> T_19_26.lc_trk_g2_7
 (26 12)  (1008 428)  (1008 428)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 428)  (1011 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 428)  (1013 428)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 428)  (1014 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 428)  (1015 428)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 428)  (1018 428)  LC_6 Logic Functioning bit
 (37 12)  (1019 428)  (1019 428)  LC_6 Logic Functioning bit
 (38 12)  (1020 428)  (1020 428)  LC_6 Logic Functioning bit
 (39 12)  (1021 428)  (1021 428)  LC_6 Logic Functioning bit
 (41 12)  (1023 428)  (1023 428)  LC_6 Logic Functioning bit
 (43 12)  (1025 428)  (1025 428)  LC_6 Logic Functioning bit
 (51 12)  (1033 428)  (1033 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (1009 429)  (1009 429)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 429)  (1010 429)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 429)  (1011 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 429)  (1013 429)  routing T_19_26.lc_trk_g2_7 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 429)  (1018 429)  LC_6 Logic Functioning bit
 (38 13)  (1020 429)  (1020 429)  LC_6 Logic Functioning bit
 (15 14)  (997 430)  (997 430)  routing T_19_26.sp4_h_l_16 <X> T_19_26.lc_trk_g3_5
 (16 14)  (998 430)  (998 430)  routing T_19_26.sp4_h_l_16 <X> T_19_26.lc_trk_g3_5
 (17 14)  (999 430)  (999 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (1000 431)  (1000 431)  routing T_19_26.sp4_h_l_16 <X> T_19_26.lc_trk_g3_5


LogicTile_20_26

 (26 2)  (1062 418)  (1062 418)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 418)  (1064 418)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 418)  (1065 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 418)  (1067 418)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 418)  (1068 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 418)  (1069 418)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 418)  (1070 418)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 418)  (1072 418)  LC_1 Logic Functioning bit
 (37 2)  (1073 418)  (1073 418)  LC_1 Logic Functioning bit
 (38 2)  (1074 418)  (1074 418)  LC_1 Logic Functioning bit
 (39 2)  (1075 418)  (1075 418)  LC_1 Logic Functioning bit
 (41 2)  (1077 418)  (1077 418)  LC_1 Logic Functioning bit
 (43 2)  (1079 418)  (1079 418)  LC_1 Logic Functioning bit
 (47 2)  (1083 418)  (1083 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1063 419)  (1063 419)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 419)  (1064 419)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 419)  (1065 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 419)  (1066 419)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 419)  (1067 419)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 419)  (1073 419)  LC_1 Logic Functioning bit
 (39 3)  (1075 419)  (1075 419)  LC_1 Logic Functioning bit
 (22 9)  (1058 425)  (1058 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 14)  (1050 430)  (1050 430)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (22 14)  (1058 430)  (1058 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (1050 431)  (1050 431)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (15 15)  (1051 431)  (1051 431)  routing T_20_26.sp12_v_t_3 <X> T_20_26.lc_trk_g3_4
 (17 15)  (1053 431)  (1053 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (1057 431)  (1057 431)  routing T_20_26.sp4_r_v_b_47 <X> T_20_26.lc_trk_g3_7


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23
 (2 12)  (1350 428)  (1350 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_26

 (10 7)  (1520 423)  (1520 423)  routing T_29_26.sp4_h_l_46 <X> T_29_26.sp4_v_t_41
 (3 15)  (1513 431)  (1513 431)  routing T_29_26.sp12_h_l_22 <X> T_29_26.sp12_v_t_22


IO_Tile_0_25

 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (8 1)  (9 401)  (9 401)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g0_1
 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_vert_b_1 <X> T_0_25.span4_vert_t_13
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 408)  (12 408)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 409)  (9 409)  routing T_0_25.span4_vert_b_1 <X> T_0_25.lc_trk_g1_1
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25



LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0


RAM_Tile_8_25



LogicTile_9_25

 (2 0)  (440 400)  (440 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_10_25

 (2 8)  (494 408)  (494 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_25

 (8 15)  (554 415)  (554 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47
 (10 15)  (556 415)  (556 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47


LogicTile_12_25

 (6 0)  (606 400)  (606 400)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_b_0
 (11 5)  (611 405)  (611 405)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_h_r_5
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25

 (2 4)  (656 404)  (656 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 6)  (669 406)  (669 406)  routing T_13_25.sp4_v_b_21 <X> T_13_25.lc_trk_g1_5
 (16 6)  (670 406)  (670 406)  routing T_13_25.sp4_v_b_21 <X> T_13_25.lc_trk_g1_5
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 8)  (665 408)  (665 408)  routing T_13_25.sp4_h_r_3 <X> T_13_25.sp4_v_b_8
 (17 8)  (671 408)  (671 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (680 408)  (680 408)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 408)  (682 408)  routing T_13_25.lc_trk_g2_1 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 408)  (683 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 408)  (685 408)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 408)  (687 408)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 408)  (690 408)  LC_4 Logic Functioning bit
 (38 8)  (692 408)  (692 408)  LC_4 Logic Functioning bit
 (52 8)  (706 408)  (706 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (672 409)  (672 409)  routing T_13_25.sp4_r_v_b_33 <X> T_13_25.lc_trk_g2_1
 (27 9)  (681 409)  (681 409)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 409)  (683 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 409)  (690 409)  LC_4 Logic Functioning bit
 (37 9)  (691 409)  (691 409)  LC_4 Logic Functioning bit
 (38 9)  (692 409)  (692 409)  LC_4 Logic Functioning bit
 (39 9)  (693 409)  (693 409)  LC_4 Logic Functioning bit
 (41 9)  (695 409)  (695 409)  LC_4 Logic Functioning bit
 (43 9)  (697 409)  (697 409)  LC_4 Logic Functioning bit
 (17 10)  (671 410)  (671 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (9 11)  (663 411)  (663 411)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_v_t_42
 (4 12)  (658 412)  (658 412)  routing T_13_25.sp4_h_l_44 <X> T_13_25.sp4_v_b_9
 (5 13)  (659 413)  (659 413)  routing T_13_25.sp4_h_l_44 <X> T_13_25.sp4_v_b_9


LogicTile_14_25

 (19 0)  (727 400)  (727 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 8)  (723 408)  (723 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (16 8)  (724 408)  (724 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 408)  (726 408)  routing T_14_25.sp4_h_r_33 <X> T_14_25.lc_trk_g2_1
 (27 10)  (735 410)  (735 410)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 410)  (739 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 410)  (741 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (37 10)  (745 410)  (745 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (41 10)  (749 410)  (749 410)  LC_5 Logic Functioning bit
 (43 10)  (751 410)  (751 410)  LC_5 Logic Functioning bit
 (51 10)  (759 410)  (759 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (736 411)  (736 411)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 411)  (745 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 412)  (731 412)  routing T_14_25.sp12_v_b_19 <X> T_14_25.lc_trk_g3_3
 (21 13)  (729 413)  (729 413)  routing T_14_25.sp12_v_b_19 <X> T_14_25.lc_trk_g3_3
 (19 15)  (727 415)  (727 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (12 8)  (774 408)  (774 408)  routing T_15_25.sp4_v_b_2 <X> T_15_25.sp4_h_r_8
 (11 9)  (773 409)  (773 409)  routing T_15_25.sp4_v_b_2 <X> T_15_25.sp4_h_r_8
 (13 9)  (775 409)  (775 409)  routing T_15_25.sp4_v_b_2 <X> T_15_25.sp4_h_r_8


LogicTile_16_25

 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g2_1 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (37 0)  (853 400)  (853 400)  LC_0 Logic Functioning bit
 (38 0)  (854 400)  (854 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (46 0)  (862 400)  (862 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (831 401)  (831 401)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g0_0
 (16 1)  (832 401)  (832 401)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g0_0
 (17 1)  (833 401)  (833 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (842 401)  (842 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (22 2)  (838 402)  (838 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (839 402)  (839 402)  routing T_16_25.sp12_h_r_23 <X> T_16_25.lc_trk_g0_7
 (21 3)  (837 403)  (837 403)  routing T_16_25.sp12_h_r_23 <X> T_16_25.lc_trk_g0_7
 (13 4)  (829 404)  (829 404)  routing T_16_25.sp4_h_l_40 <X> T_16_25.sp4_v_b_5
 (14 4)  (830 404)  (830 404)  routing T_16_25.sp4_v_b_8 <X> T_16_25.lc_trk_g1_0
 (12 5)  (828 405)  (828 405)  routing T_16_25.sp4_h_l_40 <X> T_16_25.sp4_v_b_5
 (14 5)  (830 405)  (830 405)  routing T_16_25.sp4_v_b_8 <X> T_16_25.lc_trk_g1_0
 (16 5)  (832 405)  (832 405)  routing T_16_25.sp4_v_b_8 <X> T_16_25.lc_trk_g1_0
 (17 5)  (833 405)  (833 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 405)  (839 405)  routing T_16_25.sp4_v_b_18 <X> T_16_25.lc_trk_g1_2
 (24 5)  (840 405)  (840 405)  routing T_16_25.sp4_v_b_18 <X> T_16_25.lc_trk_g1_2
 (17 8)  (833 408)  (833 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (842 408)  (842 408)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 408)  (847 408)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (37 8)  (853 408)  (853 408)  LC_4 Logic Functioning bit
 (38 8)  (854 408)  (854 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (47 8)  (863 408)  (863 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (8 9)  (824 409)  (824 409)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_b_7
 (9 9)  (825 409)  (825 409)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_b_7
 (26 9)  (842 409)  (842 409)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 409)  (846 409)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 409)  (847 409)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (17 10)  (833 410)  (833 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (841 410)  (841 410)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (840 411)  (840 411)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (26 12)  (842 412)  (842 412)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 412)  (844 412)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g2_5 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 412)  (849 412)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 412)  (850 412)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 412)  (852 412)  LC_6 Logic Functioning bit
 (37 12)  (853 412)  (853 412)  LC_6 Logic Functioning bit
 (38 12)  (854 412)  (854 412)  LC_6 Logic Functioning bit
 (39 12)  (855 412)  (855 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (48 12)  (864 412)  (864 412)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (842 413)  (842 413)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 413)  (844 413)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (38 13)  (854 413)  (854 413)  LC_6 Logic Functioning bit
 (26 14)  (842 414)  (842 414)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 414)  (847 414)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 414)  (849 414)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 414)  (852 414)  LC_7 Logic Functioning bit
 (38 14)  (854 414)  (854 414)  LC_7 Logic Functioning bit
 (41 14)  (857 414)  (857 414)  LC_7 Logic Functioning bit
 (43 14)  (859 414)  (859 414)  LC_7 Logic Functioning bit
 (47 14)  (863 414)  (863 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (820 415)  (820 415)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_44
 (14 15)  (830 415)  (830 415)  routing T_16_25.sp4_r_v_b_44 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (843 415)  (843 415)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 415)  (847 415)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (38 15)  (854 415)  (854 415)  LC_7 Logic Functioning bit
 (40 15)  (856 415)  (856 415)  LC_7 Logic Functioning bit
 (42 15)  (858 415)  (858 415)  LC_7 Logic Functioning bit


LogicTile_17_25



LogicTile_18_25

 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (931 405)  (931 405)  routing T_18_25.sp12_h_l_23 <X> T_18_25.sp12_h_r_0
 (15 7)  (943 407)  (943 407)  routing T_18_25.sp4_v_t_9 <X> T_18_25.lc_trk_g1_4
 (16 7)  (944 407)  (944 407)  routing T_18_25.sp4_v_t_9 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 407)  (951 407)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g1_6
 (24 7)  (952 407)  (952 407)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g1_6
 (8 9)  (936 409)  (936 409)  routing T_18_25.sp4_h_r_7 <X> T_18_25.sp4_v_b_7
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (15 10)  (943 410)  (943 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 410)  (946 410)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (18 11)  (946 411)  (946 411)  routing T_18_25.sp4_h_r_45 <X> T_18_25.lc_trk_g2_5
 (21 12)  (949 412)  (949 412)  routing T_18_25.sp4_v_t_14 <X> T_18_25.lc_trk_g3_3
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 412)  (951 412)  routing T_18_25.sp4_v_t_14 <X> T_18_25.lc_trk_g3_3
 (27 12)  (955 412)  (955 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 412)  (958 412)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 412)  (959 412)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 412)  (961 412)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 412)  (964 412)  LC_6 Logic Functioning bit
 (37 12)  (965 412)  (965 412)  LC_6 Logic Functioning bit
 (38 12)  (966 412)  (966 412)  LC_6 Logic Functioning bit
 (39 12)  (967 412)  (967 412)  LC_6 Logic Functioning bit
 (41 12)  (969 412)  (969 412)  LC_6 Logic Functioning bit
 (43 12)  (971 412)  (971 412)  LC_6 Logic Functioning bit
 (28 13)  (956 413)  (956 413)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 413)  (958 413)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 413)  (964 413)  LC_6 Logic Functioning bit
 (38 13)  (966 413)  (966 413)  LC_6 Logic Functioning bit
 (46 13)  (974 413)  (974 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (43 14)  (971 414)  (971 414)  LC_7 Logic Functioning bit
 (48 14)  (976 414)  (976 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (955 415)  (955 415)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit
 (41 15)  (969 415)  (969 415)  LC_7 Logic Functioning bit
 (43 15)  (971 415)  (971 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (6 0)  (988 400)  (988 400)  routing T_19_25.sp4_h_r_7 <X> T_19_25.sp4_v_b_0
 (9 1)  (991 401)  (991 401)  routing T_19_25.sp4_v_t_36 <X> T_19_25.sp4_v_b_1
 (10 3)  (992 403)  (992 403)  routing T_19_25.sp4_h_l_45 <X> T_19_25.sp4_v_t_36
 (2 4)  (984 404)  (984 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 9)  (990 409)  (990 409)  routing T_19_25.sp4_h_r_7 <X> T_19_25.sp4_v_b_7
 (13 10)  (995 410)  (995 410)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_v_t_45
 (3 13)  (985 413)  (985 413)  routing T_19_25.sp12_h_l_22 <X> T_19_25.sp12_h_r_1
 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_47


LogicTile_20_25

 (2 4)  (1038 404)  (1038 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 13)  (1041 413)  (1041 413)  routing T_20_25.sp4_h_r_9 <X> T_20_25.sp4_v_b_9


LogicTile_21_25

 (2 8)  (1092 408)  (1092 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 10)  (1096 410)  (1096 410)  routing T_21_25.sp4_h_l_36 <X> T_21_25.sp4_v_t_43


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 3)  (1255 403)  (1255 403)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_l_23
 (2 14)  (1254 414)  (1254 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (2 12)  (1350 412)  (1350 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_25

 (8 15)  (1410 415)  (1410 415)  routing T_27_25.sp4_h_l_47 <X> T_27_25.sp4_v_t_47


LogicTile_28_25



LogicTile_29_25

 (10 7)  (1520 407)  (1520 407)  routing T_29_25.sp4_h_l_46 <X> T_29_25.sp4_v_t_41


LogicTile_30_25

 (3 7)  (1567 407)  (1567 407)  routing T_30_25.sp12_h_l_23 <X> T_30_25.sp12_v_t_23


LogicTile_31_25

 (3 15)  (1621 415)  (1621 415)  routing T_31_25.sp12_h_l_22 <X> T_31_25.sp12_v_t_22


LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14


LogicTile_1_24

 (2 4)  (20 388)  (20 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_2_24



LogicTile_3_24

 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (3 0)  (183 384)  (183 384)  routing T_4_24.sp12_h_r_0 <X> T_4_24.sp12_v_b_0
 (3 1)  (183 385)  (183 385)  routing T_4_24.sp12_h_r_0 <X> T_4_24.sp12_v_b_0
 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (3 2)  (345 386)  (345 386)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_h_l_23
 (3 3)  (345 387)  (345 387)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_h_l_23


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (26 4)  (680 388)  (680 388)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 388)  (688 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (38 4)  (692 388)  (692 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (47 4)  (701 388)  (701 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (681 389)  (681 389)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (15 6)  (669 390)  (669 390)  routing T_13_24.sp4_v_b_21 <X> T_13_24.lc_trk_g1_5
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_v_b_21 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (668 391)  (668 391)  routing T_13_24.sp4_r_v_b_28 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 12)  (668 396)  (668 396)  routing T_13_24.sp4_v_t_21 <X> T_13_24.lc_trk_g3_0
 (14 13)  (668 397)  (668 397)  routing T_13_24.sp4_v_t_21 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_v_t_21 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_14_24



LogicTile_15_24

 (3 10)  (765 394)  (765 394)  routing T_15_24.sp12_h_r_1 <X> T_15_24.sp12_h_l_22
 (3 11)  (765 395)  (765 395)  routing T_15_24.sp12_h_r_1 <X> T_15_24.sp12_h_l_22


LogicTile_16_24

 (15 0)  (831 384)  (831 384)  routing T_16_24.bot_op_1 <X> T_16_24.lc_trk_g0_1
 (17 0)  (833 384)  (833 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 384)  (840 384)  routing T_16_24.bot_op_3 <X> T_16_24.lc_trk_g0_3
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 385)  (839 385)  routing T_16_24.sp4_v_b_18 <X> T_16_24.lc_trk_g0_2
 (24 1)  (840 385)  (840 385)  routing T_16_24.sp4_v_b_18 <X> T_16_24.lc_trk_g0_2
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 386)  (850 386)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (47 2)  (863 386)  (863 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (819 387)  (819 387)  routing T_16_24.sp12_v_b_0 <X> T_16_24.sp12_h_l_23
 (26 3)  (842 387)  (842 387)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (43 3)  (859 387)  (859 387)  LC_1 Logic Functioning bit
 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (837 388)  (837 388)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g1_3
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (51 4)  (867 388)  (867 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (837 389)  (837 389)  routing T_16_24.sp4_v_b_11 <X> T_16_24.lc_trk_g1_3
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (16 13)  (832 397)  (832 397)  routing T_16_24.sp12_v_b_8 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_24

 (11 12)  (885 396)  (885 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (13 12)  (887 396)  (887 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_24

 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.bot_op_3 <X> T_18_24.lc_trk_g0_3
 (15 6)  (943 390)  (943 390)  routing T_18_24.bot_op_5 <X> T_18_24.lc_trk_g1_5
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 390)  (958 390)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 390)  (959 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 390)  (964 390)  LC_3 Logic Functioning bit
 (38 6)  (966 390)  (966 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (43 6)  (971 390)  (971 390)  LC_3 Logic Functioning bit
 (52 6)  (980 390)  (980 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (955 391)  (955 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (38 7)  (966 391)  (966 391)  LC_3 Logic Functioning bit
 (40 7)  (968 391)  (968 391)  LC_3 Logic Functioning bit
 (42 7)  (970 391)  (970 391)  LC_3 Logic Functioning bit
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (47 8)  (975 392)  (975 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 393)  (964 393)  LC_4 Logic Functioning bit
 (38 9)  (966 393)  (966 393)  LC_4 Logic Functioning bit
 (14 13)  (942 397)  (942 397)  routing T_18_24.sp4_r_v_b_40 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (942 399)  (942 399)  routing T_18_24.sp4_r_v_b_44 <X> T_18_24.lc_trk_g3_4
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_24

 (19 2)  (1001 386)  (1001 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_20_24

 (26 2)  (1062 386)  (1062 386)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 386)  (1069 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 386)  (1070 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (37 2)  (1073 386)  (1073 386)  LC_1 Logic Functioning bit
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (43 2)  (1079 386)  (1079 386)  LC_1 Logic Functioning bit
 (47 2)  (1083 386)  (1083 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1063 387)  (1063 387)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 387)  (1064 387)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 387)  (1066 387)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 387)  (1067 387)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 387)  (1073 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (22 9)  (1058 393)  (1058 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 393)  (1061 393)  routing T_20_24.sp4_r_v_b_34 <X> T_20_24.lc_trk_g2_2
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp12_v_t_12 <X> T_20_24.lc_trk_g3_7
 (16 15)  (1052 399)  (1052 399)  routing T_20_24.sp12_v_b_12 <X> T_20_24.lc_trk_g3_4
 (17 15)  (1053 399)  (1053 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (3 15)  (1201 399)  (1201 399)  routing T_23_24.sp12_h_l_22 <X> T_23_24.sp12_v_t_22


LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24

 (2 8)  (1350 392)  (1350 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24

 (5 0)  (1515 384)  (1515 384)  routing T_29_24.sp4_h_l_44 <X> T_29_24.sp4_h_r_0
 (4 1)  (1514 385)  (1514 385)  routing T_29_24.sp4_h_l_44 <X> T_29_24.sp4_h_r_0


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_vert_b_0 <X> T_33_24.span4_vert_t_12
 (12 6)  (1738 390)  (1738 390)  routing T_33_24.span4_horz_37 <X> T_33_24.span4_vert_t_14


IO_Tile_0_23

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0
 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_12_23

 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_23

 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 368)  (677 368)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g0_3
 (21 1)  (675 369)  (675 369)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g0_3
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (52 4)  (706 372)  (706 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (16 8)  (670 376)  (670 376)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (18 9)  (672 377)  (672 377)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (15 14)  (669 382)  (669 382)  routing T_13_23.sp4_v_t_32 <X> T_13_23.lc_trk_g3_5
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp4_v_t_32 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 6)  (711 374)  (711 374)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_t_23
 (3 7)  (711 375)  (711 375)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_t_23
 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_23

 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (47 0)  (809 368)  (809 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (10 1)  (772 369)  (772 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 369)  (789 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (783 379)  (783 379)  routing T_15_23.sp4_r_v_b_39 <X> T_15_23.lc_trk_g2_7
 (21 12)  (783 380)  (783 380)  routing T_15_23.sp4_v_t_14 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp4_v_t_14 <X> T_15_23.lc_trk_g3_3
 (25 12)  (787 380)  (787 380)  routing T_15_23.sp4_v_b_26 <X> T_15_23.lc_trk_g3_2
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 381)  (785 381)  routing T_15_23.sp4_v_b_26 <X> T_15_23.lc_trk_g3_2


LogicTile_16_23

 (0 0)  (816 368)  (816 368)  Negative Clock bit

 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (51 1)  (867 369)  (867 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (0 4)  (816 372)  (816 372)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (817 372)  (817 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (1 5)  (817 373)  (817 373)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (53 5)  (869 373)  (869 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (3 7)  (819 375)  (819 375)  routing T_16_23.sp12_h_l_23 <X> T_16_23.sp12_v_t_23
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (841 376)  (841 376)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (51 8)  (867 376)  (867 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (834 377)  (834 377)  routing T_16_23.sp4_r_v_b_33 <X> T_16_23.lc_trk_g2_1
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g2_2
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_v_t_16 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.sp4_v_t_16 <X> T_16_23.lc_trk_g2_5
 (25 10)  (841 378)  (841 378)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (51 10)  (867 378)  (867 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 380)  (839 380)  routing T_16_23.sp12_v_b_11 <X> T_16_23.lc_trk_g3_3
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (14 13)  (830 381)  (830 381)  routing T_16_23.sp4_r_v_b_40 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (0 14)  (816 382)  (816 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g3_5
 (21 14)  (837 382)  (837 382)  routing T_16_23.sp4_v_t_18 <X> T_16_23.lc_trk_g3_7
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 382)  (839 382)  routing T_16_23.sp4_v_t_18 <X> T_16_23.lc_trk_g3_7
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (51 14)  (867 382)  (867 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (816 383)  (816 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 383)  (830 383)  routing T_16_23.sp4_r_v_b_44 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 383)  (834 383)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g3_5
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (47 0)  (921 368)  (921 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 374)  (897 374)  routing T_17_23.sp4_v_b_23 <X> T_17_23.lc_trk_g1_7
 (24 6)  (898 374)  (898 374)  routing T_17_23.sp4_v_b_23 <X> T_17_23.lc_trk_g1_7
 (25 6)  (899 374)  (899 374)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g1_6
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g1_6
 (8 8)  (882 376)  (882 376)  routing T_17_23.sp4_v_b_7 <X> T_17_23.sp4_h_r_7
 (9 8)  (883 376)  (883 376)  routing T_17_23.sp4_v_b_7 <X> T_17_23.sp4_h_r_7
 (9 10)  (883 378)  (883 378)  routing T_17_23.sp4_v_b_7 <X> T_17_23.sp4_h_l_42
 (13 11)  (887 379)  (887 379)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_l_45
 (5 12)  (879 380)  (879 380)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_r_9
 (4 13)  (878 381)  (878 381)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_r_9
 (6 13)  (880 381)  (880 381)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_r_9
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_18_23

 (0 0)  (928 368)  (928 368)  Negative Clock bit

 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (953 368)  (953 368)  routing T_18_23.sp4_h_l_7 <X> T_18_23.lc_trk_g0_2
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 369)  (951 369)  routing T_18_23.sp4_h_l_7 <X> T_18_23.lc_trk_g0_2
 (24 1)  (952 369)  (952 369)  routing T_18_23.sp4_h_l_7 <X> T_18_23.lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.sp4_h_l_7 <X> T_18_23.lc_trk_g0_2
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g0_4
 (0 3)  (928 371)  (928 371)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (14 3)  (942 371)  (942 371)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g0_4
 (15 3)  (943 371)  (943 371)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g0_4
 (16 3)  (944 371)  (944 371)  routing T_18_23.sp4_h_l_9 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (929 372)  (929 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (942 372)  (942 372)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (38 4)  (966 372)  (966 372)  LC_2 Logic Functioning bit
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (1 5)  (929 373)  (929 373)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_7/cen
 (3 5)  (931 373)  (931 373)  routing T_18_23.sp12_h_l_23 <X> T_18_23.sp12_h_r_0
 (14 5)  (942 373)  (942 373)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp12_h_r_0 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (38 5)  (966 373)  (966 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (51 5)  (979 373)  (979 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (949 374)  (949 374)  routing T_18_23.sp12_h_l_4 <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 374)  (952 374)  routing T_18_23.sp12_h_l_4 <X> T_18_23.lc_trk_g1_7
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (3 7)  (931 375)  (931 375)  routing T_18_23.sp12_h_l_23 <X> T_18_23.sp12_v_t_23
 (21 7)  (949 375)  (949 375)  routing T_18_23.sp12_h_l_4 <X> T_18_23.lc_trk_g1_7
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (40 7)  (968 375)  (968 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (6 8)  (934 376)  (934 376)  routing T_18_23.sp4_v_t_38 <X> T_18_23.sp4_v_b_6
 (5 9)  (933 377)  (933 377)  routing T_18_23.sp4_v_t_38 <X> T_18_23.sp4_v_b_6
 (25 10)  (953 378)  (953 378)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g2_6
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (38 10)  (966 378)  (966 378)  LC_5 Logic Functioning bit
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (45 10)  (973 378)  (973 378)  LC_5 Logic Functioning bit
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 379)  (951 379)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g2_6
 (24 11)  (952 379)  (952 379)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g2_6
 (25 11)  (953 379)  (953 379)  routing T_18_23.sp4_h_r_46 <X> T_18_23.lc_trk_g2_6
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (3 12)  (931 380)  (931 380)  routing T_18_23.sp12_v_t_22 <X> T_18_23.sp12_h_r_1
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (51 12)  (979 380)  (979 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (40 13)  (968 381)  (968 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 382)  (953 382)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g3_6
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (51 14)  (979 382)  (979 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (929 383)  (929 383)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 383)  (951 383)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g3_6
 (24 15)  (952 383)  (952 383)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g3_6
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (40 15)  (968 383)  (968 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (4 4)  (986 372)  (986 372)  routing T_19_23.sp4_h_l_38 <X> T_19_23.sp4_v_b_3
 (5 5)  (987 373)  (987 373)  routing T_19_23.sp4_h_l_38 <X> T_19_23.sp4_v_b_3
 (5 6)  (987 374)  (987 374)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_h_l_38
 (4 7)  (986 375)  (986 375)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_h_l_38
 (6 7)  (988 375)  (988 375)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_h_l_38
 (12 14)  (994 382)  (994 382)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_46
 (11 15)  (993 383)  (993 383)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_46
 (13 15)  (995 383)  (995 383)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_46


LogicTile_23_23

 (3 5)  (1201 373)  (1201 373)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_h_r_0


RAM_Tile_25_23

 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


LogicTile_30_23

 (3 15)  (1567 383)  (1567 383)  routing T_30_23.sp12_h_l_22 <X> T_30_23.sp12_v_t_22


IO_Tile_33_23

 (6 2)  (1732 370)  (1732 370)  routing T_33_23.span12_horz_19 <X> T_33_23.lc_trk_g0_3
 (7 2)  (1733 370)  (1733 370)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 371)  (1734 371)  routing T_33_23.span12_horz_19 <X> T_33_23.lc_trk_g0_3
 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_3 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (6 0)  (11 352)  (11 352)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (8 1)  (9 353)  (9 353)  routing T_0_22.span4_horz_9 <X> T_0_22.lc_trk_g0_1
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 364)  (12 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (7 12)  (10 364)  (10 364)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 364)  (9 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0
 (6 15)  (186 367)  (186 367)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_h_l_44


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


RAM_Tile_8_22

 (5 14)  (401 366)  (401 366)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_h_l_44
 (4 15)  (400 367)  (400 367)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_h_l_44


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 11)  (606 363)  (606 363)  routing T_12_22.sp4_h_r_6 <X> T_12_22.sp4_h_l_43


LogicTile_13_22

 (10 1)  (664 353)  (664 353)  routing T_13_22.sp4_h_r_8 <X> T_13_22.sp4_v_b_1
 (13 10)  (667 362)  (667 362)  routing T_13_22.sp4_h_r_8 <X> T_13_22.sp4_v_t_45
 (12 11)  (666 363)  (666 363)  routing T_13_22.sp4_h_r_8 <X> T_13_22.sp4_v_t_45


LogicTile_14_22

 (3 0)  (711 352)  (711 352)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_b_0
 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_b_0
 (3 6)  (711 358)  (711 358)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_t_23
 (3 7)  (711 359)  (711 359)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_t_23
 (2 8)  (710 360)  (710 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_22

 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (9 13)  (771 365)  (771 365)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_v_b_10


LogicTile_16_22

 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (15 1)  (831 353)  (831 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (11 2)  (827 354)  (827 354)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (13 2)  (829 354)  (829 354)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (12 3)  (828 355)  (828 355)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_39
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 358)  (816 358)  routing T_16_22.glb_netwk_2 <X> T_16_22.glb2local_0
 (1 6)  (817 358)  (817 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_b_8
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (39 9)  (855 361)  (855 361)  LC_4 Logic Functioning bit
 (40 9)  (856 361)  (856 361)  LC_4 Logic Functioning bit
 (6 11)  (822 363)  (822 363)  routing T_16_22.sp4_h_r_6 <X> T_16_22.sp4_h_l_43
 (25 12)  (841 364)  (841 364)  routing T_16_22.rgt_op_2 <X> T_16_22.lc_trk_g3_2
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 365)  (840 365)  routing T_16_22.rgt_op_2 <X> T_16_22.lc_trk_g3_2
 (14 14)  (830 366)  (830 366)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (15 15)  (831 367)  (831 367)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_22

 (0 0)  (874 352)  (874 352)  Negative Clock bit

 (12 1)  (886 353)  (886 353)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_b_2
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (47 3)  (921 355)  (921 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 355)  (922 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (28 5)  (902 357)  (902 357)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 357)  (907 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (34 5)  (908 357)  (908 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (35 5)  (909 357)  (909 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (14 6)  (888 358)  (888 358)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g1_4
 (21 6)  (895 358)  (895 358)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (907 361)  (907 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (34 9)  (908 361)  (908 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (35 9)  (909 361)  (909 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_4
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (12 10)  (886 362)  (886 362)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_h_l_45
 (25 10)  (899 362)  (899 362)  routing T_17_22.wire_logic_cluster/lc_6/out <X> T_17_22.lc_trk_g2_6
 (13 11)  (887 363)  (887 363)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_h_l_45
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (895 364)  (895 364)  routing T_17_22.sp4_v_t_14 <X> T_17_22.lc_trk_g3_3
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_14 <X> T_17_22.lc_trk_g3_3
 (25 12)  (899 364)  (899 364)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g3_2
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (11 14)  (885 366)  (885 366)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46
 (13 14)  (887 366)  (887 366)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46
 (25 14)  (899 366)  (899 366)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (40 14)  (914 366)  (914 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 366)  (925 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (879 367)  (879 367)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_t_44
 (12 15)  (886 367)  (886 367)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 367)  (897 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 367)  (902 367)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit
 (48 15)  (922 367)  (922 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_22

 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 352)  (955 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (46 0)  (974 352)  (974 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (975 352)  (975 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (979 352)  (979 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_0
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (47 1)  (975 353)  (975 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 353)  (979 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (980 353)  (980 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_v_b_42 <X> T_18_22.lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp4_v_b_42 <X> T_18_22.lc_trk_g2_2
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (949 363)  (949 363)  routing T_18_22.sp4_r_v_b_39 <X> T_18_22.lc_trk_g2_7
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.sp4_r_v_b_42 <X> T_18_22.lc_trk_g3_2
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp4_r_v_b_45 <X> T_18_22.lc_trk_g3_5


LogicTile_19_22

 (12 6)  (994 358)  (994 358)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_h_l_40
 (11 7)  (993 359)  (993 359)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_h_l_40
 (4 9)  (986 361)  (986 361)  routing T_19_22.sp4_h_l_47 <X> T_19_22.sp4_h_r_6
 (5 9)  (987 361)  (987 361)  routing T_19_22.sp4_h_r_6 <X> T_19_22.sp4_v_b_6
 (6 9)  (988 361)  (988 361)  routing T_19_22.sp4_h_l_47 <X> T_19_22.sp4_h_r_6
 (26 10)  (1008 362)  (1008 362)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 362)  (1013 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 362)  (1015 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 362)  (1016 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (41 10)  (1023 362)  (1023 362)  LC_5 Logic Functioning bit
 (43 10)  (1025 362)  (1025 362)  LC_5 Logic Functioning bit
 (46 10)  (1028 362)  (1028 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (1009 363)  (1009 363)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 363)  (1010 363)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (38 11)  (1020 363)  (1020 363)  LC_5 Logic Functioning bit
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (6 14)  (988 366)  (988 366)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5
 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (14 15)  (996 367)  (996 367)  routing T_19_22.sp4_r_v_b_44 <X> T_19_22.lc_trk_g3_4
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5


LogicTile_20_22

 (4 11)  (1040 363)  (1040 363)  routing T_20_22.sp4_v_b_1 <X> T_20_22.sp4_h_l_43
 (19 15)  (1055 367)  (1055 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_22

 (13 4)  (1103 356)  (1103 356)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_b_5
 (12 5)  (1102 357)  (1102 357)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_b_5
 (10 15)  (1100 367)  (1100 367)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_v_t_47


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23


IO_Tile_0_21

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_vert_b_1 <X> T_0_21.span4_vert_t_13


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0


LogicTile_11_21

 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6
 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 11)  (556 347)  (556 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42


LogicTile_12_21

 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_v_t_37 <X> T_12_21.sp4_v_b_0
 (2 8)  (602 344)  (602 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_21

 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_t_23 <X> T_13_21.sp12_h_r_0
 (8 11)  (662 347)  (662 347)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_42
 (9 11)  (663 347)  (663 347)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_42
 (10 11)  (664 347)  (664 347)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_42
 (5 13)  (659 349)  (659 349)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_v_b_9


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (2 8)  (710 344)  (710 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (727 349)  (727 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_21

 (11 2)  (773 338)  (773 338)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_t_39
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_v_b_23 <X> T_15_21.lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.sp4_v_b_23 <X> T_15_21.lc_trk_g0_7
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (47 4)  (809 340)  (809 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (12 8)  (774 344)  (774 344)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_h_r_8
 (11 9)  (773 345)  (773 345)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_h_r_8
 (13 9)  (775 345)  (775 345)  routing T_15_21.sp4_v_b_2 <X> T_15_21.sp4_h_r_8
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_16_21

 (0 0)  (816 336)  (816 336)  Negative Clock bit

 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (51 0)  (867 336)  (867 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (831 338)  (831 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 338)  (851 338)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.input_2_1
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (14 3)  (830 339)  (830 339)  routing T_16_21.top_op_4 <X> T_16_21.lc_trk_g0_4
 (15 3)  (831 339)  (831 339)  routing T_16_21.top_op_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_h_r_21 <X> T_16_21.lc_trk_g0_5
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (21 4)  (837 340)  (837 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (50 6)  (866 342)  (866 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.bot_op_6 <X> T_16_21.lc_trk_g1_6
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (48 7)  (864 343)  (864 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (831 344)  (831 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (15 9)  (831 345)  (831 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.tnr_op_2 <X> T_16_21.lc_trk_g2_2
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_5
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (15 11)  (831 347)  (831 347)  routing T_16_21.tnr_op_4 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (46 12)  (862 348)  (862 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 349)  (840 349)  routing T_16_21.tnr_op_2 <X> T_16_21.lc_trk_g3_2
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (51 14)  (867 350)  (867 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 350)  (868 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (831 351)  (831 351)  routing T_16_21.tnr_op_4 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (46 15)  (862 351)  (862 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (869 351)  (869 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_21

 (0 0)  (874 336)  (874 336)  Negative Clock bit

 (8 0)  (882 336)  (882 336)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_h_r_1
 (10 0)  (884 336)  (884 336)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_h_r_1
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 337)  (898 337)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g0_2
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 338)  (914 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (52 3)  (926 339)  (926 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (874 340)  (874 340)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 4)  (875 340)  (875 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 341)  (875 341)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (12 6)  (886 342)  (886 342)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_h_l_40
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (11 7)  (885 343)  (885 343)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_h_l_40
 (13 7)  (887 343)  (887 343)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_h_l_40
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (44 7)  (918 343)  (918 343)  LC_3 Logic Functioning bit
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_v_t_30 <X> T_17_21.lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.sp4_v_t_30 <X> T_17_21.lc_trk_g3_3
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 350)  (889 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (0 15)  (874 351)  (874 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 351)  (879 351)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_t_44
 (18 15)  (892 351)  (892 351)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5


LogicTile_18_21

 (0 0)  (928 336)  (928 336)  Negative Clock bit

 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (942 338)  (942 338)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (955 339)  (955 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (48 3)  (976 339)  (976 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (928 340)  (928 340)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (1 4)  (929 340)  (929 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 341)  (928 341)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (1 5)  (929 341)  (929 341)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (48 9)  (976 345)  (976 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (13 11)  (941 347)  (941 347)  routing T_18_21.sp4_v_b_3 <X> T_18_21.sp4_h_l_45
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (8 13)  (936 349)  (936 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10
 (9 13)  (937 349)  (937 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10
 (10 13)  (938 349)  (938 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp12_v_b_23 <X> T_18_21.lc_trk_g3_7
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (949 351)  (949 351)  routing T_18_21.sp12_v_b_23 <X> T_18_21.lc_trk_g3_7


LogicTile_19_21

 (4 4)  (986 340)  (986 340)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_v_b_3
 (5 5)  (987 341)  (987 341)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_v_b_3
 (11 10)  (993 346)  (993 346)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_v_t_45


LogicTile_20_21

 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp12_v_b_11 <X> T_20_21.lc_trk_g3_3
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (41 12)  (1077 348)  (1077 348)  LC_6 Logic Functioning bit
 (43 12)  (1079 348)  (1079 348)  LC_6 Logic Functioning bit
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (48 13)  (1084 349)  (1084 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_21_21

 (3 5)  (1093 341)  (1093 341)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_h_r_0


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


RAM_Tile_25_21

 (3 5)  (1309 341)  (1309 341)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_h_r_0


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_27_21

 (2 4)  (1404 340)  (1404 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23


LogicTile_30_21

 (8 8)  (1572 344)  (1572 344)  routing T_30_21.sp4_h_l_42 <X> T_30_21.sp4_h_r_7


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (13 3)  (1739 339)  (1739 339)  routing T_33_21.span4_horz_31 <X> T_33_21.span4_vert_b_1
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (6 6)  (1732 342)  (1732 342)  routing T_33_21.span12_horz_15 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (8 5)  (9 325)  (9 325)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 326)  (11 326)  routing T_0_20.span4_horz_15 <X> T_0_20.lc_trk_g0_7
 (7 6)  (10 326)  (10 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 326)  (9 326)  routing T_0_20.span4_horz_15 <X> T_0_20.lc_trk_g0_7
 (8 7)  (9 327)  (9 327)  routing T_0_20.span4_horz_15 <X> T_0_20.lc_trk_g0_7
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g1_5 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_5 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 332)  (12 332)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g1_5
 (7 12)  (10 332)  (10 332)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 333)  (9 333)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g1_5
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_3_20

 (13 3)  (139 323)  (139 323)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_h_l_39


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_10_20

 (3 5)  (495 325)  (495 325)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_h_r_0


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_20

 (19 2)  (781 322)  (781 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.bot_op_3 <X> T_16_20.lc_trk_g0_3
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_40
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.lc_trk_g1_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 332)  (851 332)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_6
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 333)  (850 333)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_6
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit


LogicTile_17_20

 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.top_op_3 <X> T_17_20.lc_trk_g1_3
 (21 5)  (895 325)  (895 325)  routing T_17_20.top_op_3 <X> T_17_20.lc_trk_g1_3
 (4 6)  (878 326)  (878 326)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_38
 (6 10)  (880 330)  (880 330)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_43
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (40 10)  (914 330)  (914 330)  LC_5 Logic Functioning bit
 (42 10)  (916 330)  (916 330)  LC_5 Logic Functioning bit
 (48 10)  (922 330)  (922 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (879 331)  (879 331)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_43
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_r_v_b_36 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9


LogicTile_18_20

 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 320)  (952 320)  routing T_18_20.top_op_3 <X> T_18_20.lc_trk_g0_3
 (21 1)  (949 321)  (949 321)  routing T_18_20.top_op_3 <X> T_18_20.lc_trk_g0_3
 (14 5)  (942 325)  (942 325)  routing T_18_20.sp12_h_r_16 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp12_h_r_16 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (3 7)  (931 327)  (931 327)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_t_23
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (47 8)  (975 328)  (975 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (11 12)  (939 332)  (939 332)  routing T_18_20.sp4_v_t_45 <X> T_18_20.sp4_v_b_11
 (12 13)  (940 333)  (940 333)  routing T_18_20.sp4_v_t_45 <X> T_18_20.sp4_v_b_11


LogicTile_20_20

 (3 15)  (1039 335)  (1039 335)  routing T_20_20.sp12_h_l_22 <X> T_20_20.sp12_v_t_22


LogicTile_26_20

 (2 8)  (1350 328)  (1350 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_20

 (4 12)  (1514 332)  (1514 332)  routing T_29_20.sp4_h_l_44 <X> T_29_20.sp4_v_b_9
 (5 13)  (1515 333)  (1515 333)  routing T_29_20.sp4_h_l_44 <X> T_29_20.sp4_v_b_9


IO_Tile_0_19

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_4_19

 (19 4)  (199 308)  (199 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_12_19

 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (19 8)  (619 312)  (619 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_r_v_b_36 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_v_b_24 <X> T_12_19.lc_trk_g3_0
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_v_b_24 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3


LogicTile_14_19

 (3 0)  (711 304)  (711 304)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_b_0
 (3 1)  (711 305)  (711 305)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_b_0


LogicTile_15_19

 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_9
 (6 12)  (768 316)  (768 316)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_9
 (19 13)  (781 317)  (781 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_2 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (51 6)  (867 310)  (867 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6


LogicTile_18_19

 (11 0)  (939 304)  (939 304)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_v_b_2
 (13 0)  (941 304)  (941 304)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_v_b_2
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (47 2)  (975 306)  (975 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (936 307)  (936 307)  routing T_18_19.sp4_h_l_36 <X> T_18_19.sp4_v_t_36
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (949 309)  (949 309)  routing T_18_19.sp4_r_v_b_27 <X> T_18_19.lc_trk_g1_3
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_v_b_42 <X> T_18_19.lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.sp4_v_b_42 <X> T_18_19.lc_trk_g2_2
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_r_v_b_44 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_19

 (6 8)  (988 312)  (988 312)  routing T_19_19.sp4_v_t_38 <X> T_19_19.sp4_v_b_6
 (5 9)  (987 313)  (987 313)  routing T_19_19.sp4_v_t_38 <X> T_19_19.sp4_v_b_6
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_h_r_1


RAM_Tile_25_19

 (3 13)  (1309 317)  (1309 317)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_h_r_1


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_31_19

 (3 9)  (1621 313)  (1621 313)  routing T_31_19.sp12_h_l_22 <X> T_31_19.sp12_v_b_1


IO_Tile_33_19

 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit
 (6 15)  (1732 319)  (1732 319)  routing T_33_19.span12_horz_14 <X> T_33_19.lc_trk_g1_6
 (7 15)  (1733 319)  (1733 319)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (5 4)  (12 292)  (12 292)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g0_5
 (7 4)  (10 292)  (10 292)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 292)  (9 292)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g0_5
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g0_5 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (6 5)  (11 293)  (11 293)  routing T_0_18.span12_horz_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (4 13)  (13 301)  (13 301)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g1_4
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 3)  (291 291)  (291 291)  routing T_6_18.sp12_v_b_0 <X> T_6_18.sp12_h_l_23


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0


LogicTile_11_18

 (3 14)  (549 302)  (549 302)  routing T_11_18.sp12_h_r_1 <X> T_11_18.sp12_v_t_22
 (3 15)  (549 303)  (549 303)  routing T_11_18.sp12_h_r_1 <X> T_11_18.sp12_v_t_22


LogicTile_12_18

 (12 1)  (612 289)  (612 289)  routing T_12_18.sp4_h_r_2 <X> T_12_18.sp4_v_b_2


LogicTile_13_18

 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (47 14)  (701 302)  (701 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_h_l_15 <X> T_14_18.lc_trk_g2_2
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp12_v_t_0 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp12_v_t_0 <X> T_14_18.lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp12_v_t_0 <X> T_14_18.lc_trk_g3_3
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (47 14)  (755 302)  (755 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp12_v_b_20 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp12_v_b_20 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (12 2)  (828 290)  (828 290)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_l_39
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (11 3)  (827 291)  (827 291)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_l_39
 (13 3)  (829 291)  (829 291)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_l_39
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (2 4)  (818 292)  (818 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 6)  (816 294)  (816 294)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 6)  (817 294)  (817 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (52 6)  (868 294)  (868 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (869 294)  (869 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (0 7)  (816 295)  (816 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 7)  (817 295)  (817 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (0 8)  (816 296)  (816 296)  routing T_16_18.glb_netwk_2 <X> T_16_18.glb2local_1
 (1 8)  (817 296)  (817 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (829 296)  (829 296)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_8
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (52 12)  (868 300)  (868 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit


LogicTile_18_18

 (14 5)  (942 293)  (942 293)  routing T_18_18.sp12_h_r_16 <X> T_18_18.lc_trk_g1_0
 (16 5)  (944 293)  (944 293)  routing T_18_18.sp12_h_r_16 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_v_b_0 <X> T_18_18.sp12_v_t_23
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (47 8)  (975 296)  (975 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (15 10)  (943 298)  (943 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (16 10)  (944 298)  (944 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_r_v_b_38 <X> T_18_18.lc_trk_g2_6


LogicTile_19_18

 (8 5)  (990 293)  (990 293)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_v_b_4
 (10 5)  (992 293)  (992 293)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_v_b_4
 (8 11)  (990 299)  (990 299)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_v_t_42
 (4 12)  (986 300)  (986 300)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (5 13)  (987 301)  (987 301)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (5 15)  (987 303)  (987 303)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_t_44


LogicTile_20_18

 (3 6)  (1039 294)  (1039 294)  routing T_20_18.sp12_v_b_0 <X> T_20_18.sp12_v_t_23


LogicTile_22_18

 (3 9)  (1147 297)  (1147 297)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_v_b_1


LogicTile_26_18

 (2 8)  (1350 296)  (1350 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_18

 (5 0)  (1515 288)  (1515 288)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (4 1)  (1514 289)  (1514 289)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0


IO_Tile_33_18

 (14 1)  (1740 289)  (1740 289)  routing T_33_18.span4_vert_t_12 <X> T_33_18.span4_vert_b_0
 (13 7)  (1739 295)  (1739 295)  routing T_33_18.span4_horz_37 <X> T_33_18.span4_vert_b_2


IO_Tile_0_17

 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_31 <X> T_0_17.span4_vert_t_13
 (13 3)  (4 275)  (4 275)  routing T_0_17.span4_horz_31 <X> T_0_17.span4_vert_b_1
 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 279)  (13 279)  routing T_0_17.span4_horz_30 <X> T_0_17.lc_trk_g0_6
 (5 7)  (12 279)  (12 279)  routing T_0_17.span4_horz_30 <X> T_0_17.lc_trk_g0_6
 (6 7)  (11 279)  (11 279)  routing T_0_17.span4_horz_30 <X> T_0_17.lc_trk_g0_6
 (7 7)  (10 279)  (10 279)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g0_6 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g0_6 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (8 10)  (80 282)  (80 282)  routing T_2_17.sp4_h_r_11 <X> T_2_17.sp4_h_l_42
 (10 10)  (82 282)  (82 282)  routing T_2_17.sp4_h_r_11 <X> T_2_17.sp4_h_l_42
 (6 11)  (78 283)  (78 283)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_h_l_43


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (5 10)  (293 282)  (293 282)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_h_l_43
 (4 11)  (292 283)  (292 283)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_h_l_43
 (11 15)  (299 287)  (299 287)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_h_l_46
 (13 15)  (301 287)  (301 287)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_h_l_46


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_10_17

 (5 6)  (497 278)  (497 278)  routing T_10_17.sp4_v_b_3 <X> T_10_17.sp4_h_l_38


LogicTile_11_17

 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_9
 (5 13)  (551 285)  (551 285)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_9


LogicTile_14_17

 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_16_17

 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (3 12)  (819 284)  (819 284)  routing T_16_17.sp12_v_t_22 <X> T_16_17.sp12_h_r_1


LogicTile_17_17

 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (51 4)  (925 276)  (925 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.sp4_r_v_b_26 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp12_h_r_23 <X> T_17_17.lc_trk_g1_7
 (21 7)  (895 279)  (895 279)  routing T_17_17.sp12_h_r_23 <X> T_17_17.lc_trk_g1_7
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp4_r_v_b_46 <X> T_17_17.lc_trk_g3_6


LogicTile_21_17

 (11 14)  (1101 286)  (1101 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (12 15)  (1102 287)  (1102 287)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23


LogicTile_28_17

 (3 13)  (1459 285)  (1459 285)  routing T_28_17.sp12_h_l_22 <X> T_28_17.sp12_h_r_1


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_31_17

 (19 3)  (1637 275)  (1637 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (14 3)  (1740 275)  (1740 275)  routing T_33_17.span4_vert_t_13 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_1 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (6 8)  (1732 280)  (1732 280)  routing T_33_17.span12_horz_9 <X> T_33_17.lc_trk_g1_1
 (7 8)  (1733 280)  (1733 280)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (11 4)  (6 260)  (6 260)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (10 5)  (7 261)  (7 261)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 10)  (13 266)  (13 266)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (4 11)  (13 267)  (13 267)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (5 11)  (12 267)  (12 267)  routing T_0_16.span12_horz_2 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_horz_4 <X> T_0_16.lc_trk_g1_4
 (6 13)  (11 269)  (11 269)  routing T_0_16.span4_horz_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (4 14)  (130 270)  (130 270)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_v_t_44
 (6 14)  (132 270)  (132 270)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_v_t_44
 (5 15)  (131 271)  (131 271)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_v_t_44


LogicTile_4_16

 (8 6)  (188 262)  (188 262)  routing T_4_16.sp4_v_t_41 <X> T_4_16.sp4_h_l_41
 (9 6)  (189 262)  (189 262)  routing T_4_16.sp4_v_t_41 <X> T_4_16.sp4_h_l_41
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42
 (19 15)  (199 271)  (199 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


LogicTile_7_16

 (3 8)  (345 264)  (345 264)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1
 (3 9)  (345 265)  (345 265)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_b_1
 (3 14)  (345 270)  (345 270)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_t_22
 (3 15)  (345 271)  (345 271)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_v_t_22


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (2 0)  (494 256)  (494 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (37 14)  (529 270)  (529 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (40 14)  (532 270)  (532 270)  LC_7 Logic Functioning bit
 (42 14)  (534 270)  (534 270)  LC_7 Logic Functioning bit
 (47 14)  (539 270)  (539 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (540 270)  (540 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (43 15)  (535 271)  (535 271)  LC_7 Logic Functioning bit
 (48 15)  (540 271)  (540 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_16

 (5 0)  (605 256)  (605 256)  routing T_12_16.sp4_v_b_0 <X> T_12_16.sp4_h_r_0
 (6 1)  (606 257)  (606 257)  routing T_12_16.sp4_v_b_0 <X> T_12_16.sp4_h_r_0
 (3 4)  (603 260)  (603 260)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_r_0
 (3 5)  (603 261)  (603 261)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_r_0
 (11 12)  (611 268)  (611 268)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_11
 (12 13)  (612 269)  (612 269)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_11


LogicTile_13_16

 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5


LogicTile_14_16

 (3 2)  (711 258)  (711 258)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (3 3)  (711 259)  (711 259)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (3 6)  (711 262)  (711 262)  routing T_14_16.sp12_v_b_0 <X> T_14_16.sp12_v_t_23
 (19 15)  (727 271)  (727 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_16

 (14 4)  (830 260)  (830 260)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (11 6)  (827 262)  (827 262)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_v_t_40
 (3 8)  (819 264)  (819 264)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_v_b_1
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.sp4_r_v_b_38 <X> T_16_16.lc_trk_g2_6
 (14 12)  (830 268)  (830 268)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g3_0
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (47 12)  (863 268)  (863 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (830 269)  (830 269)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_v_t_21 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit


LogicTile_17_16

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (5 7)  (879 263)  (879 263)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_v_t_38


LogicTile_18_16

 (14 3)  (942 259)  (942 259)  routing T_18_16.sp12_h_r_20 <X> T_18_16.lc_trk_g0_4
 (16 3)  (944 259)  (944 259)  routing T_18_16.sp12_h_r_20 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (52 10)  (980 266)  (980 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp4_r_v_b_43 <X> T_18_16.lc_trk_g3_3
 (16 15)  (944 271)  (944 271)  routing T_18_16.sp12_v_b_12 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_20_16

 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_29_16

 (13 1)  (1523 257)  (1523 257)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_r_2
 (12 12)  (1522 268)  (1522 268)  routing T_29_16.sp4_v_b_11 <X> T_29_16.sp4_h_r_11
 (11 13)  (1521 269)  (1521 269)  routing T_29_16.sp4_v_b_11 <X> T_29_16.sp4_h_r_11


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (4 14)  (1730 270)  (1730 270)  routing T_33_16.span4_horz_46 <X> T_33_16.lc_trk_g1_6
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (6 14)  (1732 270)  (1732 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 270)  (1734 270)  routing T_33_16.span4_horz_39 <X> T_33_16.lc_trk_g1_7
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit
 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_horz_46 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_horz_46 <X> T_33_16.lc_trk_g1_6
 (6 15)  (1732 271)  (1732 271)  routing T_33_16.span4_horz_46 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_1_15

 (19 13)  (37 253)  (37 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (19 15)  (415 255)  (415 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_15

 (4 12)  (550 252)  (550 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (6 12)  (552 252)  (552 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9


LogicTile_12_15

 (19 0)  (619 240)  (619 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_15

 (3 2)  (657 242)  (657 242)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_h_l_23
 (3 3)  (657 243)  (657 243)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_h_l_23


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23


LogicTile_15_15

 (6 0)  (768 240)  (768 240)  routing T_15_15.sp4_v_t_44 <X> T_15_15.sp4_v_b_0
 (5 1)  (767 241)  (767 241)  routing T_15_15.sp4_v_t_44 <X> T_15_15.sp4_v_b_0


LogicTile_17_15

 (4 6)  (878 246)  (878 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (5 7)  (879 247)  (879 247)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (4 8)  (878 248)  (878 248)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_v_b_6
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_v_b_6


LogicTile_18_15

 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (2 8)  (930 248)  (930 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_15

 (21 2)  (1003 242)  (1003 242)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (21 3)  (1003 243)  (1003 243)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (47 4)  (1029 244)  (1029 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (3 7)  (985 247)  (985 247)  routing T_19_15.sp12_h_l_23 <X> T_19_15.sp12_v_t_23
 (15 8)  (997 248)  (997 248)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g2_1
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3


LogicTile_22_15

 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (5 0)  (1731 240)  (1731 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (7 0)  (1733 240)  (1733 240)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 240)  (1734 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 246)  (1730 246)  routing T_33_15.span4_vert_b_14 <X> T_33_15.lc_trk_g0_6
 (5 7)  (1731 247)  (1731 247)  routing T_33_15.span4_vert_b_14 <X> T_33_15.lc_trk_g0_6
 (7 7)  (1733 247)  (1733 247)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_12_14

 (11 4)  (611 228)  (611 228)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_v_b_5
 (12 5)  (612 229)  (612 229)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_v_b_5


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 6)  (711 230)  (711 230)  routing T_14_14.sp12_v_b_0 <X> T_14_14.sp12_v_t_23


LogicTile_16_14

 (13 8)  (829 232)  (829 232)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_v_b_8


LogicTile_19_14

 (6 0)  (988 224)  (988 224)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_v_b_0
 (5 1)  (987 225)  (987 225)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_v_b_0


LogicTile_20_14

 (3 6)  (1039 230)  (1039 230)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_v_t_23


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_31_14

 (13 9)  (1631 233)  (1631 233)  routing T_31_14.sp4_v_t_38 <X> T_31_14.sp4_h_r_8


IO_Tile_33_14

 (14 0)  (1740 224)  (1740 224)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_1
 (14 1)  (1740 225)  (1740 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_vert_b_0
 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_horz_21 <X> T_33_14.lc_trk_g0_5
 (6 4)  (1732 228)  (1732 228)  routing T_33_14.span4_horz_21 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 232)  (1734 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (14 3)  (3 211)  (3 211)  routing T_0_13.span4_vert_t_13 <X> T_0_13.span4_vert_b_1


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_9_13

 (2 0)  (440 208)  (440 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_13

 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (47 0)  (593 208)  (593 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_r_v_b_46 <X> T_11_13.lc_trk_g3_6


LogicTile_12_13

 (13 4)  (613 212)  (613 212)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_b_5
 (12 5)  (612 213)  (612 213)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_b_5


LogicTile_14_13

 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (47 2)  (755 210)  (755 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (14 5)  (722 213)  (722 213)  routing T_14_13.sp4_r_v_b_24 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp12_v_b_19 <X> T_14_13.lc_trk_g3_3
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp12_v_b_19 <X> T_14_13.lc_trk_g3_3
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7


LogicTile_19_13

 (3 5)  (985 213)  (985 213)  routing T_19_13.sp12_h_l_23 <X> T_19_13.sp12_h_r_0
 (4 6)  (986 214)  (986 214)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38
 (5 7)  (987 215)  (987 215)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38


LogicTile_20_13

 (19 15)  (1055 223)  (1055 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_13

 (3 13)  (1093 221)  (1093 221)  routing T_21_13.sp12_h_l_22 <X> T_21_13.sp12_h_r_1


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


LogicTile_26_13

 (1 3)  (1349 211)  (1349 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_13

 (8 13)  (1518 221)  (1518 221)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_v_b_10
 (9 13)  (1519 221)  (1519 221)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_v_b_10
 (10 13)  (1520 221)  (1520 221)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_v_b_10


LogicTile_30_13

 (3 3)  (1567 211)  (1567 211)  routing T_30_13.sp12_v_b_0 <X> T_30_13.sp12_h_l_23


LogicTile_31_13

 (3 1)  (1621 209)  (1621 209)  routing T_31_13.sp12_h_l_23 <X> T_31_13.sp12_v_b_0


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


RAM_Tile_8_12

 (2 8)  (398 200)  (398 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_12

 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_h_l_44 <X> T_11_12.sp4_v_t_44


LogicTile_12_12

 (15 5)  (615 197)  (615 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (16 5)  (616 197)  (616 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (47 6)  (647 198)  (647 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_v_t_16 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_v_t_16 <X> T_12_12.lc_trk_g3_5
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_r_v_b_47 <X> T_12_12.lc_trk_g3_7


LogicTile_13_12

 (9 1)  (663 193)  (663 193)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_v_b_1
 (10 1)  (664 193)  (664 193)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_v_b_1


LogicTile_14_12

 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23


LogicTile_16_12

 (3 0)  (819 192)  (819 192)  routing T_16_12.sp12_v_t_23 <X> T_16_12.sp12_v_b_0
 (3 4)  (819 196)  (819 196)  routing T_16_12.sp12_v_t_23 <X> T_16_12.sp12_h_r_0


LogicTile_17_12

 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (13 8)  (887 200)  (887 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (3 13)  (877 205)  (877 205)  routing T_17_12.sp12_h_l_22 <X> T_17_12.sp12_h_r_1


LogicTile_18_12

 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (52 10)  (980 202)  (980 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (942 203)  (942 203)  routing T_18_12.sp12_v_b_20 <X> T_18_12.lc_trk_g2_4
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp12_v_b_20 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_r_v_b_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_26_12

 (2 10)  (1350 202)  (1350 202)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (2 12)  (1350 204)  (1350 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_12

 (11 0)  (1521 192)  (1521 192)  routing T_29_12.sp4_h_l_45 <X> T_29_12.sp4_v_b_2
 (13 0)  (1523 192)  (1523 192)  routing T_29_12.sp4_h_l_45 <X> T_29_12.sp4_v_b_2
 (12 1)  (1522 193)  (1522 193)  routing T_29_12.sp4_h_l_45 <X> T_29_12.sp4_v_b_2
 (12 15)  (1522 207)  (1522 207)  routing T_29_12.sp4_h_l_46 <X> T_29_12.sp4_v_t_46


IO_Tile_0_11

 (5 0)  (12 176)  (12 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (7 0)  (10 176)  (10 176)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 176)  (9 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 184)  (12 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (7 8)  (10 184)  (10 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 184)  (9 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (2 0)  (494 176)  (494 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_11

 (6 0)  (552 176)  (552 176)  routing T_11_11.sp4_v_t_44 <X> T_11_11.sp4_v_b_0
 (5 1)  (551 177)  (551 177)  routing T_11_11.sp4_v_t_44 <X> T_11_11.sp4_v_b_0


LogicTile_13_11

 (10 15)  (664 191)  (664 191)  routing T_13_11.sp4_h_l_40 <X> T_13_11.sp4_v_t_47


LogicTile_14_11

 (19 6)  (727 182)  (727 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 10)  (727 186)  (727 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_11

 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23


LogicTile_16_11

 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_11

 (11 0)  (885 176)  (885 176)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_v_b_2
 (13 0)  (887 176)  (887 176)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_v_b_2


LogicTile_19_11

 (5 15)  (987 191)  (987 191)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_44


IO_Tile_0_10

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_10

 (3 4)  (495 164)  (495 164)  routing T_10_10.sp12_v_t_23 <X> T_10_10.sp12_h_r_0
 (19 13)  (511 173)  (511 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_10

 (13 4)  (613 164)  (613 164)  routing T_12_10.sp4_v_t_40 <X> T_12_10.sp4_v_b_5


LogicTile_13_10

 (8 1)  (662 161)  (662 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1
 (9 1)  (663 161)  (663 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_16_10

 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1
 (13 8)  (829 168)  (829 168)  routing T_16_10.sp4_v_t_45 <X> T_16_10.sp4_v_b_8


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_30_10

 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


IO_Tile_33_10

 (14 0)  (1740 160)  (1740 160)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_horz_1
 (14 1)  (1740 161)  (1740 161)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_vert_b_0
 (5 4)  (1731 164)  (1731 164)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 165)  (1734 165)  routing T_33_10.span4_vert_b_5 <X> T_33_10.lc_trk_g0_5
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 168)  (1732 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (7 8)  (1733 168)  (1733 168)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 168)  (1734 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_1 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (14 3)  (3 147)  (3 147)  routing T_0_9.span4_vert_t_13 <X> T_0_9.span4_vert_b_1
 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (12 5)  (354 149)  (354 149)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_b_5


RAM_Tile_8_9

 (2 0)  (398 144)  (398 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (15 1)  (615 145)  (615 145)  routing T_12_9.sp4_v_t_5 <X> T_12_9.lc_trk_g0_0
 (16 1)  (616 145)  (616 145)  routing T_12_9.sp4_v_t_5 <X> T_12_9.lc_trk_g0_0
 (17 1)  (617 145)  (617 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 6)  (626 150)  (626 150)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 150)  (631 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 150)  (633 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (38 6)  (638 150)  (638 150)  LC_3 Logic Functioning bit
 (47 6)  (647 150)  (647 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (627 151)  (627 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 151)  (636 151)  LC_3 Logic Functioning bit
 (37 7)  (637 151)  (637 151)  LC_3 Logic Functioning bit
 (38 7)  (638 151)  (638 151)  LC_3 Logic Functioning bit
 (39 7)  (639 151)  (639 151)  LC_3 Logic Functioning bit
 (40 7)  (640 151)  (640 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_9

 (15 0)  (669 144)  (669 144)  routing T_13_9.sp4_v_b_17 <X> T_13_9.lc_trk_g0_1
 (16 0)  (670 144)  (670 144)  routing T_13_9.sp4_v_b_17 <X> T_13_9.lc_trk_g0_1
 (17 0)  (671 144)  (671 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 146)  (682 146)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 146)  (684 146)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 146)  (685 146)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 146)  (687 146)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 146)  (690 146)  LC_1 Logic Functioning bit
 (38 2)  (692 146)  (692 146)  LC_1 Logic Functioning bit
 (47 2)  (701 146)  (701 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (683 147)  (683 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 147)  (684 147)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 147)  (690 147)  LC_1 Logic Functioning bit
 (37 3)  (691 147)  (691 147)  LC_1 Logic Functioning bit
 (38 3)  (692 147)  (692 147)  LC_1 Logic Functioning bit
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (40 3)  (694 147)  (694 147)  LC_1 Logic Functioning bit
 (42 3)  (696 147)  (696 147)  LC_1 Logic Functioning bit
 (14 10)  (668 154)  (668 154)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g2_4
 (14 11)  (668 155)  (668 155)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g2_4
 (16 11)  (670 155)  (670 155)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g2_4
 (17 11)  (671 155)  (671 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 159)  (675 159)  routing T_13_9.sp4_r_v_b_47 <X> T_13_9.lc_trk_g3_7


LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (3 2)  (819 146)  (819 146)  routing T_16_9.sp12_v_t_23 <X> T_16_9.sp12_h_l_23
 (15 6)  (831 150)  (831 150)  routing T_16_9.sp4_v_b_21 <X> T_16_9.lc_trk_g1_5
 (16 6)  (832 150)  (832 150)  routing T_16_9.sp4_v_b_21 <X> T_16_9.lc_trk_g1_5
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 154)  (846 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 154)  (847 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 154)  (849 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 154)  (850 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (47 10)  (863 154)  (863 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (40 11)  (856 155)  (856 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 159)  (834 159)  routing T_16_9.sp4_r_v_b_45 <X> T_16_9.lc_trk_g3_5


LogicTile_17_9

 (3 13)  (877 157)  (877 157)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_h_r_1


LogicTile_18_9

 (3 12)  (931 156)  (931 156)  routing T_18_9.sp12_v_t_22 <X> T_18_9.sp12_h_r_1


LogicTile_19_9



LogicTile_20_9

 (3 13)  (1039 157)  (1039 157)  routing T_20_9.sp12_h_l_22 <X> T_20_9.sp12_h_r_1


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (2 14)  (1350 158)  (1350 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 8)  (1514 152)  (1514 152)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_v_b_6
 (6 8)  (1516 152)  (1516 152)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_v_b_6
 (3 9)  (1513 153)  (1513 153)  routing T_29_9.sp12_h_l_22 <X> T_29_9.sp12_v_b_1
 (4 9)  (1514 153)  (1514 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6
 (6 9)  (1516 153)  (1516 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6
 (2 14)  (1512 158)  (1512 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (9 0)  (1681 144)  (1681 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1
 (10 0)  (1682 144)  (1682 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1
 (3 9)  (1675 153)  (1675 153)  routing T_32_9.sp12_h_l_22 <X> T_32_9.sp12_v_b_1


IO_Tile_33_9

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (14 1)  (1740 145)  (1740 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (17 2)  (563 130)  (563 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (564 131)  (564 131)  routing T_11_8.sp4_r_v_b_29 <X> T_11_8.lc_trk_g0_5
 (26 4)  (572 132)  (572 132)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 132)  (575 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 132)  (576 132)  routing T_11_8.lc_trk_g0_5 <X> T_11_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 132)  (577 132)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 132)  (578 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 132)  (580 132)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 132)  (582 132)  LC_2 Logic Functioning bit
 (37 4)  (583 132)  (583 132)  LC_2 Logic Functioning bit
 (38 4)  (584 132)  (584 132)  LC_2 Logic Functioning bit
 (39 4)  (585 132)  (585 132)  LC_2 Logic Functioning bit
 (41 4)  (587 132)  (587 132)  LC_2 Logic Functioning bit
 (43 4)  (589 132)  (589 132)  LC_2 Logic Functioning bit
 (47 4)  (593 132)  (593 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (573 133)  (573 133)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 133)  (574 133)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 133)  (575 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 133)  (583 133)  LC_2 Logic Functioning bit
 (39 5)  (585 133)  (585 133)  LC_2 Logic Functioning bit
 (15 7)  (561 135)  (561 135)  routing T_11_8.sp4_v_t_9 <X> T_11_8.lc_trk_g1_4
 (16 7)  (562 135)  (562 135)  routing T_11_8.sp4_v_t_9 <X> T_11_8.lc_trk_g1_4
 (17 7)  (563 135)  (563 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (16 14)  (562 142)  (562 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (17 14)  (563 142)  (563 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 142)  (564 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (18 15)  (564 143)  (564 143)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (5 8)  (713 136)  (713 136)  routing T_14_8.sp4_v_t_43 <X> T_14_8.sp4_h_r_6


LogicTile_15_8



LogicTile_16_8

 (14 8)  (830 136)  (830 136)  routing T_16_8.sp4_v_t_21 <X> T_16_8.lc_trk_g2_0
 (17 8)  (833 136)  (833 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 9)  (830 137)  (830 137)  routing T_16_8.sp4_v_t_21 <X> T_16_8.lc_trk_g2_0
 (16 9)  (832 137)  (832 137)  routing T_16_8.sp4_v_t_21 <X> T_16_8.lc_trk_g2_0
 (17 9)  (833 137)  (833 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 10)  (844 138)  (844 138)  routing T_16_8.lc_trk_g2_0 <X> T_16_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 138)  (845 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 138)  (847 138)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 138)  (848 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 138)  (849 138)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 138)  (852 138)  LC_5 Logic Functioning bit
 (38 10)  (854 138)  (854 138)  LC_5 Logic Functioning bit
 (52 10)  (868 138)  (868 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 139)  (838 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 139)  (839 139)  routing T_16_8.sp4_h_r_30 <X> T_16_8.lc_trk_g2_6
 (24 11)  (840 139)  (840 139)  routing T_16_8.sp4_h_r_30 <X> T_16_8.lc_trk_g2_6
 (25 11)  (841 139)  (841 139)  routing T_16_8.sp4_h_r_30 <X> T_16_8.lc_trk_g2_6
 (28 11)  (844 139)  (844 139)  routing T_16_8.lc_trk_g2_1 <X> T_16_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 139)  (845 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 139)  (847 139)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 139)  (852 139)  LC_5 Logic Functioning bit
 (37 11)  (853 139)  (853 139)  LC_5 Logic Functioning bit
 (38 11)  (854 139)  (854 139)  LC_5 Logic Functioning bit
 (39 11)  (855 139)  (855 139)  LC_5 Logic Functioning bit
 (40 11)  (856 139)  (856 139)  LC_5 Logic Functioning bit
 (42 11)  (858 139)  (858 139)  LC_5 Logic Functioning bit


LogicTile_17_8

 (3 5)  (877 133)  (877 133)  routing T_17_8.sp12_h_l_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0
 (9 13)  (1519 141)  (1519 141)  routing T_29_8.sp4_v_t_39 <X> T_29_8.sp4_v_b_10
 (10 13)  (1520 141)  (1520 141)  routing T_29_8.sp4_v_t_39 <X> T_29_8.sp4_v_b_10


LogicTile_30_8



LogicTile_31_8

 (19 4)  (1637 132)  (1637 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 12)  (188 124)  (188 124)  routing T_4_7.sp4_v_b_4 <X> T_4_7.sp4_h_r_10
 (9 12)  (189 124)  (189 124)  routing T_4_7.sp4_v_b_4 <X> T_4_7.sp4_h_r_10
 (10 12)  (190 124)  (190 124)  routing T_4_7.sp4_v_b_4 <X> T_4_7.sp4_h_r_10


LogicTile_6_7

 (8 9)  (296 121)  (296 121)  routing T_6_7.sp4_h_r_7 <X> T_6_7.sp4_v_b_7


LogicTile_7_7

 (29 0)  (371 112)  (371 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 112)  (372 112)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 112)  (373 112)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 112)  (374 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 112)  (375 112)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 112)  (378 112)  LC_0 Logic Functioning bit
 (38 0)  (380 112)  (380 112)  LC_0 Logic Functioning bit
 (51 0)  (393 112)  (393 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (394 112)  (394 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (369 113)  (369 113)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 113)  (370 113)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 113)  (372 113)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (37 1)  (379 113)  (379 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (39 1)  (381 113)  (381 113)  LC_0 Logic Functioning bit
 (41 1)  (383 113)  (383 113)  LC_0 Logic Functioning bit
 (43 1)  (385 113)  (385 113)  LC_0 Logic Functioning bit
 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (26 2)  (368 114)  (368 114)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 114)  (375 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 114)  (376 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (46 2)  (388 114)  (388 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (26 3)  (368 115)  (368 115)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 115)  (370 115)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 115)  (371 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (382 115)  (382 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_v_t_16 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_v_t_16 <X> T_7_7.lc_trk_g2_5
 (21 10)  (363 122)  (363 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (22 10)  (364 122)  (364 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 122)  (365 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (24 10)  (366 122)  (366 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (21 11)  (363 123)  (363 123)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (17 12)  (359 124)  (359 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23


LogicTile_17_7

 (3 4)  (877 116)  (877 116)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_r_0
 (9 13)  (883 125)  (883 125)  routing T_17_7.sp4_v_t_39 <X> T_17_7.sp4_v_b_10
 (10 13)  (884 125)  (884 125)  routing T_17_7.sp4_v_t_39 <X> T_17_7.sp4_v_b_10


LogicTile_27_7

 (2 12)  (1404 124)  (1404 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_7

 (8 8)  (1572 120)  (1572 120)  routing T_30_7.sp4_h_l_46 <X> T_30_7.sp4_h_r_7
 (10 8)  (1574 120)  (1574 120)  routing T_30_7.sp4_h_l_46 <X> T_30_7.sp4_h_r_7


IO_Tile_33_7

 (12 2)  (1738 114)  (1738 114)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_t_13


IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 100)  (9 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 108)  (9 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_6_6

 (3 6)  (291 102)  (291 102)  routing T_6_6.sp12_h_r_0 <X> T_6_6.sp12_v_t_23
 (3 7)  (291 103)  (291 103)  routing T_6_6.sp12_h_r_0 <X> T_6_6.sp12_v_t_23


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41
 (5 15)  (659 111)  (659 111)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_44


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (19 5)  (835 101)  (835 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_18_6

 (3 2)  (931 98)  (931 98)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_h_l_23
 (3 3)  (931 99)  (931 99)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_h_l_23
 (3 6)  (931 102)  (931 102)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23
 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23


LogicTile_20_6

 (3 6)  (1039 102)  (1039 102)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23
 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23


LogicTile_22_6

 (3 12)  (1147 108)  (1147 108)  routing T_22_6.sp12_v_t_22 <X> T_22_6.sp12_h_r_1


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_30_6

 (3 2)  (1567 98)  (1567 98)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (3 3)  (1567 99)  (1567 99)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23


LogicTile_32_6

 (3 2)  (1675 98)  (1675 98)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (3 3)  (1675 99)  (1675 99)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (14 0)  (1740 96)  (1740 96)  routing T_33_6.span4_vert_t_12 <X> T_33_6.span4_horz_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (13 1)  (1739 97)  (1739 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (14 1)  (1740 97)  (1740 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (17 1)  (1743 97)  (1743 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g0_5
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 105)  (1742 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (11 3)  (6 83)  (6 83)  routing T_0_5.span4_vert_t_13 <X> T_0_5.span4_horz_31
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 86)  (12 86)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (6 6)  (11 86)  (11 86)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (7 6)  (10 86)  (10 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 87)  (9 87)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g0_7
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7
 (6 14)  (11 94)  (11 94)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit
 (8 15)  (9 95)  (9 95)  routing T_0_5.span4_horz_31 <X> T_0_5.lc_trk_g1_7


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23
 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_5

 (5 15)  (551 95)  (551 95)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_44


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (5 15)  (879 95)  (879 95)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_44


LogicTile_18_5

 (3 12)  (931 92)  (931 92)  routing T_18_5.sp12_v_t_22 <X> T_18_5.sp12_h_r_1


LogicTile_22_5

 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (19 5)  (1529 85)  (1529 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (5 8)  (1515 88)  (1515 88)  routing T_29_5.sp4_v_t_43 <X> T_29_5.sp4_h_r_6
 (2 14)  (1512 94)  (1512 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_5

 (9 4)  (1627 84)  (1627 84)  routing T_31_5.sp4_v_t_41 <X> T_31_5.sp4_h_r_4


LogicTile_32_5

 (9 0)  (1681 80)  (1681 80)  routing T_32_5.sp4_h_l_47 <X> T_32_5.sp4_h_r_1
 (10 0)  (1682 80)  (1682 80)  routing T_32_5.sp4_h_l_47 <X> T_32_5.sp4_h_r_1
 (19 5)  (1691 85)  (1691 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_1 <X> T_33_5.span4_vert_b_0
 (14 1)  (1740 81)  (1740 81)  routing T_33_5.span4_horz_1 <X> T_33_5.span4_vert_b_0
 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g0_3
 (6 2)  (1732 82)  (1732 82)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g0_3
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (1734 83)  (1734 83)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g0_3
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_17 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_17 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 3)  (11 67)  (11 67)  routing T_0_4.span12_horz_10 <X> T_0_4.lc_trk_g0_2
 (7 3)  (10 67)  (10 67)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_7_4

 (3 10)  (345 74)  (345 74)  routing T_7_4.sp12_v_t_22 <X> T_7_4.sp12_h_l_22


RAM_Tile_8_4

 (8 7)  (404 71)  (404 71)  routing T_8_4.sp4_h_r_4 <X> T_8_4.sp4_v_t_41
 (9 7)  (405 71)  (405 71)  routing T_8_4.sp4_h_r_4 <X> T_8_4.sp4_v_t_41


LogicTile_9_4

 (1 3)  (439 67)  (439 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 6)  (711 70)  (711 70)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_t_23
 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_t_23
 (2 8)  (710 72)  (710 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 10)  (819 74)  (819 74)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_l_22


LogicTile_17_4

 (5 15)  (879 79)  (879 79)  routing T_17_4.sp4_h_l_44 <X> T_17_4.sp4_v_t_44


LogicTile_20_4

 (3 6)  (1039 70)  (1039 70)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (9 12)  (1519 76)  (1519 76)  routing T_29_4.sp4_v_t_47 <X> T_29_4.sp4_h_r_10


LogicTile_32_4

 (3 2)  (1675 66)  (1675 66)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23
 (3 3)  (1675 67)  (1675 67)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 65)  (1743 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 77)  (1730 77)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g1_4
 (5 13)  (1731 77)  (1731 77)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_47 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_47 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_horz_47 <X> T_33_4.lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_horz_47 <X> T_33_4.lc_trk_g1_7


IO_Tile_0_3

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (9 7)  (189 55)  (189 55)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_v_t_41
 (10 7)  (190 55)  (190 55)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_v_t_41
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (4 4)  (292 52)  (292 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3
 (6 4)  (294 52)  (294 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3


LogicTile_12_3

 (10 5)  (610 53)  (610 53)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_b_4


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_16_3

 (12 14)  (828 62)  (828 62)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46
 (11 15)  (827 63)  (827 63)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46
 (13 15)  (829 63)  (829 63)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_l_46


LogicTile_17_3

 (8 1)  (882 49)  (882 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1
 (10 1)  (884 49)  (884 49)  routing T_17_3.sp4_v_t_47 <X> T_17_3.sp4_v_b_1


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23
 (3 7)  (1147 55)  (1147 55)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


IO_Tile_33_3

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (4 4)  (1730 52)  (1730 52)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (5 5)  (1731 53)  (1731 53)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (7 5)  (1733 53)  (1733 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 56)  (1742 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g0_4 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 6)  (711 38)  (711 38)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23
 (3 7)  (711 39)  (711 39)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (10 12)  (1520 44)  (1520 44)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_10


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (10 12)  (1682 44)  (1682 44)  routing T_32_2.sp4_v_t_40 <X> T_32_2.sp4_h_r_10


IO_Tile_33_2

 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 32)  (1734 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (14 0)  (1740 32)  (1740 32)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_horz_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (13 1)  (1739 33)  (1739 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (14 1)  (1740 33)  (1740 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 42)  (1730 42)  routing T_33_2.span4_horz_10 <X> T_33_2.lc_trk_g1_2
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (4 11)  (1730 43)  (1730 43)  routing T_33_2.span4_horz_10 <X> T_33_2.lc_trk_g1_2
 (6 11)  (1732 43)  (1732 43)  routing T_33_2.span4_horz_10 <X> T_33_2.lc_trk_g1_2
 (7 11)  (1733 43)  (1733 43)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (6 14)  (1732 46)  (1732 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 13)  (1459 29)  (1459 29)  routing T_28_1.sp12_h_l_22 <X> T_28_1.sp12_h_r_1


LogicTile_29_1

 (19 6)  (1529 22)  (1529 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (3 6)  (1567 22)  (1567 22)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23
 (3 7)  (1567 23)  (1567 23)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23


IO_Tile_33_1

 (6 0)  (1732 16)  (1732 16)  routing T_33_1.span12_horz_9 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_4_0

 (2 1)  (206 14)  (206 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (5 2)  (305 12)  (305 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (6 2)  (306 12)  (306 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (7 2)  (307 12)  (307 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (308 13)  (308 13)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_3 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_4 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_4 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (360 2)  (360 2)  routing T_7_0.span12_vert_12 <X> T_7_0.lc_trk_g1_4
 (7 13)  (361 2)  (361 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_12_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (6 13)  (618 2)  (618 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (6 6)  (834 8)  (834 8)  routing T_16_0.span12_vert_23 <X> T_16_0.lc_trk_g0_7
 (7 6)  (835 8)  (835 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (836 9)  (836 9)  routing T_16_0.span12_vert_23 <X> T_16_0.lc_trk_g0_7
 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (13 1)  (909 14)  (909 14)  routing T_17_0.span4_vert_25 <X> T_17_0.span4_horz_r_0
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 8)  (891 7)  (891 7)  routing T_17_0.span4_vert_25 <X> T_17_0.lc_trk_g1_1
 (6 8)  (892 7)  (892 7)  routing T_17_0.span4_vert_25 <X> T_17_0.lc_trk_g1_1
 (7 8)  (893 7)  (893 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (894 6)  (894 6)  routing T_17_0.span4_vert_25 <X> T_17_0.lc_trk_g1_1


IO_Tile_21_0

 (14 1)  (1126 14)  (1126 14)  routing T_21_0.span4_horz_l_12 <X> T_21_0.span4_horz_r_0


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_horz_r_12 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_horz_r_12 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (14 13)  (1546 2)  (1546 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3

