--- before_pass
+++ after_pass
@@ -53,9 +53,9 @@ control Eg(inout Headers hdrs, inout Met
     bit<32> inc_0;
     bit<32> tmp;
     bit<32> tmp_0;
-    @name("debug") register<bit<32>>(32w100) debug_0;
-    @name("reg") register<bit<32>>(32w1) reg_0;
-    @name("test") action test() {
+    @name("Eg.debug") register<bit<32>>(32w100) debug_0;
+    @name("Eg.reg") register<bit<32>>(32w1) reg_0;
+    @name("Eg.test") action test() {
         val_0 = { 32w0 };
         _pred_0 = val_0.field1 != 32w0;
         if (_pred_0) {
