{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656407016953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656407016953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 06:03:36 2022 " "Processing started: Tue Jun 28 06:03:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656407016953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407016953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407016953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656407017322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656407017322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(15) " "Verilog HDL information at fetch.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656407025235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(30) " "Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656407025246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 0 0 " "Found 0 design units, including 0 entities, in source file block2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_register_bank.v(51) " "Verilog HDL information at super_register_bank.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "super_register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656407025264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file super_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_register_bank " "Found entity 1: super_register_bank" {  } { { "super_register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025264 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stack.v " "Can't analyze file -- file stack.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1656407025268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "pll_vga.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_module.v(59) " "Verilog HDL information at vga_module.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656407025271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_module.v(109) " "Verilog HDL information at vga_module.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656407025272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3bits " "Found entity 1: mux3bits" {  } { { "mux3bits.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux3bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656407025377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst9 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst9\"" {  } { { "uc1.bdf" "inst9" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -160 504 816 80 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst9\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 8000 " "Parameter \"clk1_phase_shift\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 16000 " "Parameter \"clk2_phase_shift\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 24000 " "Parameter \"clk3_phase_shift\" = \"24000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 32000 " "Parameter \"clk4_phase_shift\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025420 ""}  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:inst14 " "Elaborating entity \"vga_module\" for hierarchy \"vga_module:inst14\"" {  } { { "uc1.bdf" "inst14" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 968 488 728 1080 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_row vga_module.v(35) " "Verilog HDL or VHDL warning at vga_module.v(35): object \"pixel_row\" assigned a value but never read" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656407025472 "|uc1|vga_module:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_col vga_module.v(36) " "Verilog HDL or VHDL warning at vga_module.v(36): object \"pixel_col\" assigned a value but never read" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656407025472 "|uc1|vga_module:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_module.v(68) " "Verilog HDL assignment warning at vga_module.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025472 "|uc1|vga_module:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_module.v(71) " "Verilog HDL assignment warning at vga_module.v(71): truncated value with size 32 to match size of target (10)" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025472 "|uc1|vga_module:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_module.v(110) " "Verilog HDL assignment warning at vga_module.v(110): truncated value with size 32 to match size of target (15)" {  } { { "vga_module.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_module.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025472 "|uc1|vga_module:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga pll_vga:inst13 " "Elaborating entity \"pll_vga\" for hierarchy \"pll_vga:inst13\"" {  } { { "uc1.bdf" "inst13" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 960 96 376 1136 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_vga:inst13\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_vga:inst13\|altpll:altpll_component\"" {  } { { "pll_vga.v" "altpll_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vga:inst13\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_vga:inst13\|altpll:altpll_component\"" {  } { { "pll_vga.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll_vga.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vga:inst13\|altpll:altpll_component " "Instantiated megafunction \"pll_vga:inst13\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025488 ""}  } { { "pll_vga.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll_vga.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_altpll " "Found entity 1: pll_vga_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga_altpll pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated " "Elaborating entity \"pll_vga_altpll\" for hierarchy \"pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:inst16 " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:inst16\"" {  } { { "uc1.bdf" "inst16" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 1120 1216 1472 1272 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:inst16\|altsyncram:altsyncram_component\"" {  } { { "vga_ram.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:inst16\|altsyncram:altsyncram_component\"" {  } { { "vga_ram.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_memory.mif " "Parameter \"init_file\" = \"vga_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025577 ""}  } { { "vga_ram.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/vga_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7m1 " "Found entity 1: altsyncram_i7m1" {  } { { "db/altsyncram_i7m1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i7m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7m1 vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated " "Elaborating entity \"altsyncram_i7m1\" for hierarchy \"vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_i7m1.tdf" "decode2" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i7m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_i7m1.tdf" "rden_decode_b" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i7m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_ram:inst16\|altsyncram:altsyncram_component\|altsyncram_i7m1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_i7m1.tdf" "mux3" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_i7m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 112 1112 1328 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025748 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(25) " "Verilog HDL Always Construct warning at decoder.v(25): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(32) " "Verilog HDL Case Statement warning at decoder.v(32): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(22) " "Verilog HDL Always Construct warning at decoder.v(22): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(22) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(22) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(22) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(22) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(22) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(22) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(22) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(22) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(22) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025749 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(22) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(22) " "Inferred latch for \"Type\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(22) " "Inferred latch for \"Type\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(22) " "Inferred latch for \"Type\[2\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(22) " "Inferred latch for \"Type\[3\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(22) " "Inferred latch for \"Type\[4\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(22) " "Inferred latch for \"Type\[5\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(22) " "Inferred latch for \"Type\[6\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(22) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(22) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(22) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(22) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(22) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(22) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(22) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(22) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(22) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(22) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(22) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(22) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(22) " "Inferred latch for \"MW\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(22) " "Inferred latch for \"MR\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(22) " "Inferred latch for \"KMux\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(22) " "Inferred latch for \"SH\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(22) " "Inferred latch for \"SH\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(22) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(22) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(22) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(22) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(22)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025750 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 112 800 1016 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025766 ""}  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr91 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated " "Elaborating entity \"altsyncram_mr91\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 112 440 640 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(18) " "Verilog HDL assignment warning at fetch.v(18): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025830 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(24) " "Verilog HDL assignment warning at fetch.v(24): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025830 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(31) " "Verilog HDL assignment warning at fetch.v(31): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025830 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(36) " "Verilog HDL assignment warning at fetch.v(36): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025830 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 160 104 312 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block_1.v(12) " "Verilog HDL Case Statement warning at Block_1.v(12): incomplete case statement has no default case item" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SR_OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"SR_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SR_OUT Block_1.v(10) " "Inferred latch for \"SR_OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(10) " "Inferred latch for \"B1OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025831 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 472 704 848 584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 352 688 856 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025833 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025834 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025835 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 352 408 552 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025863 ""}  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_register_bank super_register_bank:inst2 " "Elaborating entity \"super_register_bank\" for hierarchy \"super_register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 616 664 936 856 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 super_register_bank.v(37) " "Verilog HDL assignment warning at super_register_bank.v(37): truncated value with size 32 to match size of target (15)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656407025912 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "updateBlock3 super_register_bank.v(51) " "Verilog HDL warning at super_register_bank.v(51): assignments to updateBlock3 create a combinational loop" {  } { { "super_register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 51 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1656407025912 "|uc1|super_register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 super_register_bank:inst2\|Block3:block3 " "Elaborating entity \"Block3\" for hierarchy \"super_register_bank:inst2\|Block3:block3\"" {  } { { "super_register_bank.v" "block3" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025913 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(24) " "Verilog HDL Case Statement warning at Block3.v(24): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_a mux_a Block3.v(17) " "Verilog HDL warning at Block3.v(17): variable mux_a in static task or function mux_a may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_a Block3.v(17) " "Verilog HDL Function Declaration warning at Block3.v(17): function \"mux_a\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(67) " "Verilog HDL Case Statement warning at Block3.v(67): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_b mux_b Block3.v(60) " "Verilog HDL warning at Block3.v(60): variable mux_b in static task or function mux_b may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 60 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_b Block3.v(60) " "Verilog HDL Function Declaration warning at Block3.v(60): function \"mux_b\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 60 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656407025914 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_a 0 Block3.v(17) " "Net \"mux_a\" at Block3.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656407025915 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_b 0 Block3.v(60) " "Net \"mux_b\" at Block3.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block3.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656407025915 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 352 1008 1240 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 648 224 440 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025930 ""}  } { { "DATA.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joi1 " "Found entity 1: altsyncram_joi1" {  } { { "db/altsyncram_joi1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_joi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407025973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407025973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joi1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated " "Elaborating entity \"altsyncram_joi1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 360 112 304 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bits mux3bits:inst15 " "Elaborating entity \"mux3bits\" for hierarchy \"mux3bits:inst15\"" {  } { { "uc1.bdf" "inst15" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 1104 768 912 1184 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux3bits:inst15\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux3bits:inst15\|lpm_mux:LPM_MUX_component\"" {  } { { "mux3bits.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux3bits.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3bits:inst15\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux3bits:inst15\|lpm_mux:LPM_MUX_component\"" {  } { { "mux3bits.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux3bits.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407025987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3bits:inst15\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux3bits:inst15\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407025987 ""}  } { { "mux3bits.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux3bits.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656407025987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656407026027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407026027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc mux3bits:inst15\|lpm_mux:LPM_MUX_component\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"mux3bits:inst15\|lpm_mux:LPM_MUX_component\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407026027 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "super_register_bank:inst2\|updateBlock3 " "Net \"super_register_bank:inst2\|updateBlock3\" is missing source, defaulting to GND" {  } { { "super_register_bank.v" "updateBlock3" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/super_register_bank.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1656407026091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1656407026091 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:inst4\|stack " "RAM logic \"fetch:inst4\|stack\" is uninferred due to inappropriate RAM size" {  } { { "fetch.v" "stack" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656407026433 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656407026433 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[1\] decoder:inst1\|Sel_B\[5\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[1\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[5\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1656407027059 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1656407027059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[5\] " "Latch decoder:inst1\|Sel_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027060 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|SR_OUT " "Latch Block1:inst10\|SR_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|B1OUT " "Latch Block1:inst10\|B1OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027061 ""}  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[0\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[0\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656407027062 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656407027062 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[10\] fetch:inst4\|PC\[10\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[10\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[10\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[9\] fetch:inst4\|PC\[9\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[9\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[9\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[8\] fetch:inst4\|PC\[8\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[8\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[8\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[7\] fetch:inst4\|PC\[7\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[7\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[7\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[6\] fetch:inst4\|PC\[6\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[6\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[6\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[5\] fetch:inst4\|PC\[5\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[5\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[5\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[4\] fetch:inst4\|PC\[4\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[4\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[4\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[3\] fetch:inst4\|PC\[3\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[3\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[3\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[2\] fetch:inst4\|PC\[2\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[2\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[2\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[1\] fetch:inst4\|PC\[1\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[1\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[1\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[0\] fetch:inst4\|PC\[0\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[0\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[0\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656407027066 "|uc1|fetch:inst4|PC[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1656407027066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656407027405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656407028588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407028737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656407028885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656407028885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1551 " "Implemented 1551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656407029005 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656407029005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1373 " "Implemented 1373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656407029005 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656407029005 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656407029005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656407029005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656407029032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 06:03:49 2022 " "Processing ended: Tue Jun 28 06:03:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656407029032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656407029032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656407029032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656407029032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656407030262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656407030262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 06:03:49 2022 " "Processing started: Tue Jun 28 06:03:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656407030262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656407030262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656407030262 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656407030365 ""}
{ "Info" "0" "" "Project  = uc1" {  } {  } 0 0 "Project  = uc1" 0 0 "Fitter" 0 0 1656407030365 ""}
{ "Info" "0" "" "Revision = uc1" {  } {  } 0 0 "Revision = uc1" 0 0 "Fitter" 0 0 1656407030365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656407030436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656407030437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656407030451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656407030510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656407030510 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 72 8000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 72 degrees (8000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 144 16000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 144 degrees (16000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 216 24000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 216 degrees (24000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] 1 2 288 32000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 288 degrees (32000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030555 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656407030555 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656407030557 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656407030557 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656407030645 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656407030650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656407030780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656407030780 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656407030780 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656407030780 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656407030784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656407030784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656407030784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656407030784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656407030784 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656407030784 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656407030786 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656407030835 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "118 135 " "No exact pin location assignment(s) for 118 pins of 135 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656407031221 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "The input ports of the PLL pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 and the PLL pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 ARESET " "PLL pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 and PLL pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1656407031227 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1656407031227 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 960 96 376 1136 "inst13" "" } } } } { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1656407031238 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656407031503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656407031504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656407031505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656407031509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datab  to: combout " "Cell: inst10\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407031514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407031514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407031514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407031514 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407031514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1656407031514 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656407031523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656407031525 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656407031526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031631 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031631 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_vga:inst13\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux18~0  " "Automatically promoted node ALU:inst5\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr0~5  " "Automatically promoted node decoder:inst1\|WideOr0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[2\] " "Destination node decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656407031632 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[1\] " "Destination node decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656407031632 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|ALUC\[3\] " "Destination node decoder:inst1\|ALUC\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr14~0  " "Automatically promoted node decoder:inst1\|WideOr14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|WideOr12~0 " "Destination node decoder:inst1\|WideOr12~0" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656407031632 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|WideOr14~1 " "Destination node decoder:inst1\|WideOr14~1" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:inst10\|Mux2~0  " "Automatically promoted node Block1:inst10\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656407031632 ""}  } { { "Block_1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Block_1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656407031632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656407031920 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656407031923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656407031923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656407031925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656407031929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656407031933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656407031933 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656407031934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656407031936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656407031938 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656407031938 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "117 unused 2.5V 32 85 0 " "Number of I/O pins in group: 117 (unused VREF, 2.5V VCCIO, 32 input, 85 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656407031943 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656407031943 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656407031943 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 19 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 15 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656407031944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656407031944 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656407031944 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clk_rom~output " "PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clk_rom~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -160 504 816 80 "inst9" "" } } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -72 936 1112 -56 "clk_rom" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656407032090 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[2\] clk_ram~output " "PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"clk_ram~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -160 504 816 80 "inst9" "" } } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -48 936 1112 -32 "clk_ram" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656407032091 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[3\] clk_k~output " "PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"clk_k~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -160 504 816 80 "inst9" "" } } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -24 936 1112 -8 "clk_k" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656407032091 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[4\] clk_reg~output " "PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"clk_reg~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 120 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -160 504 816 80 "inst9" "" } } } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 0 936 1112 16 "clk_reg" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656407032091 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656407032152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656407032159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656407032792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656407033142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656407033166 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656407040526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656407040526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656407040942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.4% " "6e+02 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1656407043014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656407043486 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656407043486 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1656407054125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656407060493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656407060493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656407060498 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.26 " "Total time spent on timing analysis during the Fitter is 3.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656407060624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656407060640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656407060872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656407060873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656407061087 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656407061964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656407062456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6533 " "Peak virtual memory: 6533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656407062884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 06:04:22 2022 " "Processing ended: Tue Jun 28 06:04:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656407062884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656407062884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656407062884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656407062884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656407063982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656407063983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 06:04:23 2022 " "Processing started: Tue Jun 28 06:04:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656407063983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656407063983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656407063983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656407064296 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656407064788 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656407064820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656407064973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 06:04:24 2022 " "Processing ended: Tue Jun 28 06:04:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656407064973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656407064973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656407064973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656407064973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656407065618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656407066187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656407066188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 06:04:25 2022 " "Processing started: Tue Jun 28 06:04:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656407066188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656407066297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656407066476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656407066476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656407066726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656407066759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066760 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst13\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst13\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656407066763 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066763 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\] " "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656407066765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656407066765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nRST nRST " "create_clock -period 1.000 -name nRST nRST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656407066765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datab  to: combout " "Cell: inst10\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datac  to: combout " "Cell: inst10\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~5  from: dataa  to: combout " "Cell: inst1\|WideOr0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datac  to: combout " "Cell: inst5\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datad  to: combout " "Cell: inst8\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407066770 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656407066770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066773 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656407066775 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656407066776 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656407066792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656407066900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656407066900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.116 " "Worst-case setup slack is -14.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.116            -220.768 decoder:inst1\|ALUC\[0\]  " "  -14.116            -220.768 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.089           -4885.779 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -11.089           -4885.779 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.728            -870.871 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.728            -870.871 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.221            -159.459 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -10.221            -159.459 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.979            -228.445 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -8.979            -228.445 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.331            -107.033 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.331            -107.033 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908             -80.714 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.908             -80.714 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083              -2.083 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.083              -2.083 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 nRST  " "    1.209               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.483 " "Worst-case hold slack is -3.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483              -4.714 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.483              -4.714 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702              -1.702 nRST  " "   -1.702              -1.702 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577              -3.234 decoder:inst1\|ALUC\[0\]  " "   -1.577              -3.234 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.931 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.287              -0.931 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.358               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.372               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.222               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.177               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.177               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.388               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.388               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.780 " "Worst-case recovery slack is -2.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.780             -37.143 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.780             -37.143 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565           -1035.702 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.565           -1035.702 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -24.964 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.279             -24.964 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.786 " "Worst-case removal slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.786               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.669               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.737               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.737               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054            -247.400 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.054            -247.400 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 decoder:inst1\|ALUC\[0\]  " "    0.428               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 de0_clk  " "    9.835               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.590               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.590               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.743               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.745               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.745               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.746               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.747               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.747               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407066938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407066938 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656407067284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656407067306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656407067677 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datab  to: combout " "Cell: inst10\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datac  to: combout " "Cell: inst10\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~5  from: dataa  to: combout " "Cell: inst1\|WideOr0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datac  to: combout " "Cell: inst5\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datad  to: combout " "Cell: inst8\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407067749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656407067749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656407067751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656407067779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656407067779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.508 " "Worst-case setup slack is -12.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.508            -196.359 decoder:inst1\|ALUC\[0\]  " "  -12.508            -196.359 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.860           -4334.312 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -9.860           -4334.312 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.456            -770.237 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.456            -770.237 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.040            -141.016 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -9.040            -141.016 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.960            -203.872 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -7.960            -203.872 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805             -95.358 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.805             -95.358 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.607             -72.099 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.607             -72.099 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798              -1.798 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.798              -1.798 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 nRST  " "    1.207               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407067784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.144 " "Worst-case hold slack is -3.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144              -4.096 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.144              -4.096 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -1.544 nRST  " "   -1.544              -1.544 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361              -2.679 decoder:inst1\|ALUC\[0\]  " "   -1.361              -2.679 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.916 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.268              -0.916 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.312               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.338               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.111               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.771               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.990               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407067804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.387 " "Worst-case recovery slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -31.701 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.387             -31.701 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202            -881.835 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.202            -881.835 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -21.310 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.945             -21.310 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407067813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.682               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.480               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.480               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.545               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407067822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800            -213.603 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.800            -213.603 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 decoder:inst1\|ALUC\[0\]  " "    0.451               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 de0_clk  " "    9.817               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.588               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.738               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.738               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.743               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.744               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.748               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407067830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407067830 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656407068258 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datab  to: combout " "Cell: inst10\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datac  to: combout " "Cell: inst10\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~2  from: datac  to: combout " "Cell: inst1\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~5  from: dataa  to: combout " "Cell: inst1\|WideOr0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: datac  to: combout " "Cell: inst5\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: datad  to: combout " "Cell: inst8\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656407068342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656407068342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656407068344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656407068357 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656407068357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.909 " "Worst-case setup slack is -7.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.909            -120.761 decoder:inst1\|ALUC\[0\]  " "   -7.909            -120.761 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.027           -2645.474 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -6.027           -2645.474 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.833            -473.138 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.833            -473.138 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.555             -86.483 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.555             -86.483 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.849            -123.820 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.849            -123.820 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137             -63.381 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.137             -63.381 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992             -58.379 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.992             -58.379 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374              -1.374 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.374              -1.374 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 nRST  " "    1.025               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407068368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.105 " "Worst-case hold slack is -2.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105              -2.922 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.105              -2.922 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059              -2.934 decoder:inst1\|ALUC\[0\]  " "   -1.059              -2.934 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -1.009 nRST  " "   -1.009              -1.009 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.645 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.173              -0.645 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.193               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.606               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.902               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.902               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407068389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.796 " "Worst-case recovery slack is -1.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796             -23.953 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.796             -23.953 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653            -670.867 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.653            -670.867 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478             -16.188 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.478             -16.188 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407068400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.389 " "Worst-case removal slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.389               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.869               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.913               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407068412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090            -109.501 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.090            -109.501 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 decoder:inst1\|ALUC\[0\]  " "    0.333               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 de0_clk  " "    9.587               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.594               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.594               0.000 inst13\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.752               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.781               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.781               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.782               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.782               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.782               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.782               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656407068422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656407068422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656407069334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656407069336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656407069504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 06:04:29 2022 " "Processing ended: Tue Jun 28 06:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656407069504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656407069504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656407069504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656407069504 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656407070358 ""}
