
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015954                       # Number of seconds simulated
sim_ticks                                 15953537000                       # Number of ticks simulated
final_tick                                15953537000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57567                       # Simulator instruction rate (inst/s)
host_op_rate                                    99843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19929455                       # Simulator tick rate (ticks/s)
host_mem_usage                                2041160                       # Number of bytes of host memory used
host_seconds                                   800.50                       # Real time elapsed on the host
sim_insts                                    46082284                       # Number of instructions simulated
sim_ops                                      79924660                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10124992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10124992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1071552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1071552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       158203                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             158203                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        16743                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16743                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    634654998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            634654998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     67167049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            67167049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    701822047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           701822047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     158203                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     16743                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   158203                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10124352                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1069568                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10124992                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1071552                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10101                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9829                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9697                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9407                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9275                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10297                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10234                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1146                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1011                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              984                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              953                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              901                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1055                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1163                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1309                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1021                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             933                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15952486500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               158203                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16743                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  79128                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41625                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  20834                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9794                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1708                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    652                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    221                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     59                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   682                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1047                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1047                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1041                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1033                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1032                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1026                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1026                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1026                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        96398                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.121911                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.846967                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   124.908040                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        66664     69.15%     69.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        20083     20.83%     89.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3982      4.13%     94.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2297      2.38%     96.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1534      1.59%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1265      1.31%     99.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          190      0.20%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          151      0.16%     99.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          232      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        96398                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    157.229622                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    53.481496                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2078.072579                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1005     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.612326                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.588048                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.912493                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             684     67.99%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              33      3.28%     71.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             284     28.23%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4407011750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7373130500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 790965000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27858.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46608.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      634.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       67.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   634.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    67.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.48                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.89                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   75099                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3408                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                47.47                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.35                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     91185.20                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               332938200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               176960850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              552029100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              41050080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1236041040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1433356200                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33459360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5157513900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      314669280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       165222765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9443648505                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           591.939987                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12722121750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     21908500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    522993000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    592571750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    819310500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2686513750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11310239500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               355343520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               188869560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              577468920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              46186560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1258168080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1499538330                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            37332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5245789230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      289359840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        97311270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9595791150                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           601.483599                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12564939250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     30174250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    532532000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    309449000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    753365500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2823276750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11504739500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10098112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10098112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1070720                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1070720                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       157783                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             157783                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16730                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16730                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    632970106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            632970106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     67114897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            67114897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    700085003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           700085003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     157783                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16730                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   157783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10097600                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1068864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10098112                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1070720                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10017                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9425                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9253                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9485                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10746                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9742                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1018                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              935                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              901                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1065                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1165                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1287                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             950                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15952922500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               157783                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16730                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  78891                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41813                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20696                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9804                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4151                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1583                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    569                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     50                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1041                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1041                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1040                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1032                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1024                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        96200                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.070187                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.804423                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.919135                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        66598     69.23%     69.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        19904     20.69%     89.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4028      4.19%     94.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2363      2.46%     96.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1493      1.55%     98.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1234      1.28%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          188      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          140      0.15%     99.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          252      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        96200                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    156.659384                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    52.798448                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2038.244040                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1005     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.584906                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.561304                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.900900                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             694     68.92%     68.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              44      4.37%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             264     26.22%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               4      0.40%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4331570250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7289851500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 788875000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27454.10                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46204.10                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      632.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       67.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   632.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    67.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.47                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.06                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   74735                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3538                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                47.37                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.15                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     91413.95                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               331810080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               176353650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              550294080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              40601160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1229894640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1433136750                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32794080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5151083160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      308574240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       169647735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9424784565                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           590.764560                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12723726750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     20610250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    520566000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    624160000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    803438500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2688209750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11296552500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               355079340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               188725350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              576219420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              46578060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1255094880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1498876560                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            34424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5261559420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      273807840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        99152235                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9589691475                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           601.101259                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12576967750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     21830750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    531262000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    324939000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    712855250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2823313750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11539336250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10110784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10110784                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1072064                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1072064                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       157981                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             157981                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16751                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16751                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    633764412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            633764412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     67199142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            67199142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    700963554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           700963554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     157981                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16751                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   157981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10110272                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1070656                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10110784                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1072064                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10157                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9998                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9838                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9610                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9476                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9338                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9181                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9442                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9256                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9467                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10275                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10454                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10615                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10832                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10261                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9773                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1111                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1043                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1035                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              977                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              973                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              930                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              836                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              856                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              904                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1029                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1200                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1241                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1286                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1289                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1046                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15             973                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15952575500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               157981                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16751                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  78755                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41451                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20887                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9960                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4297                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1699                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    623                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    207                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   275                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   311                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   657                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   949                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1031                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1047                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1050                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1047                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1042                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1034                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1039                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1045                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1035                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1029                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1039                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1028                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1023                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1024                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        96534                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.816438                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.685201                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   124.737404                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        66885     69.29%     69.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        20039     20.76%     90.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3998      4.14%     94.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2275      2.36%     96.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1527      1.58%     98.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1218      1.26%     99.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          174      0.18%     99.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          177      0.18%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          241      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        96534                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    156.710317                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.152287                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2049.099497                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1006     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.596230                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.571978                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.912598                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             697     69.15%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              29      2.88%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             274     27.18%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               8      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4400024750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7362018500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 789865000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27853.02                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46603.02                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      633.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       67.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   633.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    67.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.48                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.91                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   74679                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3482                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.27                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.79                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     91297.39                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               331288860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               176065230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              550065600                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              40512420                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1226821440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1421979570                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            32394240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5148572880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      310124640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       175511385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9413768505                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           590.074051                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12749816500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     20115000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    519260000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    651498250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    807821500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2664014250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11290828000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               358013880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               190281300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              577861620                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              46812960                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1496777250                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34582560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5260906200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      273079680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       102643260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9597653400                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           601.600328                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12580821250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     22851000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    531794000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    332030250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    710957250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2818032500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11537872000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10114304                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10114304                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1066560                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1066560                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       158036                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             158036                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16665                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16665                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    633985053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            633985053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     66854140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            66854140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    700839193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           700839193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     158036                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16665                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   158036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10113792                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1065536                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10114304                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1066560                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10237                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10031                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9816                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9639                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9409                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9369                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9145                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9384                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9297                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9490                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10258                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10421                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10663                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10784                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10315                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9770                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1157                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1060                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1008                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              999                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              933                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              937                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              812                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              845                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              904                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1031                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1153                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1241                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1306                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1274                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1038                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15             951                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15952770500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               158036                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16665                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  79228                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41324                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20602                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9873                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4274                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1698                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    666                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    249                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     85                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   331                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   683                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   956                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1031                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1041                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1040                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1031                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1034                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1033                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1037                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1023                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1023                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1012                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1019                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1018                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1014                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1020                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        96592                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.734968                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.598938                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   124.619145                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        67035     69.40%     69.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        19996     20.70%     90.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3876      4.01%     94.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2315      2.40%     96.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1540      1.59%     98.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1276      1.32%     99.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          160      0.17%     99.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          164      0.17%     99.76% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          230      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        96592                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1001                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    157.869131                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    53.511305                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2051.620632                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          999     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1001                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1001                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.632368                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.607149                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.930973                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             672     67.13%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              37      3.70%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             281     28.07%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              10      1.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1001                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4472122750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7435147750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 790140000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28299.56                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47049.56                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      633.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       66.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   633.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    66.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.47                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.99                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   74659                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3422                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                47.24                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.53                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     91314.71                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               331131780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               175985535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              549994200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              40460220                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1237884960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1426757880                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5164962090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      324401760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       158313150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9443867775                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           591.960734                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12735422500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     21751750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    524006000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    564782250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    844707000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2671627750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11326662250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               358563660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               190581105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              578325720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              46447560                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1263699840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1502414550                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            35209440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5256209970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      286554240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        97404675                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9616227330                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           602.764580                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12565439000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     24120500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    534956000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    292254000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    746051500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2828530250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11527624750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                103                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       26979146                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3322650                       # Number of instructions committed
system.cpu00.committedOps                     5758941                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5687013                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu00.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       459584                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5687013                       # number of integer instructions
system.cpu00.num_fp_insts                       72480                       # number of float instructions
system.cpu00.num_int_register_reads          11363284                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4887830                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3172553                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2507600                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1289883                       # number of memory refs
system.cpu00.num_load_insts                    934836                       # Number of load instructions
system.cpu00.num_store_insts                   355047                       # Number of store instructions
system.cpu00.num_idle_cycles             4166827.990405                       # Number of idle cycles
system.cpu00.num_busy_cycles             22812318.009595                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.845554                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.154446                       # Percentage of idle cycles
system.cpu00.Branches                          530355                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4341007     75.38%     75.77% # Class of executed instruction
system.cpu00.op_class::IntMult                  16814      0.29%     76.06% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36971      0.64%     76.70% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51820      0.90%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu00.op_class::MemRead                 919805     15.97%     93.57% # Class of executed instruction
system.cpu00.op_class::MemWrite                353218      6.13%     99.71% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5758941                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                103                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       27013878                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3333035                       # Number of instructions committed
system.cpu01.committedOps                     5775881                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5703953                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu01.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       460895                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5703953                       # number of integer instructions
system.cpu01.num_fp_insts                       72480                       # number of float instructions
system.cpu01.num_int_register_reads          11396173                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4902148                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3179779                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2514124                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1295891                       # number of memory refs
system.cpu01.num_load_insts                    939564                       # Number of load instructions
system.cpu01.num_store_insts                   356327                       # Number of store instructions
system.cpu01.num_idle_cycles             4142786.637842                       # Number of idle cycles
system.cpu01.num_busy_cycles             22871091.362158                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.846642                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.153358                       # Percentage of idle cycles
system.cpu01.Branches                          531697                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4351939     75.35%     75.74% # Class of executed instruction
system.cpu01.op_class::IntMult                  16814      0.29%     76.03% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36971      0.64%     76.67% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51820      0.90%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::MemRead                 924533     16.01%     93.57% # Class of executed instruction
system.cpu01.op_class::MemWrite                354498      6.14%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5775881                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                109                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29333824                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3522412                       # Number of instructions committed
system.cpu02.committedOps                     6077772                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6005801                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu02.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       483372                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6005801                       # number of integer instructions
system.cpu02.num_fp_insts                       72526                       # number of float instructions
system.cpu02.num_int_register_reads          11988423                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5159008                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3303617                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2626331                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1407101                       # number of memory refs
system.cpu02.num_load_insts                   1028239                       # Number of load instructions
system.cpu02.num_store_insts                   378862                       # Number of store instructions
system.cpu02.num_idle_cycles             2365721.866629                       # Number of idle cycles
system.cpu02.num_busy_cycles             26968102.133371                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.919352                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.080648                       # Percentage of idle cycles
system.cpu02.Branches                          554161                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4542564     74.74%     75.11% # Class of executed instruction
system.cpu02.op_class::IntMult                  16820      0.28%     75.39% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36978      0.61%     76.00% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51856      0.85%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu02.op_class::MemRead                1013204     16.67%     93.52% # Class of executed instruction
system.cpu02.op_class::MemWrite                377033      6.20%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6077772                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                 97                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       22127377                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3003800                       # Number of instructions committed
system.cpu03.committedOps                     5254886                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5183001                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu03.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       422567                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5183001                       # number of integer instructions
system.cpu03.num_fp_insts                       72434                       # number of float instructions
system.cpu03.num_int_register_reads          10372212                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4457868                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2968694                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2322757                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1102192                       # number of memory refs
system.cpu03.num_load_insts                    784131                       # Number of load instructions
system.cpu03.num_store_insts                   318061                       # Number of store instructions
system.cpu03.num_idle_cycles             6782165.061436                       # Number of idle cycles
system.cpu03.num_busy_cycles             15345211.938564                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.693494                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.306506                       # Percentage of idle cycles
system.cpu03.Branches                          493274                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4024705     76.59%     77.02% # Class of executed instruction
system.cpu03.op_class::IntMult                  16802      0.32%     77.34% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.70%     78.04% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51784      0.99%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     79.03% # Class of executed instruction
system.cpu03.op_class::MemRead                 769104     14.64%     93.66% # Class of executed instruction
system.cpu03.op_class::MemWrite                316232      6.02%     99.68% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5254886                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24635157                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3175287                       # Number of instructions committed
system.cpu04.committedOps                     5526323                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5454395                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       442533                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5454395                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10905809                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4689314                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3078764                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2422362                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1203031                       # number of memory refs
system.cpu04.num_load_insts                    865018                       # Number of load instructions
system.cpu04.num_store_insts                   338013                       # Number of store instructions
system.cpu04.num_idle_cycles             5614579.921180                       # Number of idle cycles
system.cpu04.num_busy_cycles             19020577.078820                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.772091                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.227909                       # Percentage of idle cycles
system.cpu04.Branches                          513287                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4195241     75.91%     76.32% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.30%     76.62% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.29% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.23% # Class of executed instruction
system.cpu04.op_class::MemRead                 849987     15.38%     93.61% # Class of executed instruction
system.cpu04.op_class::MemWrite                336184      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5526323                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                121                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29556402                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3683279                       # Number of instructions committed
system.cpu05.committedOps                     6316839                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6244782                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu05.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       498961                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6244782                       # number of integer instructions
system.cpu05.num_fp_insts                       72618                       # number of float instructions
system.cpu05.num_int_register_reads          12468132                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5366745                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3389902                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2703691                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1503530                       # number of memory refs
system.cpu05.num_load_insts                   1109196                       # Number of load instructions
system.cpu05.num_store_insts                   394334                       # Number of store instructions
system.cpu05.num_idle_cycles             2177492.259456                       # Number of idle cycles
system.cpu05.num_busy_cycles             27378909.740544                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.926328                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.073672                       # Percentage of idle cycles
system.cpu05.Branches                          569955                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4685090     74.17%     74.52% # Class of executed instruction
system.cpu05.op_class::IntMult                  16832      0.27%     74.79% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36992      0.59%     75.38% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51928      0.82%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.20% # Class of executed instruction
system.cpu05.op_class::MemRead                1094153     17.32%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                392505      6.21%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6316839                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                127                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31907074                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   4069821                       # Number of instructions committed
system.cpu06.committedOps                     6931180                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6859080                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu06.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       544495                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6859080                       # number of integer instructions
system.cpu06.num_fp_insts                       72664                       # number of float instructions
system.cpu06.num_int_register_reads          13673899                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5889941                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3640600                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2931090                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1730688                       # number of memory refs
system.cpu06.num_load_insts                   1290855                       # Number of load instructions
system.cpu06.num_store_insts                   439833                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             31907073.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          615569                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu06.op_class::IntAlu                 5072217     73.18%     73.50% # Class of executed instruction
system.cpu06.op_class::IntMult                  16838      0.24%     73.75% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36999      0.53%     74.28% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51964      0.75%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.03% # Class of executed instruction
system.cpu06.op_class::MemRead                1275808     18.41%     93.44% # Class of executed instruction
system.cpu06.op_class::MemWrite                438004      6.32%     99.76% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6931180                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12122066                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664791                       # Number of instructions committed
system.cpu07.committedOps                     4697640                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625755                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378919                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625755                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290099                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987916                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728651                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104479                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905229                       # number of memory refs
system.cpu07.num_load_insts                    630856                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7516677.110403                       # Number of idle cycles
system.cpu07.num_busy_cycles             4605388.889597                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379918                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620082                       # Percentage of idle cycles
system.cpu07.Branches                          449668                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664422     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615829     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697640                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31697297                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3837037                       # Number of instructions committed
system.cpu08.committedOps                     6578054                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6505997                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       520453                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6505997                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12970238                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5584978                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3508096                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2811171                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1591739                       # number of memory refs
system.cpu08.num_load_insts                   1175891                       # Number of load instructions
system.cpu08.num_store_insts                   415848                       # Number of store instructions
system.cpu08.num_idle_cycles             208397.797170                       # Number of idle cycles
system.cpu08.num_busy_cycles             31488899.202830                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993425                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006575                       # Percentage of idle cycles
system.cpu08.Branches                          591423                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4858096     73.85%     74.19% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.45% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.56%     75.01% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.79%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.80% # Class of executed instruction
system.cpu08.op_class::MemRead                1160848     17.65%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                414019      6.29%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6578054                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19426979                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2817912                       # Number of instructions committed
system.cpu09.committedOps                     4960093                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4888208                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400786                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4888208                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9793312                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4206637                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2848890                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2213869                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992810                       # number of memory refs
system.cpu09.num_load_insts                    696513                       # Number of load instructions
system.cpu09.num_store_insts                   296297                       # Number of store instructions
system.cpu09.num_idle_cycles             7598645.476131                       # Number of idle cycles
system.cpu09.num_busy_cycles             11828333.523869                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.608861                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.391139                       # Percentage of idle cycles
system.cpu09.Branches                          471476                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839294     77.40%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681486     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294468      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4960093                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19471549                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2819022                       # Number of instructions committed
system.cpu10.committedOps                     4961973                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4890088                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400940                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4890088                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9797014                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4208209                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2849721                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2214671                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      993490                       # number of memory refs
system.cpu10.num_load_insts                    697007                       # Number of load instructions
system.cpu10.num_store_insts                   296483                       # Number of store instructions
system.cpu10.num_idle_cycles             7588879.331335                       # Number of idle cycles
system.cpu10.num_busy_cycles             11882669.668665                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.610258                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.389742                       # Percentage of idle cycles
system.cpu10.Branches                          471598                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3840494     77.40%     77.85% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 681980     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294654      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4961973                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29358729                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3528661                       # Number of instructions committed
system.cpu11.committedOps                     6088022                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6016008                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       484147                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6016008                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          12008403                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5167633                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3308148                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2629920                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1410550                       # number of memory refs
system.cpu11.num_load_insts                   1030964                       # Number of load instructions
system.cpu11.num_store_insts                   379586                       # Number of store instructions
system.cpu11.num_idle_cycles             2344814.516917                       # Number of idle cycles
system.cpu11.num_busy_cycles             27013914.483083                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.920132                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.079868                       # Percentage of idle cycles
system.cpu11.Branches                          555030                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4549309     74.73%     75.09% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.37% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     75.98% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.85%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.83% # Class of executed instruction
system.cpu11.op_class::MemRead                1015925     16.69%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                377757      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6088022                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22124362                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3001112                       # Number of instructions committed
system.cpu12.committedOps                     5250238                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5178353                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       422175                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5178353                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads          10363396                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4454004                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2966525                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2320823                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1100696                       # number of memory refs
system.cpu12.num_load_insts                    783001                       # Number of load instructions
system.cpu12.num_store_insts                   317695                       # Number of store instructions
system.cpu12.num_idle_cycles             6783331.547745                       # Number of idle cycles
system.cpu12.num_busy_cycles             15341030.452255                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.693400                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.306600                       # Percentage of idle cycles
system.cpu12.Branches                          492856                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4021553     76.60%     77.02% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.32%     77.34% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.70%     78.05% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu12.op_class::MemRead                 767974     14.63%     93.66% # Class of executed instruction
system.cpu12.op_class::MemWrite                315866      6.02%     99.68% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5250238                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       27017894                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3303465                       # Number of instructions committed
system.cpu13.committedOps                     5746818                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5674890                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       460997                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5674890                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          11327951                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4872883                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3180321                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2514668                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1276160                       # number of memory refs
system.cpu13.num_load_insts                    919695                       # Number of load instructions
system.cpu13.num_store_insts                   356465                       # Number of store instructions
system.cpu13.num_idle_cycles             4140001.901543                       # Number of idle cycles
system.cpu13.num_busy_cycles             22877892.098457                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.846768                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.153232                       # Percentage of idle cycles
system.cpu13.Branches                          531761                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4342607     75.57%     75.96% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.29%     76.25% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.64%     76.89% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.90%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.79% # Class of executed instruction
system.cpu13.op_class::MemRead                 904664     15.74%     93.54% # Class of executed instruction
system.cpu13.op_class::MemWrite                354636      6.17%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5746818                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4660314                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15953537000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4309329                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              561550                       # Transaction distribution
system.piobus.trans_dist::ReadResp             561550                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        84180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        84180                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        85522                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        85522                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       107768                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       107768                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        47338                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        47338                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        67112                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        67112                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       123128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       123128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       168524                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       168524                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3732                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3732                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       144596                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       144596                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25540                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       108420                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       108420                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        46920                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        46920                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        85586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        85586                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1124028                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       336720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       336720                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       342088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       342088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       431072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       431072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       189352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       189352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       268448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       268448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       492512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       492512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       674096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       674096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       578384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       578384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       433680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       433680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       187680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       187680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       342344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       342344                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4496112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           452537000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           334829000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           93018500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           95301500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          120369000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           52645500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          74365000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         134580500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         179428500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3707500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         158644500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28344000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28422000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         121477500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          52089500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          95594500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4832718                       # delay histogram for all message
system.ruby.delayHist::mean                 13.321334                       # delay histogram for all message
system.ruby.delayHist::gmean                11.825866                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.077130                       # delay histogram for all message
system.ruby.delayHist                    |      660387     13.66%     13.66% |     3189228     65.99%     79.66% |      354332      7.33%     86.99% |      449170      9.29%     96.28% |      179465      3.71%    100.00% |         136      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4832718                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78479281                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011277                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78469299     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78479281                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78479281                      
system.ruby.latency_hist_seqr::mean          3.372924                      
system.ruby.latency_hist_seqr::gmean         1.493015                      
system.ruby.latency_hist_seqr::stdev        18.382070                      
system.ruby.latency_hist_seqr            |    78451161     99.96%     99.96% |       16384      0.02%     99.99% |       10983      0.01%    100.00% |         557      0.00%    100.00% |         188      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78479281                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77645576                      
system.ruby.hit_latency_hist_seqr::mean      1.765400                      
system.ruby.hit_latency_hist_seqr::gmean     1.424313                      
system.ruby.hit_latency_hist_seqr::stdev     1.307808                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57835605     74.49%     74.49% |           0      0.00%     74.49% |           0      0.00%     74.49% |    19809971     25.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77645576                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       833705                      
system.ruby.miss_latency_hist_seqr::mean   153.086696                      
system.ruby.miss_latency_hist_seqr::gmean   120.074191                      
system.ruby.miss_latency_hist_seqr::stdev    94.833948                      
system.ruby.miss_latency_hist_seqr       |      805585     96.63%     96.63% |       16384      1.97%     98.59% |       10983      1.32%     99.91% |         557      0.07%     99.98% |         188      0.02%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       833705                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1189379                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        59127                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1248506                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4409737                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4411447                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1194006                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        59837                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1253843                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4422108                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2514                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4424622                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951587                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29785                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       981372                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3790054                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2496                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3792550                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1285708                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        71345                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1357053                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4665522                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1733                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4667255                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1037431                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        40518                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1077949                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4014023                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2496                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4016519                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1172264                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        61816                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1234080                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4403799                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4405500                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1282813                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        71117                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1353930                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4657872                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1699                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4659571                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1038521                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        40715                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1079236                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4018447                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1690                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4020137                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1119557                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        50631                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1170188                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4229127                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1703                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4230830                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1363462                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        79217                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1442679                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4839944                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1728                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4841672                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1545431                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses       101708                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1647139                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5316701                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2559                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5319260                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884701                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19375                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904076                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581402                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583067                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1430310                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        89844                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1520154                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5046335                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1773                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5048108                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951041                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29712                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980753                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789272                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1713                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3790985                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12181                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39626                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51807                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12302                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39479                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51781                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        13996                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39561                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        53557                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12993                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39598                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52591                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12514                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39755                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52269                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12477                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39802                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52279                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15765                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39818                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55583                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11547                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39642                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51189                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12164                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39419                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51583                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12086                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39594                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51680                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12165                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39389                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51554                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11658                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39622                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51280                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11884                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39629                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51513                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12172                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39647                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51819                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12076                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39852                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51928                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11951                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39341                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51292                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3051122                      
system.ruby.network.routers00.buffer_writes      3051122                      
system.ruby.network.routers00.sw_input_arbiter_activity      3090081                      
system.ruby.network.routers00.sw_output_arbiter_activity      3051122                      
system.ruby.network.routers00.crossbar_activity      3051122                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3194707                      
system.ruby.network.routers01.buffer_writes      3194707                      
system.ruby.network.routers01.sw_input_arbiter_activity      3238915                      
system.ruby.network.routers01.sw_output_arbiter_activity      3194707                      
system.ruby.network.routers01.crossbar_activity      3194707                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2650536                      
system.ruby.network.routers02.buffer_writes      2650536                      
system.ruby.network.routers02.sw_input_arbiter_activity      2671736                      
system.ruby.network.routers02.sw_output_arbiter_activity      2650536                      
system.ruby.network.routers02.crossbar_activity      2650536                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2658385                      
system.ruby.network.routers03.buffer_writes      2658385                      
system.ruby.network.routers03.sw_input_arbiter_activity      2706087                      
system.ruby.network.routers03.sw_output_arbiter_activity      2658385                      
system.ruby.network.routers03.crossbar_activity      2658385                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3454945                      
system.ruby.network.routers04.buffer_writes      3454945                      
system.ruby.network.routers04.sw_input_arbiter_activity      3513313                      
system.ruby.network.routers04.sw_output_arbiter_activity      3454945                      
system.ruby.network.routers04.crossbar_activity      3454945                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2767136                      
system.ruby.network.routers05.buffer_writes      2767136                      
system.ruby.network.routers05.sw_input_arbiter_activity      2792104                      
system.ruby.network.routers05.sw_output_arbiter_activity      2767136                      
system.ruby.network.routers05.crossbar_activity      2767136                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2999528                      
system.ruby.network.routers06.buffer_writes      2999528                      
system.ruby.network.routers06.sw_input_arbiter_activity      3047336                      
system.ruby.network.routers06.sw_output_arbiter_activity      2999528                      
system.ruby.network.routers06.crossbar_activity      2999528                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3769736                      
system.ruby.network.routers07.buffer_writes      3769736                      
system.ruby.network.routers07.sw_input_arbiter_activity      3814482                      
system.ruby.network.routers07.sw_output_arbiter_activity      3769736                      
system.ruby.network.routers07.crossbar_activity      3769736                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3293986                      
system.ruby.network.routers08.buffer_writes      3293986                      
system.ruby.network.routers08.sw_input_arbiter_activity      3329033                      
system.ruby.network.routers08.sw_output_arbiter_activity      3293986                      
system.ruby.network.routers08.crossbar_activity      3293986                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3189123                      
system.ruby.network.routers09.buffer_writes      3189123                      
system.ruby.network.routers09.sw_input_arbiter_activity      3219524                      
system.ruby.network.routers09.sw_output_arbiter_activity      3189123                      
system.ruby.network.routers09.crossbar_activity      3189123                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3266581                      
system.ruby.network.routers10.buffer_writes      3266581                      
system.ruby.network.routers10.sw_input_arbiter_activity      3298601                      
system.ruby.network.routers10.sw_output_arbiter_activity      3266581                      
system.ruby.network.routers10.crossbar_activity      3266581                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3217087                      
system.ruby.network.routers11.buffer_writes      3217087                      
system.ruby.network.routers11.sw_input_arbiter_activity      3246928                      
system.ruby.network.routers11.sw_output_arbiter_activity      3217087                      
system.ruby.network.routers11.crossbar_activity      3217087                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      1936162                      
system.ruby.network.routers12.buffer_writes      1936162                      
system.ruby.network.routers12.sw_input_arbiter_activity      1949605                      
system.ruby.network.routers12.sw_output_arbiter_activity      1936162                      
system.ruby.network.routers12.crossbar_activity      1936162                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2735077                      
system.ruby.network.routers13.buffer_writes      2735077                      
system.ruby.network.routers13.sw_input_arbiter_activity      2758908                      
system.ruby.network.routers13.sw_output_arbiter_activity      2735077                      
system.ruby.network.routers13.crossbar_activity      2735077                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3016160                      
system.ruby.network.routers14.buffer_writes      3016160                      
system.ruby.network.routers14.sw_input_arbiter_activity      3045931                      
system.ruby.network.routers14.sw_output_arbiter_activity      3016160                      
system.ruby.network.routers14.crossbar_activity      3016160                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2518222                      
system.ruby.network.routers15.buffer_writes      2518222                      
system.ruby.network.routers15.sw_input_arbiter_activity      2534119                      
system.ruby.network.routers15.sw_output_arbiter_activity      2518222                      
system.ruby.network.routers15.crossbar_activity      2518222                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2254341     40.34%     40.34% |     2515162     45.00%     85.34% |      819250     14.66%    100.00%
system.ruby.network.packets_received::total      5588753                      
system.ruby.network.packets_injected     |     2254341     40.34%     40.34% |     2515162     45.00%     85.34% |      819250     14.66%    100.00%
system.ruby.network.packets_injected::total      5588753                      
system.ruby.network.packet_network_latency |    32529718                       |    29666198                       |     7590789                      
system.ruby.network.packet_queueing_latency |     5297346                       |     2861720                       |      819250                      
system.ruby.network.memory_received      |      632003     83.59%     83.59% |      124032     16.41%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       756035                      
system.ruby.network.memory_network_latency |     4846630                       |     1359254                       |           0                      
system.ruby.network.memory_queueing_latency |     1264021                       |      248064                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.429813                       |   11.794945                       |    9.265534                      
system.ruby.network.average_packet_vqueue_latency |    2.349842                       |    1.137788                       |           1                      
system.ruby.network.average_packet_network_latency    12.486990                      
system.ruby.network.average_packet_queueing_latency     1.606497                      
system.ruby.network.average_packet_latency    14.093488                      
system.ruby.network.average_memory_network_latency     8.208461                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.208481                      
system.ruby.network.flits_received       |     4765157     33.47%     33.47% |     8651230     60.77%     94.25% |      819250      5.75%    100.00%
system.ruby.network.flits_received::total     14235637                      
system.ruby.network.flits_injected       |     4765157     33.47%     33.47% |     8651230     60.77%     94.25% |      819250      5.75%    100.00%
system.ruby.network.flits_injected::total     14235637                      
system.ruby.network.flit_network_latency |    74814930                       |    91457900                       |     7590789                      
system.ruby.network.flit_queueing_latency |    10318986                       |    10088092                       |      819250                      
system.ruby.network.average_flit_vnet_latency |   15.700412                       |   10.571664                       |    9.265534                      
system.ruby.network.average_flit_vqueue_latency |    2.165508                       |    1.166088                       |           1                      
system.ruby.network.average_flit_network_latency    12.213266                      
system.ruby.network.average_flit_queueing_latency     1.491070                      
system.ruby.network.average_flit_latency    13.704336                      
system.ruby.network.ext_in_link_utilization     14235637                      
system.ruby.network.ext_out_link_utilization     14235637                      
system.ruby.network.int_link_utilization     33482856                      
system.ruby.network.avg_link_utilization     1.941705                      
system.ruby.network.avg_vc_load          |    0.447152     23.03%     23.03% |    0.142922      7.36%     30.39% |    0.043577      2.24%     32.63% |    0.039029      2.01%     34.64% |    0.899608     46.33%     80.97% |    0.115017      5.92%     86.90% |    0.067630      3.48%     90.38% |    0.068438      3.52%     93.91% |    0.098444      5.07%     98.98% |    0.007050      0.36%     99.34% |    0.006420      0.33%     99.67% |    0.006419      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.941705                      
system.ruby.network.average_hops             2.352045                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15953537000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2428824                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.800127                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.455371                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.088239                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      418067     17.21%     17.21% |     1340647     55.20%     72.41% |       42337      1.74%     74.15% |      448179     18.45%     92.61% |      179458      7.39%     99.99% |         136      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2428824                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2391130                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.841985                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.237966                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.575339                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      239119     10.00%     10.00% |      912711     38.17%     48.17% |      926489     38.75%     86.92% |      286366     11.98%     98.89% |       25447      1.06%     99.96% |         933      0.04%    100.00% |          58      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2391130                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12764                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.058524                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.618168                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.755424                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3201     25.08%     25.08% |        6555     51.36%     76.43% |        2826     22.14%     98.57% |         177      1.39%     99.96% |           5      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12764                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11600419                      
system.ruby.LD.latency_hist_seqr::mean       9.981709                      
system.ruby.LD.latency_hist_seqr::gmean      1.804334                      
system.ruby.LD.latency_hist_seqr::stdev     40.709094                      
system.ruby.LD.latency_hist_seqr         |    11580619     99.83%     99.83% |       11507      0.10%     99.93% |        7817      0.07%    100.00% |         410      0.00%    100.00% |          62      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11600419                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10958539                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.749848                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414114                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.298950                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8219459     75.01%     75.01% |           0      0.00%     75.01% |           0      0.00%     75.01% |     2739080     24.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10958539                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       641880                      
system.ruby.LD.miss_latency_hist_seqr::mean   150.520692                      
system.ruby.LD.miss_latency_hist_seqr::gmean   115.650718                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.939492                      
system.ruby.LD.miss_latency_hist_seqr    |      622080     96.92%     96.92% |       11507      1.79%     98.71% |        7817      1.22%     99.93% |         410      0.06%     99.99% |          62      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       641880                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4926392                      
system.ruby.ST.latency_hist_seqr::mean       6.972621                      
system.ruby.ST.latency_hist_seqr::gmean      1.597109                      
system.ruby.ST.latency_hist_seqr::stdev     33.373347                      
system.ruby.ST.latency_hist_seqr         |     4919043     99.85%     99.85% |        4261      0.09%     99.94% |        2833      0.06%     99.99% |         136      0.00%    100.00% |         115      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4926392                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4763635                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.683605                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.371483                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.258372                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3678154     77.21%     77.21% |           0      0.00%     77.21% |           0      0.00%     77.21% |     1085481     22.79%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4763635                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       162757                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.773601                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.806584                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.254690                      
system.ruby.ST.miss_latency_hist_seqr    |      155408     95.48%     95.48% |        4261      2.62%     98.10% |        2833      1.74%     99.84% |         136      0.08%     99.93% |         115      0.07%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       162757                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61211523                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.853054                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.438483                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.095105                      
system.ruby.IFETCH.latency_hist_seqr     |    61190332     99.97%     99.97% |       20292      0.03%    100.00% |         453      0.00%    100.00% |         115      0.00%    100.00% |         147      0.00%    100.00% |         162      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61211523                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61184343                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.782520                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.435626                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317278                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45225020     73.92%     73.92% |           0      0.00%     73.92% |           0      0.00%     73.92% |    15959323     26.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61184343                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27180                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   160.630096                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   126.256325                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.951360                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5989     22.03%     22.03% |       20292     74.66%     96.69% |         453      1.67%     98.36% |         115      0.42%     98.78% |         147      0.54%     99.32% |         162      0.60%     99.92% |          11      0.04%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |          11      0.04%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27180                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       740947                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.531189                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063353                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.422913                      
system.ruby.RMW_Read.latency_hist_seqr   |      739359     99.79%     99.79% |        1516      0.20%     99.99% |          40      0.01%    100.00% |           8      0.00%    100.00% |          14      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       740947                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       739059                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.105893                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050150                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.553593                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      712972     96.47%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |       26087      3.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       739059                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1888                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   168.013771                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.514254                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    83.322353                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         300     15.89%     15.89% |        1516     80.30%     96.19% |          40      2.12%     98.31% |           8      0.42%     98.73% |          14      0.74%     99.47% |          10      0.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1888                      
system.ruby.Directory_Controller.Fetch   |      158203     25.03%     25.03% |      157783     24.97%     50.00% |      157981     25.00%     74.99% |      158036     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       632003                      
system.ruby.Directory_Controller.Data    |       16743     25.03%     25.03% |       16730     25.01%     50.04% |       16751     25.04%     75.09% |       16665     24.91%    100.00%
system.ruby.Directory_Controller.Data::total        66889                      
system.ruby.Directory_Controller.Memory_Data |      158203     25.03%     25.03% |      157783     24.97%     50.00% |      157981     25.00%     74.99% |      158036     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       632003                      
system.ruby.Directory_Controller.Memory_Ack |       16743     25.03%     25.03% |       16730     25.01%     50.04% |       16751     25.04%     75.09% |       16665     24.91%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        66889                      
system.ruby.Directory_Controller.CleanReplacement |       14477     25.33%     25.33% |       14093     24.66%     50.00% |       14236     24.91%     74.91% |       14337     25.09%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        57143                      
system.ruby.Directory_Controller.I.Fetch |      158203     25.03%     25.03% |      157783     24.97%     50.00% |      157981     25.00%     74.99% |      158036     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       632003                      
system.ruby.Directory_Controller.M.Data  |       16743     25.03%     25.03% |       16730     25.01%     50.04% |       16751     25.04%     75.09% |       16665     24.91%    100.00%
system.ruby.Directory_Controller.M.Data::total        66889                      
system.ruby.Directory_Controller.M.CleanReplacement |       14477     25.33%     25.33% |       14093     24.66%     50.00% |       14236     24.91%     74.91% |       14337     25.09%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        57143                      
system.ruby.Directory_Controller.IM.Memory_Data |      158203     25.03%     25.03% |      157783     24.97%     50.00% |      157981     25.00%     74.99% |      158036     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       632003                      
system.ruby.Directory_Controller.MI.Memory_Ack |       16743     25.03%     25.03% |       16730     25.01%     50.04% |       16751     25.04%     75.09% |       16665     24.91%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        66889                      
system.ruby.L1Cache_Controller.Load      |      838532      7.23%      7.23% |      841949      7.26%     14.49% |      908305      7.83%     22.32% |      724665      6.25%     28.56% |      785765      6.77%     35.34% |        4200      0.04%     35.37% |        4200      0.04%     35.41% |      973988      8.40%     43.81% |     1110271      9.57%     53.38% |      615037      5.30%     58.68% |     1019192      8.79%     67.46% |      658828      5.68%     73.14% |      659168      5.68%     78.83% |      910413      7.85%     86.67% |      723927      6.24%     92.91% |      821979      7.09%    100.00%
system.ruby.L1Cache_Controller.Load::total     11600419                      
system.ruby.L1Cache_Controller.Ifetch    |     4411448      7.21%      7.21% |     4424623      7.23%     14.44% |     4659572      7.61%     22.05% |     4020138      6.57%     28.62% |     4230831      6.91%     35.53% |           0      0.00%     35.53% |           0      0.00%     35.53% |     4841673      7.91%     43.44% |     5319261      8.69%     52.13% |     3583068      5.85%     57.98% |     5048109      8.25%     66.23% |     3790986      6.19%     72.42% |     3792551      6.20%     78.62% |     4667256      7.62%     86.24% |     4016520      6.56%     92.80% |     4405501      7.20%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61211537                      
system.ruby.L1Cache_Controller.Store     |      409974      7.23%      7.23% |      411894      7.27%     14.50% |      445625      7.86%     22.36% |      354571      6.26%     28.62% |      384423      6.78%     35.40% |        4200      0.07%     35.48% |        4200      0.07%     35.55% |      468691      8.27%     43.82% |      536868      9.47%     53.30% |      289039      5.10%     58.40% |      500962      8.84%     67.24% |      321925      5.68%     72.92% |      322204      5.69%     78.60% |      446640      7.88%     86.48% |      354022      6.25%     92.73% |      412101      7.27%    100.00%
system.ruby.L1Cache_Controller.Store::total      5667339                      
system.ruby.L1Cache_Controller.Inv       |         437      3.98%      3.98% |         380      3.46%      7.43% |         789      7.18%     14.61% |         469      4.27%     18.88% |         668      6.08%     24.95% |         192      1.75%     26.70% |         212      1.93%     28.63% |         748      6.80%     35.43% |         789      7.18%     42.61% |        1388     12.63%     55.24% |         901      8.20%     63.43% |         835      7.60%     71.03% |         837      7.61%     78.64% |         842      7.66%     86.30% |         704      6.40%     92.70% |         802      7.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10993                      
system.ruby.L1Cache_Controller.L1_Replacement |       59278      7.32%      7.32% |       60799      7.51%     14.82% |       71246      8.80%     23.62% |       40863      5.04%     28.66% |       50779      6.27%     34.93% |           0      0.00%     34.93% |           0      0.00%     34.93% |       79347      9.80%     44.73% |      102669     12.67%     57.40% |       19504      2.41%     59.81% |       90015     11.11%     70.92% |       29879      3.69%     74.61% |       30735      3.79%     78.41% |       71485      8.83%     87.23% |       41466      5.12%     92.35% |       61957      7.65%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       810022                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           5     71.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.95%      2.95% |          52      2.95%      5.90% |          52      2.95%      8.84% |          52      2.95%     11.79% |          52      2.95%     14.74% |         525     29.76%     44.50% |         525     29.76%     74.26% |          52      2.95%     77.21% |          52      2.95%     80.16% |          52      2.95%     83.11% |          50      2.83%     85.94% |          50      2.83%     88.78% |          52      2.95%     91.72% |          52      2.95%     94.67% |          50      2.83%     97.51% |          44      2.49%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.Data      |          25      7.10%      7.10% |          25      7.10%     14.20% |          26      7.39%     21.59% |          25      7.10%     28.69% |          26      7.39%     36.08% |           0      0.00%     36.08% |           0      0.00%     36.08% |          26      7.39%     43.47% |          26      7.39%     50.85% |          26      7.39%     58.24% |          25      7.10%     65.34% |          23      6.53%     71.88% |          26      7.39%     79.26% |          26      7.39%     86.65% |          25      7.10%     93.75% |          22      6.25%    100.00%
system.ruby.L1Cache_Controller.Data::total          352                      
system.ruby.L1Cache_Controller.Data_Exclusive |       46973      7.34%      7.34% |       47470      7.42%     14.75% |       58305      9.11%     23.86% |       27026      4.22%     28.09% |       37651      5.88%     33.97% |           4      0.00%     33.97% |          10      0.00%     33.97% |       75671     11.82%     45.79% |       98162     15.34%     61.13% |       15921      2.49%     63.62% |       77126     12.05%     75.67% |       15760      2.46%     78.13% |       15796      2.47%     80.60% |       58517      9.14%     89.74% |       27014      4.22%     93.96% |       38671      6.04%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       640077                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         360     20.41%     41.67% |         354     20.07%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.Data_all_Acks |       13763      7.21%      7.21% |       14780      7.75%     14.96% |       14409      7.55%     22.51% |       15278      8.01%     30.52% |       14581      7.64%     38.16% |         175      0.09%     38.25% |         175      0.09%     38.34% |        5172      2.71%     41.06% |        6003      3.15%     44.20% |        5017      2.63%     46.83% |       14390      7.54%     54.37% |       15566      8.16%     62.53% |       16383      8.59%     71.12% |       14459      7.58%     78.70% |       15899      8.33%     87.03% |       24748     12.97%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       190798                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           2      0.28%      0.56% |           1      0.14%      0.70% |           2      0.28%      0.97% |           1      0.14%      1.11% |         350     48.68%     49.79% |         350     48.68%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           3      0.42%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          719                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.44%      2.44% |          26      2.44%      4.88% |          27      2.53%      7.41% |          26      2.44%      9.85% |          27      2.53%     12.38% |         350     32.83%     45.22% |         350     32.83%     78.05% |          27      2.53%     80.58% |          27      2.53%     83.11% |          27      2.53%     85.65% |          26      2.44%     88.09% |          24      2.25%     90.34% |          27      2.53%     92.87% |          27      2.53%     95.40% |          26      2.44%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.WB_Ack    |       57974      7.35%      7.35% |       58683      7.44%     14.79% |       69964      8.87%     23.66% |       39562      5.02%     28.68% |       49476      6.27%     34.95% |           0      0.00%     34.95% |           0      0.00%     34.95% |       78070      9.90%     44.85% |      100561     12.75%     57.60% |       18227      2.31%     59.92% |       88693     11.25%     71.16% |       28561      3.62%     74.78% |       28632      3.63%     78.41% |       70192      8.90%     87.32% |       39367      4.99%     92.31% |       60671      7.69%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       788633                      
system.ruby.L1Cache_Controller.NP.Load   |       47050      7.33%      7.33% |       47548      7.41%     14.75% |       58382      9.10%     23.85% |       27104      4.22%     28.07% |       37728      5.88%     33.95% |         182      0.03%     33.98% |         182      0.03%     34.01% |       75748     11.81%     45.82% |       98240     15.31%     61.13% |       15999      2.49%     63.62% |       77204     12.03%     75.66% |       15838      2.47%     78.13% |       15874      2.47%     80.60% |       58595      9.13%     89.74% |       27092      4.22%     93.96% |       38749      6.04%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       641515                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1686      6.30%      6.30% |        2498      9.33%     15.63% |        1663      6.21%     21.84% |        1685      6.29%     28.13% |        1685      6.29%     34.42% |           0      0.00%     34.42% |           0      0.00%     34.42% |        1665      6.22%     40.64% |        2497      9.33%     49.97% |        1665      6.22%     56.19% |        1706      6.37%     62.56% |        1703      6.36%     68.92% |        2486      9.28%     78.20% |        1674      6.25%     84.46% |        2484      9.28%     93.73% |        1678      6.27%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26775                      
system.ruby.L1Cache_Controller.NP.Store  |       12076      7.37%      7.37% |       12288      7.50%     14.86% |       12734      7.77%     22.63% |       13610      8.30%     30.93% |       12901      7.87%     38.80% |         175      0.11%     38.91% |         175      0.11%     39.02% |        3468      2.12%     41.13% |        3467      2.11%     43.25% |        3375      2.06%     45.31% |       12639      7.71%     53.01% |       13873      8.46%     61.48% |       13910      8.49%     69.96% |       12749      7.78%     77.74% |       13425      8.19%     85.93% |       23066     14.07%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       163931                      
system.ruby.L1Cache_Controller.NP.Inv    |         342      4.51%      4.51% |         295      3.89%      8.40% |         557      7.34%     15.74% |         343      4.52%     20.27% |         494      6.51%     26.78% |           0      0.00%     26.78% |           0      0.00%     26.78% |         577      7.61%     34.39% |         524      6.91%     41.30% |         737      9.72%     51.02% |         672      8.86%     59.88% |         613      8.08%     67.96% |         621      8.19%     76.15% |         618      8.15%     84.30% |         573      7.56%     91.85% |         618      8.15%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7584                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.27%      0.27% |         182     49.86%     50.14% |         182     49.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |          24      5.93%      5.93% |          16      3.95%      9.88% |          36      8.89%     18.77% |           5      1.23%     20.00% |          18      4.44%     24.44% |           0      0.00%     24.44% |           0      0.00%     24.44% |          63     15.56%     40.00% |          62     15.31%     55.31% |           0      0.00%     55.31% |          67     16.54%     71.85% |          10      2.47%     74.32% |          10      2.47%     76.79% |          59     14.57%     91.36% |          12      2.96%     94.32% |          23      5.68%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          405                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18      4.29%      4.29% |          23      5.48%      9.76% |          61     14.52%     24.29% |           8      1.90%     26.19% |          27      6.43%     32.62% |           0      0.00%     32.62% |           0      0.00%     32.62% |          35      8.33%     40.95% |          69     16.43%     57.38% |           0      0.00%     57.38% |          55     13.10%     70.48% |           4      0.95%     71.43% |          18      4.29%     75.71% |          52     12.38%     88.10% |          11      2.62%     90.71% |          39      9.29%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          420                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.51%      3.51% |         522      3.51%      7.02% |         521      3.51%     10.53% |         522      3.51%     14.04% |         522      3.51%     17.55% |        3816     25.68%     43.23% |        3738     25.16%     68.39% |         521      3.51%     71.90% |         522      3.51%     75.41% |         522      3.51%     78.92% |         522      3.51%     82.43% |         522      3.51%     85.95% |         522      3.51%     89.46% |         522      3.51%     92.97% |         522      3.51%     96.49% |         522      3.51%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14859                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4409737      7.21%      7.21% |     4422108      7.23%     14.43% |     4657872      7.61%     22.05% |     4018447      6.57%     28.62% |     4229127      6.91%     35.53% |           0      0.00%     35.53% |           0      0.00%     35.53% |     4839944      7.91%     43.44% |     5316701      8.69%     52.13% |     3581402      5.85%     57.98% |     5046335      8.25%     66.23% |     3789272      6.19%     72.42% |     3790054      6.19%     78.62% |     4665522      7.63%     86.24% |     4014023      6.56%     92.80% |     4403799      7.20%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61184343                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |          95      3.24%      3.24% |          85      2.90%      6.13% |         232      7.90%     14.03% |         124      4.22%     18.26% |         172      5.86%     24.11% |         192      6.54%     30.65% |         212      7.22%     37.87% |         171      5.82%     43.70% |         265      9.03%     52.72% |         272      9.26%     61.99% |         229      7.80%     69.79% |         196      6.68%     76.46% |         159      5.42%     81.88% |         224      7.63%     89.51% |         125      4.26%     93.77% |         183      6.23%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2936                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1286      6.13%      6.13% |        2093      9.98%     16.11% |        1221      5.82%     21.94% |        1293      6.17%     28.10% |        1276      6.09%     34.19% |           0      0.00%     34.19% |           0      0.00%     34.19% |        1242      5.92%     40.11% |        2039      9.72%     49.84% |        1277      6.09%     55.93% |        1267      6.04%     61.97% |        1314      6.27%     68.23% |        2085      9.94%     78.18% |        1241      5.92%     84.10% |        2088      9.96%     94.05% |        1247      5.95%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20969                      
system.ruby.L1Cache_Controller.E.Load    |      279640      7.25%      7.25% |      269069      6.97%     14.22% |      280209      7.26%     21.48% |      276427      7.16%     28.64% |      259462      6.72%     35.36% |          20      0.00%     35.36% |          98      0.00%     35.36% |      276600      7.17%     42.53% |      284368      7.37%     49.90% |      271898      7.04%     56.94% |      275899      7.15%     64.09% |      287772      7.46%     71.55% |      282573      7.32%     78.87% |      277890      7.20%     86.07% |      268614      6.96%     93.03% |      269025      6.97%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3859564                      
system.ruby.L1Cache_Controller.E.Store   |       35461      7.44%      7.44% |       35882      7.53%     14.97% |       46516      9.76%     24.73% |       15470      3.25%     27.98% |       26147      5.49%     33.47% |           0      0.00%     33.47% |           0      0.00%     33.47% |       64072     13.45%     46.91% |       86612     18.18%     65.09% |        4377      0.92%     66.01% |       65196     13.68%     79.69% |        4322      0.91%     80.60% |        4326      0.91%     81.51% |       46858      9.83%     91.34% |       15489      3.25%     94.59% |       25783      5.41%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       476511                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      1.94%      1.94% |           0      0.00%      1.94% |           0      0.00%      1.94% |           0      0.00%      1.94% |           0      0.00%      1.94% |           0      0.00%      1.94% |          82     79.61%     81.55% |           0      0.00%     81.55% |           8      7.77%     89.32% |           5      4.85%     94.17% |           0      0.00%     94.17% |           6      5.83%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          103                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11321      7.03%      7.03% |       11398      7.08%     14.12% |       11604      7.21%     21.33% |       11366      7.06%     28.39% |       11317      7.03%     35.42% |           0      0.00%     35.42% |           0      0.00%     35.42% |       11415      7.09%     42.52% |       11360      7.06%     49.58% |       11356      7.06%     56.63% |       11741      7.30%     63.93% |       11254      6.99%     70.92% |       11284      7.01%     77.93% |       11473      7.13%     85.06% |       11335      7.04%     92.11% |       12705      7.89%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160929                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           5     71.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.M.Load    |      511321      7.22%      7.22% |      524810      7.41%     14.63% |      569193      8.03%     22.66% |      420612      5.94%     28.60% |      488052      6.89%     35.49% |           0      0.00%     35.49% |           0      0.00%     35.49% |      621119      8.77%     44.26% |      727141     10.26%     54.52% |      326618      4.61%     59.13% |      665567      9.40%     68.53% |      354696      5.01%     73.53% |      360199      5.08%     78.62% |      573406      8.09%     86.71% |      427699      6.04%     92.75% |      513683      7.25%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7084116                      
system.ruby.L1Cache_Controller.M.Store   |      362436      7.21%      7.21% |      363723      7.24%     14.45% |      386374      7.69%     22.13% |      325490      6.48%     28.61% |      345374      6.87%     35.48% |        3675      0.07%     35.56% |        3675      0.07%     35.63% |      401150      7.98%     43.61% |      446788      8.89%     52.50% |      281286      5.60%     58.10% |      423126      8.42%     66.51% |      303729      6.04%     72.56% |      303967      6.05%     78.60% |      387032      7.70%     86.30% |      325107      6.47%     92.77% |      363251      7.23%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5026183                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      0.54%      0.54% |           0      0.00%      0.54% |           0      0.00%      0.54% |           0      0.00%      0.54% |           0      0.00%      0.54% |         297     80.27%     80.81% |           0      0.00%     80.81% |          18      4.86%     85.68% |          52     14.05%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          370                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       46653      7.43%      7.43% |       47285      7.53%     14.97% |       58360      9.30%     24.26% |       28196      4.49%     28.75% |       38159      6.08%     34.83% |           0      0.00%     34.83% |           0      0.00%     34.83% |       66655     10.62%     45.45% |       89201     14.21%     59.66% |        6871      1.09%     60.76% |       76952     12.26%     73.02% |       17307      2.76%     75.77% |       17348      2.76%     78.54% |       58719      9.35%     87.89% |       28032      4.47%     92.36% |       47966      7.64%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       627704                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.95%      2.95% |          52      2.95%      5.90% |          52      2.95%      8.84% |          52      2.95%     11.79% |          52      2.95%     14.74% |         525     29.76%     44.50% |         525     29.76%     74.26% |          52      2.95%     77.21% |          52      2.95%     80.16% |          52      2.95%     83.11% |          50      2.83%     85.94% |          50      2.83%     88.78% |          52      2.95%     91.72% |          52      2.95%     94.67% |          50      2.83%     97.51% |          44      2.49%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       46973      7.34%      7.34% |       47470      7.42%     14.75% |       58305      9.11%     23.86% |       27026      4.22%     28.09% |       37651      5.88%     33.97% |           4      0.00%     33.97% |          10      0.00%     33.97% |       75671     11.82%     45.79% |       98162     15.34%     61.13% |       15921      2.49%     63.62% |       77126     12.05%     75.67% |       15760      2.46%     78.13% |       15796      2.47%     80.60% |       58517      9.14%     89.74% |       27014      4.22%     93.96% |       38671      6.04%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       640077                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         360     20.41%     41.67% |         354     20.07%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1712      6.29%      6.29% |        2517      9.25%     15.54% |        1701      6.25%     21.79% |        1693      6.22%     28.01% |        1706      6.27%     34.27% |           0      0.00%     34.27% |           0      0.00%     34.27% |        1730      6.36%     40.63% |        2562      9.41%     50.04% |        1668      6.13%     56.17% |        1776      6.52%     62.70% |        1716      6.30%     69.00% |        2499      9.18%     78.18% |        1736      6.38%     84.56% |        2499      9.18%     93.74% |        1704      6.26%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27219                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.10%      7.10% |          25      7.10%     14.20% |          26      7.39%     21.59% |          25      7.10%     28.69% |          26      7.39%     36.08% |           0      0.00%     36.08% |           0      0.00%     36.08% |          26      7.39%     43.47% |          26      7.39%     50.85% |          26      7.39%     58.24% |          25      7.10%     65.34% |          23      6.53%     71.88% |          26      7.39%     79.26% |          26      7.39%     86.65% |          25      7.10%     93.75% |          22      6.25%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          352                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12051      7.37%      7.37% |       12263      7.50%     14.86% |       12708      7.77%     22.63% |       13585      8.30%     30.94% |       12875      7.87%     38.81% |         175      0.11%     38.92% |         175      0.11%     39.02% |        3442      2.10%     41.13% |        3441      2.10%     43.23% |        3349      2.05%     45.28% |       12614      7.71%     52.99% |       13850      8.47%     61.46% |       13884      8.49%     69.94% |       12723      7.78%     77.72% |       13400      8.19%     85.91% |       23044     14.09%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       163579                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.44%      2.44% |          26      2.44%      4.88% |          27      2.53%      7.41% |          26      2.44%      9.85% |          27      2.53%     12.38% |         350     32.83%     45.22% |         350     32.83%     78.05% |          27      2.53%     80.58% |          27      2.53%     83.11% |          27      2.53%     85.65% |          26      2.44%     88.09% |          24      2.25%     90.34% |          27      2.53%     92.87% |          27      2.53%     95.40% |          26      2.44%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       57974      7.35%      7.35% |       58683      7.44%     14.79% |       69964      8.87%     23.66% |       39562      5.02%     28.68% |       49476      6.27%     34.95% |           0      0.00%     34.95% |           0      0.00%     34.95% |       78070      9.90%     44.85% |      100561     12.75%     57.60% |       18227      2.31%     59.92% |       88693     11.25%     71.16% |       28561      3.62%     74.78% |       28632      3.63%     78.41% |       70192      8.90%     87.32% |       39367      4.99%     92.31% |       60671      7.69%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       788633                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1604      5.90%      5.90% |        1529      5.63%     11.53% |        1768      6.50%     18.03% |        1360      5.00%     23.03% |        1689      6.21%     29.25% |        1450      5.33%     34.58% |        1496      5.50%     40.09% |        1409      5.18%     45.27% |        1514      5.57%     50.84% |        1286      4.73%     55.57% |        1436      5.28%     60.85% |        1430      5.26%     66.11% |        1384      5.09%     71.21% |        1443      5.31%     76.51% |        4925     18.12%     94.63% |        1459      5.37%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27182                      
system.ruby.L2Cache_Controller.L1_GETS   |       39993      6.23%      6.23% |       39891      6.21%     12.45% |       39452      6.15%     18.59% |       40104      6.25%     24.84% |       39569      6.16%     31.00% |       39582      6.17%     37.17% |       39803      6.20%     43.37% |       40024      6.24%     49.61% |       40182      6.26%     55.87% |       39751      6.19%     62.06% |       41252      6.43%     68.49% |       40969      6.38%     74.87% |       40703      6.34%     81.21% |       40703      6.34%     87.55% |       40431      6.30%     93.85% |       39473      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       641882                      
system.ruby.L2Cache_Controller.L1_GETX   |       10183      6.21%      6.21% |       10333      6.30%     12.52% |       10322      6.30%     18.81% |       10188      6.21%     25.03% |       10268      6.26%     31.29% |       10192      6.22%     37.51% |       10158      6.20%     43.70% |       10330      6.30%     50.01% |       10176      6.21%     56.21% |       10199      6.22%     62.43% |       10814      6.60%     69.03% |       10136      6.18%     75.21% |       10126      6.18%     81.39% |       10077      6.15%     87.54% |       10200      6.22%     93.76% |       10229      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       163931                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49168      6.23%      6.23% |       49216      6.24%     12.48% |       48711      6.18%     18.65% |       49228      6.24%     24.89% |       48775      6.18%     31.08% |       48654      6.17%     37.25% |       48841      6.19%     43.44% |       49237      6.24%     49.68% |       49238      6.24%     55.93% |       48821      6.19%     62.12% |       50949      6.46%     68.58% |       49991      6.34%     74.92% |       49767      6.31%     81.23% |       49718      6.30%     87.53% |       49622      6.29%     93.83% |       48697      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       788633                      
system.ruby.L2Cache_Controller.L2_Replacement |        4211      6.33%      6.33% |        4182      6.28%     12.61% |        4106      6.17%     18.78% |        4195      6.30%     25.08% |        4056      6.09%     31.18% |        4150      6.24%     37.41% |        4127      6.20%     43.61% |        4109      6.17%     49.79% |        4194      6.30%     56.09% |        4068      6.11%     62.20% |        4137      6.22%     68.42% |        4093      6.15%     74.57% |        4208      6.32%     80.89% |        4241      6.37%     87.26% |        4297      6.46%     93.72% |        4181      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        66555                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3595      6.25%      6.25% |        3511      6.11%     12.36% |        3488      6.07%     18.43% |        3521      6.13%     24.56% |        3515      6.12%     30.67% |        3598      6.26%     36.93% |        3597      6.26%     43.19% |        3624      6.31%     49.50% |        3781      6.58%     56.07% |        3401      5.92%     61.99% |        3544      6.17%     68.16% |        3630      6.32%     74.47% |        3660      6.37%     80.84% |        3672      6.39%     87.23% |        3691      6.42%     93.65% |        3649      6.35%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        57477                      
system.ruby.L2Cache_Controller.Mem_Data  |       39556      6.26%      6.26% |       39409      6.24%     12.49% |       39321      6.22%     18.72% |       39496      6.25%     24.97% |       39291      6.22%     31.18% |       39482      6.25%     37.43% |       39489      6.25%     43.68% |       39507      6.25%     49.93% |       39713      6.28%     56.21% |       39202      6.20%     62.42% |       39423      6.24%     68.65% |       39461      6.24%     74.90% |       39643      6.27%     81.17% |       39690      6.28%     87.45% |       39748      6.29%     93.74% |       39572      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       632003                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7806      6.29%      6.29% |        7693      6.20%     12.50% |        7594      6.12%     18.62% |        7716      6.22%     24.84% |        7571      6.10%     30.94% |        7748      6.25%     37.19% |        7724      6.23%     43.42% |        7733      6.23%     49.65% |        7975      6.43%     56.08% |        7469      6.02%     62.10% |        7681      6.19%     68.30% |        7723      6.23%     74.52% |        7868      6.34%     80.87% |        7913      6.38%     87.25% |        7988      6.44%     93.69% |        7830      6.31%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       124032                      
system.ruby.L2Cache_Controller.WB_Data   |          89      4.17%      4.17% |          92      4.31%      8.48% |         124      5.81%     14.29% |         122      5.72%     20.01% |         117      5.48%     25.49% |         162      7.59%     33.08% |         158      7.40%     40.49% |         161      7.54%     48.03% |         160      7.50%     55.53% |         163      7.64%     63.17% |         159      7.45%     70.62% |         161      7.54%     78.16% |         135      6.33%     84.49% |         138      6.47%     90.96% |          96      4.50%     95.45% |          97      4.55%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2134                      
system.ruby.L2Cache_Controller.Ack       |           1      3.03%      3.03% |           1      3.03%      6.06% |           0      0.00%      6.06% |           4     12.12%     18.18% |           3      9.09%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           4     12.12%     51.52% |           3      9.09%     60.61% |           2      6.06%     66.67% |           3      9.09%     75.76% |           0      0.00%     75.76% |           2      6.06%     81.82% |           2      6.06%     87.88% |           1      3.03%     90.91% |           3      9.09%    100.00%
system.ruby.L2Cache_Controller.Ack::total           33                      
system.ruby.L2Cache_Controller.Ack_all   |         582      6.11%      6.11% |         627      6.59%     12.70% |         623      6.54%     19.25% |         574      6.03%     25.28% |         607      6.38%     31.65% |         635      6.67%     38.32% |         607      6.38%     44.70% |         593      6.23%     50.93% |         668      7.02%     57.95% |         486      5.11%     63.05% |         532      5.59%     68.64% |         587      6.17%     74.81% |         588      6.18%     80.99% |         580      6.09%     87.08% |         659      6.92%     94.00% |         571      6.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9519                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1764                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50134      6.23%      6.23% |       50182      6.24%     12.47% |       49704      6.18%     18.64% |       50222      6.24%     24.88% |       49767      6.18%     31.07% |       49690      6.17%     37.24% |       49877      6.20%     43.44% |       50270      6.25%     49.69% |       50265      6.25%     55.93% |       49854      6.20%     62.13% |       51985      6.46%     68.59% |       51027      6.34%     74.93% |       50773      6.31%     81.24% |       50724      6.30%     87.54% |       50588      6.29%     93.83% |       49660      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       804722                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1347      6.35%      6.35% |        1367      6.44%     12.79% |        1501      7.07%     19.87% |        1291      6.09%     25.95% |        1352      6.37%     32.32% |        1340      6.32%     38.64% |        1282      6.04%     44.68% |        1291      6.09%     50.77% |        1359      6.41%     57.17% |        1160      5.47%     62.64% |        1250      5.89%     68.53% |        1272      6.00%     74.53% |        1230      5.80%     80.33% |        1306      6.16%     86.48% |        1518      7.15%     93.64% |        1350      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21216                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29297      6.27%      6.27% |       29050      6.21%     12.48% |       28785      6.16%     18.64% |       29212      6.25%     24.88% |       28950      6.19%     31.08% |       29168      6.24%     37.32% |       29231      6.25%     43.57% |       29236      6.25%     49.82% |       29431      6.29%     56.12% |       29140      6.23%     62.35% |       29236      6.25%     68.60% |       29278      6.26%     74.86% |       29506      6.31%     81.18% |       29436      6.30%     87.47% |       29291      6.27%     93.74% |       29283      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467530                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8912      6.22%      6.22% |        8992      6.28%     12.50% |        9035      6.31%     18.80% |        8993      6.28%     25.08% |        8989      6.27%     31.36% |        8974      6.26%     37.62% |        8976      6.27%     43.89% |        8980      6.27%     50.16% |        8923      6.23%     56.38% |        8902      6.21%     62.60% |        8937      6.24%     68.84% |        8911      6.22%     75.06% |        8907      6.22%     81.27% |        8948      6.25%     87.52% |        8939      6.24%     93.76% |        8939      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       143257                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         242      4.10%      4.10% |         162      2.74%      6.84% |         266      4.50%     11.34% |          69      1.17%     12.51% |         337      5.70%     18.21% |         110      1.86%     20.07% |         214      3.62%     23.70% |         118      2.00%     25.69% |         141      2.39%     28.08% |         112      1.90%     29.98% |         186      3.15%     33.12% |         158      2.67%     35.80% |         154      2.61%     38.41% |         137      2.32%     40.72% |        3393     57.43%     98.16% |         109      1.84%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5908                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.90%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          11     28.21%     64.10% |          14     35.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           39                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.92%      3.92% |          14      3.92%      7.84% |          28      7.84%     15.69% |          28      7.84%     23.53% |          28      7.84%     31.37% |          28      7.84%     39.22% |          28      7.84%     47.06% |          28      7.84%     54.90% |          27      7.56%     62.46% |          27      7.56%     70.03% |          26      7.28%     77.31% |          25      7.00%     84.31% |          14      3.92%     88.24% |          14      3.92%     92.16% |          14      3.92%     96.08% |          14      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          357                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      3.03%      3.03% |           1      3.03%      6.06% |           0      0.00%      6.06% |           4     12.12%     18.18% |           3      9.09%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           4     12.12%     51.52% |           3      9.09%     60.61% |           2      6.06%     66.67% |           3      9.09%     75.76% |           0      0.00%     75.76% |           2      6.06%     81.82% |           2      6.06%     87.88% |           1      3.03%     90.91% |           3      9.09%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           33                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         576      6.14%      6.14% |         622      6.63%     12.77% |         618      6.59%     19.35% |         560      5.97%     25.32% |         596      6.35%     31.67% |         628      6.69%     38.37% |         598      6.37%     44.74% |         580      6.18%     50.92% |         657      7.00%     57.92% |         479      5.10%     63.03% |         520      5.54%     68.57% |         581      6.19%     74.76% |         579      6.17%     80.93% |         573      6.11%     87.04% |         650      6.93%     93.97% |         566      6.03%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9383                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10626      6.16%      6.16% |       10771      6.24%     12.40% |       10555      6.12%     18.52% |       10794      6.26%     24.77% |       10521      6.10%     30.87% |       10274      5.95%     36.83% |       10432      6.05%     42.87% |       10648      6.17%     49.04% |       10602      6.14%     55.19% |       10459      6.06%     61.25% |       11879      6.88%     68.13% |       11557      6.70%     74.83% |       11085      6.42%     81.25% |       11155      6.46%     87.72% |       11069      6.42%     94.13% |       10120      5.87%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       172547                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1257      6.19%      6.19% |        1327      6.53%     12.72% |        1259      6.20%     18.92% |        1167      5.75%     24.67% |        1251      6.16%     30.83% |        1190      5.86%     36.69% |        1154      5.68%     42.37% |        1322      6.51%     48.88% |        1225      6.03%     54.91% |        1269      6.25%     61.16% |        1849      9.10%     70.26% |        1197      5.89%     76.15% |        1205      5.93%     82.09% |        1115      5.49%     87.58% |        1247      6.14%     93.72% |        1276      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20310                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4204      6.33%      6.33% |        4177      6.29%     12.62% |        4098      6.17%     18.79% |        4182      6.30%     25.08% |        4045      6.09%     31.17% |        4142      6.24%     37.41% |        4118      6.20%     43.61% |        4094      6.16%     49.77% |        4184      6.30%     56.07% |        4062      6.12%     62.19% |        4126      6.21%     68.40% |        4087      6.15%     74.55% |        4201      6.32%     80.88% |        4236      6.38%     87.26% |        4290      6.46%     93.72% |        4174      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        66420                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3001      6.29%      6.29% |        2867      6.01%     12.30% |        2847      5.97%     18.26% |        2936      6.15%     24.41% |        2900      6.08%     30.49% |        2949      6.18%     36.67% |        2981      6.25%     42.92% |        3025      6.34%     49.26% |        3101      6.50%     55.75% |        2896      6.07%     61.82% |        3000      6.29%     68.11% |        3022      6.33%     74.44% |        3056      6.40%     80.84% |        3071      6.44%     87.28% |        3013      6.31%     93.59% |        3058      6.41%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        47723                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         136      7.71%     71.77% |         134      7.60%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1764                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49168      6.23%      6.23% |       49216      6.24%     12.48% |       48711      6.18%     18.65% |       49228      6.24%     24.89% |       48775      6.18%     31.08% |       48654      6.17%     37.25% |       48841      6.19%     43.44% |       49237      6.24%     49.68% |       49238      6.24%     55.93% |       48821      6.19%     62.12% |       50949      6.46%     68.58% |       49991      6.34%     74.92% |       49767      6.31%     81.23% |       49718      6.30%     87.53% |       49622      6.29%     93.83% |       48697      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       788633                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           6      5.88%      5.88% |           4      3.92%      9.80% |           8      7.84%     17.65% |           9      8.82%     26.47% |           8      7.84%     34.31% |           6      5.88%     40.20% |           7      6.86%     47.06% |          11     10.78%     57.84% |           7      6.86%     64.71% |           4      3.92%     68.63% |           8      7.84%     76.47% |           6      5.88%     82.35% |           5      4.90%     87.25% |           3      2.94%     90.20% |           6      5.88%     96.08% |           4      3.92%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          102                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          18      4.85%      4.85% |          22      5.93%     10.78% |          23      6.20%     16.98% |          25      6.74%     23.72% |          19      5.12%     28.84% |          21      5.66%     34.50% |          18      4.85%     39.35% |          19      5.12%     44.47% |          23      6.20%     50.67% |          26      7.01%     57.68% |          24      6.47%     64.15% |          27      7.28%     71.43% |          25      6.74%     78.17% |          28      7.55%     85.71% |          28      7.55%     93.26% |          25      6.74%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          371                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7806      6.29%      6.29% |        7693      6.20%     12.50% |        7594      6.12%     18.62% |        7716      6.22%     24.84% |        7571      6.10%     30.94% |        7748      6.25%     37.19% |        7724      6.23%     43.42% |        7733      6.23%     49.65% |        7975      6.43%     56.08% |        7469      6.02%     62.10% |        7681      6.19%     68.30% |        7723      6.23%     74.52% |        7868      6.34%     80.87% |        7913      6.38%     87.25% |        7988      6.44%     93.69% |        7830      6.31%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       124032                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      2.78%      2.78% |           2      5.56%      8.33% |           3      8.33%     16.67% |           4     11.11%     27.78% |           4     11.11%     38.89% |           2      5.56%     44.44% |           3      8.33%     52.78% |           3      8.33%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           2      5.56%     88.89% |           0      0.00%     88.89% |           1      2.78%     91.67% |           3      8.33%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           36                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5      7.58%      7.58% |           2      3.03%     10.61% |           5      7.58%     18.18% |           5      7.58%     25.76% |           4      6.06%     31.82% |           4      6.06%     37.88% |           4      6.06%     43.94% |           8     12.12%     56.06% |           5      7.58%     63.64% |           2      3.03%     66.67% |           6      9.09%     75.76% |           4      6.06%     81.82% |           3      4.55%     86.36% |           3      4.55%     90.91% |           5      7.58%     98.48% |           1      1.52%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           66                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          18      5.39%      5.39% |          20      5.99%     11.38% |          23      6.89%     18.26% |          20      5.99%     24.25% |          15      4.49%     28.74% |          20      5.99%     34.73% |          15      4.49%     39.22% |          18      5.39%     44.61% |          20      5.99%     50.60% |          23      6.89%     57.49% |          21      6.29%     63.77% |          25      7.49%     71.26% |          21      6.29%     77.54% |          26      7.78%     85.33% |          25      7.49%     92.81% |          24      7.19%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          334                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           2      5.41%      5.41% |           0      0.00%      5.41% |           5     13.51%     18.92% |           4     10.81%     29.73% |           1      2.70%     32.43% |           3      8.11%     40.54% |           1      2.70%     43.24% |           3      8.11%     51.35% |           3      8.11%     59.46% |           3      8.11%     67.57% |           2      5.41%     72.97% |           4     10.81%     83.78% |           2      5.41%     89.19% |           3      8.11%     97.30% |           1      2.70%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           37                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         576      6.14%      6.14% |         622      6.63%     12.77% |         618      6.59%     19.35% |         560      5.97%     25.32% |         596      6.35%     31.67% |         628      6.69%     38.37% |         598      6.37%     44.74% |         580      6.18%     50.92% |         657      7.00%     57.92% |         479      5.10%     63.03% |         520      5.54%     68.57% |         581      6.19%     74.76% |         579      6.17%     80.93% |         573      6.11%     87.04% |         650      6.93%     93.97% |         566      6.03%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9383                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      3.03%      3.03% |           1      3.03%      6.06% |           0      0.00%      6.06% |           4     12.12%     18.18% |           3      9.09%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           4     12.12%     51.52% |           3      9.09%     60.61% |           2      6.06%     66.67% |           3      9.09%     75.76% |           0      0.00%     75.76% |           2      6.06%     81.82% |           2      6.06%     87.88% |           1      3.03%     90.91% |           3      9.09%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           33                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      3.03%      3.03% |           1      3.03%      6.06% |           0      0.00%      6.06% |           4     12.12%     18.18% |           3      9.09%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           4     12.12%     51.52% |           3      9.09%     60.61% |           2      6.06%     66.67% |           3      9.09%     75.76% |           0      0.00%     75.76% |           2      6.06%     81.82% |           2      6.06%     87.88% |           1      3.03%     90.91% |           3      9.09%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           33                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29297      6.27%      6.27% |       29050      6.21%     12.48% |       28785      6.16%     18.64% |       29212      6.25%     24.88% |       28950      6.19%     31.08% |       29168      6.24%     37.32% |       29231      6.25%     43.57% |       29236      6.25%     49.82% |       29431      6.29%     56.12% |       29140      6.23%     62.35% |       29236      6.25%     68.60% |       29278      6.26%     74.86% |       29506      6.31%     81.18% |       29436      6.30%     87.47% |       29291      6.27%     93.74% |       29283      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467530                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1347      6.35%      6.35% |        1367      6.44%     12.79% |        1501      7.07%     19.87% |        1291      6.09%     25.95% |        1352      6.37%     32.32% |        1340      6.32%     38.64% |        1282      6.04%     44.68% |        1291      6.09%     50.77% |        1359      6.41%     57.17% |        1160      5.47%     62.64% |        1250      5.89%     68.53% |        1272      6.00%     74.53% |        1230      5.80%     80.33% |        1306      6.16%     86.48% |        1518      7.15%     93.64% |        1350      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21216                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8912      6.22%      6.22% |        8992      6.28%     12.50% |        9035      6.31%     18.80% |        8993      6.28%     25.08% |        8989      6.27%     31.36% |        8974      6.26%     37.62% |        8976      6.27%     43.89% |        8980      6.27%     50.16% |        8923      6.23%     56.38% |        8902      6.21%     62.60% |        8937      6.24%     68.84% |        8911      6.22%     75.06% |        8907      6.22%     81.27% |        8948      6.25%     87.52% |        8939      6.24%     93.76% |        8939      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       143257                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          70      6.54%     14.38% |          56      5.23%     19.61% |          56      5.23%     24.84% |          84      7.84%     32.68% |          84      7.84%     40.52% |          84      7.84%     48.37% |          83      7.75%     56.12% |          83      7.75%     63.87% |          82      7.66%     71.52% |          81      7.56%     79.08% |          70      6.54%     85.62% |          70      6.54%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1071                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50092      6.23%      6.23% |       50140      6.24%     12.47% |       49634      6.18%     18.65% |       50166      6.24%     24.89% |       49711      6.19%     31.08% |       49606      6.17%     37.25% |       49793      6.20%     43.44% |       50186      6.24%     49.69% |       50182      6.24%     55.93% |       49771      6.19%     62.13% |       51903      6.46%     68.58% |       50946      6.34%     74.92% |       50703      6.31%     81.23% |       50654      6.30%     87.54% |       50546      6.29%     93.83% |       49618      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       803651                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.02%      4.02% |          70      4.02%      8.04% |          96      5.51%     13.56% |          98      5.63%     19.18% |          96      5.51%     24.70% |         139      7.98%     32.68% |         139      7.98%     40.67% |         137      7.87%     48.54% |         136      7.81%     56.35% |         136      7.81%     64.16% |         135      7.75%     71.91% |         132      7.58%     79.49% |         108      6.20%     85.70% |         111      6.38%     92.07% |          70      4.02%     96.09% |          68      3.91%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1741                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           3     13.04%     39.13% |           2      8.70%     47.83% |           2      8.70%     56.52% |           1      4.35%     60.87% |           2      8.70%     69.57% |           4     17.39%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           2      8.70%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           23                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           3     13.04%     39.13% |           2      8.70%     47.83% |           2      8.70%     56.52% |           1      4.35%     60.87% |           2      8.70%     69.57% |           4     17.39%     86.96% |           1      4.35%     91.30% |           0      0.00%     91.30% |           2      8.70%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           23                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.02%      4.02% |          70      4.02%      8.04% |          96      5.51%     13.56% |          98      5.63%     19.18% |          96      5.51%     24.70% |         139      7.98%     32.68% |         139      7.98%     40.67% |         137      7.87%     48.54% |         136      7.81%     56.35% |         136      7.81%     64.16% |         135      7.75%     71.91% |         132      7.58%     79.49% |         108      6.20%     85.70% |         111      6.38%     92.07% |          70      4.02%     96.09% |          68      3.91%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1741                      

---------- End Simulation Statistics   ----------
