=============================================================================
Filelist generated by IPexpress    06/19/2013    11:50:18          
Filename: sgmii_gbe_pcs36_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/hadaq/greg/projects/git/gbe2_ecp3/ipcores_ecp3/sgmii_gbe_pcs36 
-----------------------------------------------------------------------------
  sgmii_gbe_pcs36.lpc
      : IP ispLEVER LPC File
  sgmii_gbe_pcs36.ngo
      : IP ispLEVER Database File
  sgmii_gbe_pcs36_bb.v
      : IP Verilog Blackbox Module
  sgmii_gbe_pcs36_inst.v
      : IP Verilog Instantiation Template
  sgmii_gbe_pcs36_beh.v
      : IP Verilog Behaviorial Sim Model
  sgmii_gbe_pcs36_gen.log
      : IP Status Log
  sgmii_gbe_pcs36_generate.log
      : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Evaluation Files:
-----------------------------------------------------------------------------
 
---------------------------------:
    COMMON TO ALL CONFIGURATIONS :
---------------------------------:
 
    Hardware Specific Models
    ../sgmii_pcs_eval/models/ecp3/pcs_serdes 
 
    Testbench
    ../sgmii_pcs_eval/testbench
 
------------------------------------------------
    SPECIFIC TO sgmii_gbe_pcs36 CONFIGURATION 
------------------------------------------------
 
    Source Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/src/rtl/ecp3
 
    Simulation
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/sim/modelsim
 
    FPGA Implementation Files
    ../sgmii_pcs_eval/sgmii_gbe_pcs36/impl

