# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name weight_buf_3x3_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_0 \
    op interface \
    ports { weight_buf_3x3_V_0_address0 { O 6 vector } weight_buf_3x3_V_0_ce0 { O 1 bit } weight_buf_3x3_V_0_we0 { O 1 bit } weight_buf_3x3_V_0_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name weight_buf_3x3_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_1 \
    op interface \
    ports { weight_buf_3x3_V_1_address0 { O 6 vector } weight_buf_3x3_V_1_ce0 { O 1 bit } weight_buf_3x3_V_1_we0 { O 1 bit } weight_buf_3x3_V_1_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name weight_buf_3x3_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_2 \
    op interface \
    ports { weight_buf_3x3_V_2_address0 { O 6 vector } weight_buf_3x3_V_2_ce0 { O 1 bit } weight_buf_3x3_V_2_we0 { O 1 bit } weight_buf_3x3_V_2_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name weight_buf_3x3_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_3 \
    op interface \
    ports { weight_buf_3x3_V_3_address0 { O 6 vector } weight_buf_3x3_V_3_ce0 { O 1 bit } weight_buf_3x3_V_3_we0 { O 1 bit } weight_buf_3x3_V_3_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name weight_buf_3x3_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_4 \
    op interface \
    ports { weight_buf_3x3_V_4_address0 { O 6 vector } weight_buf_3x3_V_4_ce0 { O 1 bit } weight_buf_3x3_V_4_we0 { O 1 bit } weight_buf_3x3_V_4_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name weight_buf_3x3_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_5 \
    op interface \
    ports { weight_buf_3x3_V_5_address0 { O 6 vector } weight_buf_3x3_V_5_ce0 { O 1 bit } weight_buf_3x3_V_5_we0 { O 1 bit } weight_buf_3x3_V_5_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name weight_buf_3x3_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_6 \
    op interface \
    ports { weight_buf_3x3_V_6_address0 { O 6 vector } weight_buf_3x3_V_6_ce0 { O 1 bit } weight_buf_3x3_V_6_we0 { O 1 bit } weight_buf_3x3_V_6_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name weight_buf_3x3_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_7 \
    op interface \
    ports { weight_buf_3x3_V_7_address0 { O 6 vector } weight_buf_3x3_V_7_ce0 { O 1 bit } weight_buf_3x3_V_7_we0 { O 1 bit } weight_buf_3x3_V_7_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name weight_buf_3x3_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_8 \
    op interface \
    ports { weight_buf_3x3_V_8_address0 { O 6 vector } weight_buf_3x3_V_8_ce0 { O 1 bit } weight_buf_3x3_V_8_we0 { O 1 bit } weight_buf_3x3_V_8_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name weight_buf_3x3_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_9 \
    op interface \
    ports { weight_buf_3x3_V_9_address0 { O 6 vector } weight_buf_3x3_V_9_ce0 { O 1 bit } weight_buf_3x3_V_9_we0 { O 1 bit } weight_buf_3x3_V_9_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name weight_buf_3x3_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_10 \
    op interface \
    ports { weight_buf_3x3_V_10_address0 { O 6 vector } weight_buf_3x3_V_10_ce0 { O 1 bit } weight_buf_3x3_V_10_we0 { O 1 bit } weight_buf_3x3_V_10_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name weight_buf_3x3_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_11 \
    op interface \
    ports { weight_buf_3x3_V_11_address0 { O 6 vector } weight_buf_3x3_V_11_ce0 { O 1 bit } weight_buf_3x3_V_11_we0 { O 1 bit } weight_buf_3x3_V_11_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name weight_buf_3x3_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_12 \
    op interface \
    ports { weight_buf_3x3_V_12_address0 { O 6 vector } weight_buf_3x3_V_12_ce0 { O 1 bit } weight_buf_3x3_V_12_we0 { O 1 bit } weight_buf_3x3_V_12_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name weight_buf_3x3_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_13 \
    op interface \
    ports { weight_buf_3x3_V_13_address0 { O 6 vector } weight_buf_3x3_V_13_ce0 { O 1 bit } weight_buf_3x3_V_13_we0 { O 1 bit } weight_buf_3x3_V_13_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name weight_buf_3x3_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_14 \
    op interface \
    ports { weight_buf_3x3_V_14_address0 { O 6 vector } weight_buf_3x3_V_14_ce0 { O 1 bit } weight_buf_3x3_V_14_we0 { O 1 bit } weight_buf_3x3_V_14_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name weight_buf_3x3_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_15 \
    op interface \
    ports { weight_buf_3x3_V_15_address0 { O 6 vector } weight_buf_3x3_V_15_ce0 { O 1 bit } weight_buf_3x3_V_15_we0 { O 1 bit } weight_buf_3x3_V_15_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name weight_buf_3x3_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_16 \
    op interface \
    ports { weight_buf_3x3_V_16_address0 { O 6 vector } weight_buf_3x3_V_16_ce0 { O 1 bit } weight_buf_3x3_V_16_we0 { O 1 bit } weight_buf_3x3_V_16_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name weight_buf_3x3_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_17 \
    op interface \
    ports { weight_buf_3x3_V_17_address0 { O 6 vector } weight_buf_3x3_V_17_ce0 { O 1 bit } weight_buf_3x3_V_17_we0 { O 1 bit } weight_buf_3x3_V_17_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name weight_buf_3x3_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_18 \
    op interface \
    ports { weight_buf_3x3_V_18_address0 { O 6 vector } weight_buf_3x3_V_18_ce0 { O 1 bit } weight_buf_3x3_V_18_we0 { O 1 bit } weight_buf_3x3_V_18_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name weight_buf_3x3_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_19 \
    op interface \
    ports { weight_buf_3x3_V_19_address0 { O 6 vector } weight_buf_3x3_V_19_ce0 { O 1 bit } weight_buf_3x3_V_19_we0 { O 1 bit } weight_buf_3x3_V_19_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name weight_buf_3x3_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_20 \
    op interface \
    ports { weight_buf_3x3_V_20_address0 { O 6 vector } weight_buf_3x3_V_20_ce0 { O 1 bit } weight_buf_3x3_V_20_we0 { O 1 bit } weight_buf_3x3_V_20_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name weight_buf_3x3_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_21 \
    op interface \
    ports { weight_buf_3x3_V_21_address0 { O 6 vector } weight_buf_3x3_V_21_ce0 { O 1 bit } weight_buf_3x3_V_21_we0 { O 1 bit } weight_buf_3x3_V_21_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name weight_buf_3x3_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_22 \
    op interface \
    ports { weight_buf_3x3_V_22_address0 { O 6 vector } weight_buf_3x3_V_22_ce0 { O 1 bit } weight_buf_3x3_V_22_we0 { O 1 bit } weight_buf_3x3_V_22_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name weight_buf_3x3_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_23 \
    op interface \
    ports { weight_buf_3x3_V_23_address0 { O 6 vector } weight_buf_3x3_V_23_ce0 { O 1 bit } weight_buf_3x3_V_23_we0 { O 1 bit } weight_buf_3x3_V_23_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name weight_buf_3x3_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_24 \
    op interface \
    ports { weight_buf_3x3_V_24_address0 { O 6 vector } weight_buf_3x3_V_24_ce0 { O 1 bit } weight_buf_3x3_V_24_we0 { O 1 bit } weight_buf_3x3_V_24_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name weight_buf_3x3_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_25 \
    op interface \
    ports { weight_buf_3x3_V_25_address0 { O 6 vector } weight_buf_3x3_V_25_ce0 { O 1 bit } weight_buf_3x3_V_25_we0 { O 1 bit } weight_buf_3x3_V_25_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name weight_buf_3x3_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_26 \
    op interface \
    ports { weight_buf_3x3_V_26_address0 { O 6 vector } weight_buf_3x3_V_26_ce0 { O 1 bit } weight_buf_3x3_V_26_we0 { O 1 bit } weight_buf_3x3_V_26_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name weight_buf_3x3_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_27 \
    op interface \
    ports { weight_buf_3x3_V_27_address0 { O 6 vector } weight_buf_3x3_V_27_ce0 { O 1 bit } weight_buf_3x3_V_27_we0 { O 1 bit } weight_buf_3x3_V_27_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name weight_buf_3x3_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_28 \
    op interface \
    ports { weight_buf_3x3_V_28_address0 { O 6 vector } weight_buf_3x3_V_28_ce0 { O 1 bit } weight_buf_3x3_V_28_we0 { O 1 bit } weight_buf_3x3_V_28_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name weight_buf_3x3_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_29 \
    op interface \
    ports { weight_buf_3x3_V_29_address0 { O 6 vector } weight_buf_3x3_V_29_ce0 { O 1 bit } weight_buf_3x3_V_29_we0 { O 1 bit } weight_buf_3x3_V_29_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name weight_buf_3x3_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_30 \
    op interface \
    ports { weight_buf_3x3_V_30_address0 { O 6 vector } weight_buf_3x3_V_30_ce0 { O 1 bit } weight_buf_3x3_V_30_we0 { O 1 bit } weight_buf_3x3_V_30_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 271 \
    name weight_buf_3x3_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename weight_buf_3x3_V_31 \
    op interface \
    ports { weight_buf_3x3_V_31_address0 { O 6 vector } weight_buf_3x3_V_31_ce0 { O 1 bit } weight_buf_3x3_V_31_we0 { O 1 bit } weight_buf_3x3_V_31_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weight_buf_3x3_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 272 \
    name relu_shiftx_buf_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_0 \
    op interface \
    ports { relu_shiftx_buf_V_0_address0 { O 1 vector } relu_shiftx_buf_V_0_ce0 { O 1 bit } relu_shiftx_buf_V_0_we0 { O 1 bit } relu_shiftx_buf_V_0_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 273 \
    name relu_shifty_buf_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_0 \
    op interface \
    ports { relu_shifty_buf_V_0_address0 { O 1 vector } relu_shifty_buf_V_0_ce0 { O 1 bit } relu_shifty_buf_V_0_we0 { O 1 bit } relu_shifty_buf_V_0_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 274 \
    name relu_weight_buf_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_0 \
    op interface \
    ports { relu_weight_buf_V_0_address0 { O 1 vector } relu_weight_buf_V_0_ce0 { O 1 bit } relu_weight_buf_V_0_we0 { O 1 bit } relu_weight_buf_V_0_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 275 \
    name bn_weight_buf_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_0 \
    op interface \
    ports { bn_weight_buf_V_0_address0 { O 2 vector } bn_weight_buf_V_0_ce0 { O 1 bit } bn_weight_buf_V_0_we0 { O 1 bit } bn_weight_buf_V_0_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 276 \
    name bn_bias_buf_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_0 \
    op interface \
    ports { bn_bias_buf_V_0_address0 { O 2 vector } bn_bias_buf_V_0_ce0 { O 1 bit } bn_bias_buf_V_0_we0 { O 1 bit } bn_bias_buf_V_0_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 277 \
    name relu_shiftx_buf_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_1 \
    op interface \
    ports { relu_shiftx_buf_V_1_address0 { O 1 vector } relu_shiftx_buf_V_1_ce0 { O 1 bit } relu_shiftx_buf_V_1_we0 { O 1 bit } relu_shiftx_buf_V_1_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 278 \
    name relu_shifty_buf_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_1 \
    op interface \
    ports { relu_shifty_buf_V_1_address0 { O 1 vector } relu_shifty_buf_V_1_ce0 { O 1 bit } relu_shifty_buf_V_1_we0 { O 1 bit } relu_shifty_buf_V_1_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 279 \
    name relu_weight_buf_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_1 \
    op interface \
    ports { relu_weight_buf_V_1_address0 { O 1 vector } relu_weight_buf_V_1_ce0 { O 1 bit } relu_weight_buf_V_1_we0 { O 1 bit } relu_weight_buf_V_1_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 280 \
    name bn_weight_buf_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_1 \
    op interface \
    ports { bn_weight_buf_V_1_address0 { O 2 vector } bn_weight_buf_V_1_ce0 { O 1 bit } bn_weight_buf_V_1_we0 { O 1 bit } bn_weight_buf_V_1_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 281 \
    name bn_bias_buf_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_1 \
    op interface \
    ports { bn_bias_buf_V_1_address0 { O 2 vector } bn_bias_buf_V_1_ce0 { O 1 bit } bn_bias_buf_V_1_we0 { O 1 bit } bn_bias_buf_V_1_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 282 \
    name relu_shiftx_buf_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_2 \
    op interface \
    ports { relu_shiftx_buf_V_2_address0 { O 1 vector } relu_shiftx_buf_V_2_ce0 { O 1 bit } relu_shiftx_buf_V_2_we0 { O 1 bit } relu_shiftx_buf_V_2_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 283 \
    name relu_shifty_buf_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_2 \
    op interface \
    ports { relu_shifty_buf_V_2_address0 { O 1 vector } relu_shifty_buf_V_2_ce0 { O 1 bit } relu_shifty_buf_V_2_we0 { O 1 bit } relu_shifty_buf_V_2_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 284 \
    name relu_weight_buf_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_2 \
    op interface \
    ports { relu_weight_buf_V_2_address0 { O 1 vector } relu_weight_buf_V_2_ce0 { O 1 bit } relu_weight_buf_V_2_we0 { O 1 bit } relu_weight_buf_V_2_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 285 \
    name bn_weight_buf_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_2 \
    op interface \
    ports { bn_weight_buf_V_2_address0 { O 2 vector } bn_weight_buf_V_2_ce0 { O 1 bit } bn_weight_buf_V_2_we0 { O 1 bit } bn_weight_buf_V_2_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 286 \
    name bn_bias_buf_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_2 \
    op interface \
    ports { bn_bias_buf_V_2_address0 { O 2 vector } bn_bias_buf_V_2_ce0 { O 1 bit } bn_bias_buf_V_2_we0 { O 1 bit } bn_bias_buf_V_2_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 287 \
    name relu_shiftx_buf_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_3 \
    op interface \
    ports { relu_shiftx_buf_V_3_address0 { O 1 vector } relu_shiftx_buf_V_3_ce0 { O 1 bit } relu_shiftx_buf_V_3_we0 { O 1 bit } relu_shiftx_buf_V_3_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 288 \
    name relu_shifty_buf_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_3 \
    op interface \
    ports { relu_shifty_buf_V_3_address0 { O 1 vector } relu_shifty_buf_V_3_ce0 { O 1 bit } relu_shifty_buf_V_3_we0 { O 1 bit } relu_shifty_buf_V_3_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 289 \
    name relu_weight_buf_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_3 \
    op interface \
    ports { relu_weight_buf_V_3_address0 { O 1 vector } relu_weight_buf_V_3_ce0 { O 1 bit } relu_weight_buf_V_3_we0 { O 1 bit } relu_weight_buf_V_3_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 290 \
    name bn_weight_buf_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_3 \
    op interface \
    ports { bn_weight_buf_V_3_address0 { O 2 vector } bn_weight_buf_V_3_ce0 { O 1 bit } bn_weight_buf_V_3_we0 { O 1 bit } bn_weight_buf_V_3_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 291 \
    name bn_bias_buf_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_3 \
    op interface \
    ports { bn_bias_buf_V_3_address0 { O 2 vector } bn_bias_buf_V_3_ce0 { O 1 bit } bn_bias_buf_V_3_we0 { O 1 bit } bn_bias_buf_V_3_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 292 \
    name relu_shiftx_buf_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_4 \
    op interface \
    ports { relu_shiftx_buf_V_4_address0 { O 1 vector } relu_shiftx_buf_V_4_ce0 { O 1 bit } relu_shiftx_buf_V_4_we0 { O 1 bit } relu_shiftx_buf_V_4_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 293 \
    name relu_shifty_buf_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_4 \
    op interface \
    ports { relu_shifty_buf_V_4_address0 { O 1 vector } relu_shifty_buf_V_4_ce0 { O 1 bit } relu_shifty_buf_V_4_we0 { O 1 bit } relu_shifty_buf_V_4_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 294 \
    name relu_weight_buf_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_4 \
    op interface \
    ports { relu_weight_buf_V_4_address0 { O 1 vector } relu_weight_buf_V_4_ce0 { O 1 bit } relu_weight_buf_V_4_we0 { O 1 bit } relu_weight_buf_V_4_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 295 \
    name bn_weight_buf_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_4 \
    op interface \
    ports { bn_weight_buf_V_4_address0 { O 2 vector } bn_weight_buf_V_4_ce0 { O 1 bit } bn_weight_buf_V_4_we0 { O 1 bit } bn_weight_buf_V_4_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 296 \
    name bn_bias_buf_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_4 \
    op interface \
    ports { bn_bias_buf_V_4_address0 { O 2 vector } bn_bias_buf_V_4_ce0 { O 1 bit } bn_bias_buf_V_4_we0 { O 1 bit } bn_bias_buf_V_4_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 297 \
    name relu_shiftx_buf_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_5 \
    op interface \
    ports { relu_shiftx_buf_V_5_address0 { O 1 vector } relu_shiftx_buf_V_5_ce0 { O 1 bit } relu_shiftx_buf_V_5_we0 { O 1 bit } relu_shiftx_buf_V_5_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name relu_shifty_buf_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_5 \
    op interface \
    ports { relu_shifty_buf_V_5_address0 { O 1 vector } relu_shifty_buf_V_5_ce0 { O 1 bit } relu_shifty_buf_V_5_we0 { O 1 bit } relu_shifty_buf_V_5_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name relu_weight_buf_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_5 \
    op interface \
    ports { relu_weight_buf_V_5_address0 { O 1 vector } relu_weight_buf_V_5_ce0 { O 1 bit } relu_weight_buf_V_5_we0 { O 1 bit } relu_weight_buf_V_5_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name bn_weight_buf_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_5 \
    op interface \
    ports { bn_weight_buf_V_5_address0 { O 2 vector } bn_weight_buf_V_5_ce0 { O 1 bit } bn_weight_buf_V_5_we0 { O 1 bit } bn_weight_buf_V_5_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name bn_bias_buf_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_5 \
    op interface \
    ports { bn_bias_buf_V_5_address0 { O 2 vector } bn_bias_buf_V_5_ce0 { O 1 bit } bn_bias_buf_V_5_we0 { O 1 bit } bn_bias_buf_V_5_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name relu_shiftx_buf_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_6 \
    op interface \
    ports { relu_shiftx_buf_V_6_address0 { O 1 vector } relu_shiftx_buf_V_6_ce0 { O 1 bit } relu_shiftx_buf_V_6_we0 { O 1 bit } relu_shiftx_buf_V_6_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name relu_shifty_buf_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_6 \
    op interface \
    ports { relu_shifty_buf_V_6_address0 { O 1 vector } relu_shifty_buf_V_6_ce0 { O 1 bit } relu_shifty_buf_V_6_we0 { O 1 bit } relu_shifty_buf_V_6_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name relu_weight_buf_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_6 \
    op interface \
    ports { relu_weight_buf_V_6_address0 { O 1 vector } relu_weight_buf_V_6_ce0 { O 1 bit } relu_weight_buf_V_6_we0 { O 1 bit } relu_weight_buf_V_6_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name bn_weight_buf_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_6 \
    op interface \
    ports { bn_weight_buf_V_6_address0 { O 2 vector } bn_weight_buf_V_6_ce0 { O 1 bit } bn_weight_buf_V_6_we0 { O 1 bit } bn_weight_buf_V_6_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name bn_bias_buf_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_6 \
    op interface \
    ports { bn_bias_buf_V_6_address0 { O 2 vector } bn_bias_buf_V_6_ce0 { O 1 bit } bn_bias_buf_V_6_we0 { O 1 bit } bn_bias_buf_V_6_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name relu_shiftx_buf_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_7 \
    op interface \
    ports { relu_shiftx_buf_V_7_address0 { O 1 vector } relu_shiftx_buf_V_7_ce0 { O 1 bit } relu_shiftx_buf_V_7_we0 { O 1 bit } relu_shiftx_buf_V_7_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name relu_shifty_buf_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_7 \
    op interface \
    ports { relu_shifty_buf_V_7_address0 { O 1 vector } relu_shifty_buf_V_7_ce0 { O 1 bit } relu_shifty_buf_V_7_we0 { O 1 bit } relu_shifty_buf_V_7_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name relu_weight_buf_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_7 \
    op interface \
    ports { relu_weight_buf_V_7_address0 { O 1 vector } relu_weight_buf_V_7_ce0 { O 1 bit } relu_weight_buf_V_7_we0 { O 1 bit } relu_weight_buf_V_7_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name bn_weight_buf_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_7 \
    op interface \
    ports { bn_weight_buf_V_7_address0 { O 2 vector } bn_weight_buf_V_7_ce0 { O 1 bit } bn_weight_buf_V_7_we0 { O 1 bit } bn_weight_buf_V_7_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name bn_bias_buf_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_7 \
    op interface \
    ports { bn_bias_buf_V_7_address0 { O 2 vector } bn_bias_buf_V_7_ce0 { O 1 bit } bn_bias_buf_V_7_we0 { O 1 bit } bn_bias_buf_V_7_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name relu_shiftx_buf_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_8 \
    op interface \
    ports { relu_shiftx_buf_V_8_address0 { O 1 vector } relu_shiftx_buf_V_8_ce0 { O 1 bit } relu_shiftx_buf_V_8_we0 { O 1 bit } relu_shiftx_buf_V_8_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name relu_shifty_buf_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_8 \
    op interface \
    ports { relu_shifty_buf_V_8_address0 { O 1 vector } relu_shifty_buf_V_8_ce0 { O 1 bit } relu_shifty_buf_V_8_we0 { O 1 bit } relu_shifty_buf_V_8_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name relu_weight_buf_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_8 \
    op interface \
    ports { relu_weight_buf_V_8_address0 { O 1 vector } relu_weight_buf_V_8_ce0 { O 1 bit } relu_weight_buf_V_8_we0 { O 1 bit } relu_weight_buf_V_8_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name bn_weight_buf_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_8 \
    op interface \
    ports { bn_weight_buf_V_8_address0 { O 2 vector } bn_weight_buf_V_8_ce0 { O 1 bit } bn_weight_buf_V_8_we0 { O 1 bit } bn_weight_buf_V_8_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name bn_bias_buf_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_8 \
    op interface \
    ports { bn_bias_buf_V_8_address0 { O 2 vector } bn_bias_buf_V_8_ce0 { O 1 bit } bn_bias_buf_V_8_we0 { O 1 bit } bn_bias_buf_V_8_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name relu_shiftx_buf_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_9 \
    op interface \
    ports { relu_shiftx_buf_V_9_address0 { O 1 vector } relu_shiftx_buf_V_9_ce0 { O 1 bit } relu_shiftx_buf_V_9_we0 { O 1 bit } relu_shiftx_buf_V_9_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name relu_shifty_buf_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_9 \
    op interface \
    ports { relu_shifty_buf_V_9_address0 { O 1 vector } relu_shifty_buf_V_9_ce0 { O 1 bit } relu_shifty_buf_V_9_we0 { O 1 bit } relu_shifty_buf_V_9_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name relu_weight_buf_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_9 \
    op interface \
    ports { relu_weight_buf_V_9_address0 { O 1 vector } relu_weight_buf_V_9_ce0 { O 1 bit } relu_weight_buf_V_9_we0 { O 1 bit } relu_weight_buf_V_9_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name bn_weight_buf_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_9 \
    op interface \
    ports { bn_weight_buf_V_9_address0 { O 2 vector } bn_weight_buf_V_9_ce0 { O 1 bit } bn_weight_buf_V_9_we0 { O 1 bit } bn_weight_buf_V_9_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name bn_bias_buf_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_9 \
    op interface \
    ports { bn_bias_buf_V_9_address0 { O 2 vector } bn_bias_buf_V_9_ce0 { O 1 bit } bn_bias_buf_V_9_we0 { O 1 bit } bn_bias_buf_V_9_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name relu_shiftx_buf_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_10 \
    op interface \
    ports { relu_shiftx_buf_V_10_address0 { O 1 vector } relu_shiftx_buf_V_10_ce0 { O 1 bit } relu_shiftx_buf_V_10_we0 { O 1 bit } relu_shiftx_buf_V_10_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name relu_shifty_buf_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_10 \
    op interface \
    ports { relu_shifty_buf_V_10_address0 { O 1 vector } relu_shifty_buf_V_10_ce0 { O 1 bit } relu_shifty_buf_V_10_we0 { O 1 bit } relu_shifty_buf_V_10_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name relu_weight_buf_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_10 \
    op interface \
    ports { relu_weight_buf_V_10_address0 { O 1 vector } relu_weight_buf_V_10_ce0 { O 1 bit } relu_weight_buf_V_10_we0 { O 1 bit } relu_weight_buf_V_10_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name bn_weight_buf_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_10 \
    op interface \
    ports { bn_weight_buf_V_10_address0 { O 2 vector } bn_weight_buf_V_10_ce0 { O 1 bit } bn_weight_buf_V_10_we0 { O 1 bit } bn_weight_buf_V_10_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name bn_bias_buf_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_10 \
    op interface \
    ports { bn_bias_buf_V_10_address0 { O 2 vector } bn_bias_buf_V_10_ce0 { O 1 bit } bn_bias_buf_V_10_we0 { O 1 bit } bn_bias_buf_V_10_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name relu_shiftx_buf_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_11 \
    op interface \
    ports { relu_shiftx_buf_V_11_address0 { O 1 vector } relu_shiftx_buf_V_11_ce0 { O 1 bit } relu_shiftx_buf_V_11_we0 { O 1 bit } relu_shiftx_buf_V_11_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name relu_shifty_buf_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_11 \
    op interface \
    ports { relu_shifty_buf_V_11_address0 { O 1 vector } relu_shifty_buf_V_11_ce0 { O 1 bit } relu_shifty_buf_V_11_we0 { O 1 bit } relu_shifty_buf_V_11_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name relu_weight_buf_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_11 \
    op interface \
    ports { relu_weight_buf_V_11_address0 { O 1 vector } relu_weight_buf_V_11_ce0 { O 1 bit } relu_weight_buf_V_11_we0 { O 1 bit } relu_weight_buf_V_11_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name bn_weight_buf_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_11 \
    op interface \
    ports { bn_weight_buf_V_11_address0 { O 2 vector } bn_weight_buf_V_11_ce0 { O 1 bit } bn_weight_buf_V_11_we0 { O 1 bit } bn_weight_buf_V_11_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 331 \
    name bn_bias_buf_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_11 \
    op interface \
    ports { bn_bias_buf_V_11_address0 { O 2 vector } bn_bias_buf_V_11_ce0 { O 1 bit } bn_bias_buf_V_11_we0 { O 1 bit } bn_bias_buf_V_11_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 332 \
    name relu_shiftx_buf_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_12 \
    op interface \
    ports { relu_shiftx_buf_V_12_address0 { O 1 vector } relu_shiftx_buf_V_12_ce0 { O 1 bit } relu_shiftx_buf_V_12_we0 { O 1 bit } relu_shiftx_buf_V_12_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 333 \
    name relu_shifty_buf_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_12 \
    op interface \
    ports { relu_shifty_buf_V_12_address0 { O 1 vector } relu_shifty_buf_V_12_ce0 { O 1 bit } relu_shifty_buf_V_12_we0 { O 1 bit } relu_shifty_buf_V_12_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 334 \
    name relu_weight_buf_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_12 \
    op interface \
    ports { relu_weight_buf_V_12_address0 { O 1 vector } relu_weight_buf_V_12_ce0 { O 1 bit } relu_weight_buf_V_12_we0 { O 1 bit } relu_weight_buf_V_12_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 335 \
    name bn_weight_buf_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_12 \
    op interface \
    ports { bn_weight_buf_V_12_address0 { O 2 vector } bn_weight_buf_V_12_ce0 { O 1 bit } bn_weight_buf_V_12_we0 { O 1 bit } bn_weight_buf_V_12_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 336 \
    name bn_bias_buf_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_12 \
    op interface \
    ports { bn_bias_buf_V_12_address0 { O 2 vector } bn_bias_buf_V_12_ce0 { O 1 bit } bn_bias_buf_V_12_we0 { O 1 bit } bn_bias_buf_V_12_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 337 \
    name relu_shiftx_buf_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_13 \
    op interface \
    ports { relu_shiftx_buf_V_13_address0 { O 1 vector } relu_shiftx_buf_V_13_ce0 { O 1 bit } relu_shiftx_buf_V_13_we0 { O 1 bit } relu_shiftx_buf_V_13_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 338 \
    name relu_shifty_buf_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_13 \
    op interface \
    ports { relu_shifty_buf_V_13_address0 { O 1 vector } relu_shifty_buf_V_13_ce0 { O 1 bit } relu_shifty_buf_V_13_we0 { O 1 bit } relu_shifty_buf_V_13_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 339 \
    name relu_weight_buf_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_13 \
    op interface \
    ports { relu_weight_buf_V_13_address0 { O 1 vector } relu_weight_buf_V_13_ce0 { O 1 bit } relu_weight_buf_V_13_we0 { O 1 bit } relu_weight_buf_V_13_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 340 \
    name bn_weight_buf_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_13 \
    op interface \
    ports { bn_weight_buf_V_13_address0 { O 2 vector } bn_weight_buf_V_13_ce0 { O 1 bit } bn_weight_buf_V_13_we0 { O 1 bit } bn_weight_buf_V_13_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 341 \
    name bn_bias_buf_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_13 \
    op interface \
    ports { bn_bias_buf_V_13_address0 { O 2 vector } bn_bias_buf_V_13_ce0 { O 1 bit } bn_bias_buf_V_13_we0 { O 1 bit } bn_bias_buf_V_13_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 342 \
    name relu_shiftx_buf_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_14 \
    op interface \
    ports { relu_shiftx_buf_V_14_address0 { O 1 vector } relu_shiftx_buf_V_14_ce0 { O 1 bit } relu_shiftx_buf_V_14_we0 { O 1 bit } relu_shiftx_buf_V_14_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 343 \
    name relu_shifty_buf_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_14 \
    op interface \
    ports { relu_shifty_buf_V_14_address0 { O 1 vector } relu_shifty_buf_V_14_ce0 { O 1 bit } relu_shifty_buf_V_14_we0 { O 1 bit } relu_shifty_buf_V_14_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 344 \
    name relu_weight_buf_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_14 \
    op interface \
    ports { relu_weight_buf_V_14_address0 { O 1 vector } relu_weight_buf_V_14_ce0 { O 1 bit } relu_weight_buf_V_14_we0 { O 1 bit } relu_weight_buf_V_14_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 345 \
    name bn_weight_buf_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_14 \
    op interface \
    ports { bn_weight_buf_V_14_address0 { O 2 vector } bn_weight_buf_V_14_ce0 { O 1 bit } bn_weight_buf_V_14_we0 { O 1 bit } bn_weight_buf_V_14_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 346 \
    name bn_bias_buf_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_14 \
    op interface \
    ports { bn_bias_buf_V_14_address0 { O 2 vector } bn_bias_buf_V_14_ce0 { O 1 bit } bn_bias_buf_V_14_we0 { O 1 bit } bn_bias_buf_V_14_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 347 \
    name relu_shiftx_buf_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_15 \
    op interface \
    ports { relu_shiftx_buf_V_15_address0 { O 1 vector } relu_shiftx_buf_V_15_ce0 { O 1 bit } relu_shiftx_buf_V_15_we0 { O 1 bit } relu_shiftx_buf_V_15_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 348 \
    name relu_shifty_buf_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_15 \
    op interface \
    ports { relu_shifty_buf_V_15_address0 { O 1 vector } relu_shifty_buf_V_15_ce0 { O 1 bit } relu_shifty_buf_V_15_we0 { O 1 bit } relu_shifty_buf_V_15_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 349 \
    name relu_weight_buf_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_15 \
    op interface \
    ports { relu_weight_buf_V_15_address0 { O 1 vector } relu_weight_buf_V_15_ce0 { O 1 bit } relu_weight_buf_V_15_we0 { O 1 bit } relu_weight_buf_V_15_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 350 \
    name bn_weight_buf_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_15 \
    op interface \
    ports { bn_weight_buf_V_15_address0 { O 2 vector } bn_weight_buf_V_15_ce0 { O 1 bit } bn_weight_buf_V_15_we0 { O 1 bit } bn_weight_buf_V_15_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 351 \
    name bn_bias_buf_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_15 \
    op interface \
    ports { bn_bias_buf_V_15_address0 { O 2 vector } bn_bias_buf_V_15_ce0 { O 1 bit } bn_bias_buf_V_15_we0 { O 1 bit } bn_bias_buf_V_15_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 352 \
    name relu_shiftx_buf_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_16 \
    op interface \
    ports { relu_shiftx_buf_V_16_address0 { O 1 vector } relu_shiftx_buf_V_16_ce0 { O 1 bit } relu_shiftx_buf_V_16_we0 { O 1 bit } relu_shiftx_buf_V_16_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 353 \
    name relu_shifty_buf_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_16 \
    op interface \
    ports { relu_shifty_buf_V_16_address0 { O 1 vector } relu_shifty_buf_V_16_ce0 { O 1 bit } relu_shifty_buf_V_16_we0 { O 1 bit } relu_shifty_buf_V_16_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 354 \
    name relu_weight_buf_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_16 \
    op interface \
    ports { relu_weight_buf_V_16_address0 { O 1 vector } relu_weight_buf_V_16_ce0 { O 1 bit } relu_weight_buf_V_16_we0 { O 1 bit } relu_weight_buf_V_16_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 355 \
    name bn_weight_buf_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_16 \
    op interface \
    ports { bn_weight_buf_V_16_address0 { O 2 vector } bn_weight_buf_V_16_ce0 { O 1 bit } bn_weight_buf_V_16_we0 { O 1 bit } bn_weight_buf_V_16_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 356 \
    name bn_bias_buf_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_16 \
    op interface \
    ports { bn_bias_buf_V_16_address0 { O 2 vector } bn_bias_buf_V_16_ce0 { O 1 bit } bn_bias_buf_V_16_we0 { O 1 bit } bn_bias_buf_V_16_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 357 \
    name relu_shiftx_buf_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_17 \
    op interface \
    ports { relu_shiftx_buf_V_17_address0 { O 1 vector } relu_shiftx_buf_V_17_ce0 { O 1 bit } relu_shiftx_buf_V_17_we0 { O 1 bit } relu_shiftx_buf_V_17_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name relu_shifty_buf_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_17 \
    op interface \
    ports { relu_shifty_buf_V_17_address0 { O 1 vector } relu_shifty_buf_V_17_ce0 { O 1 bit } relu_shifty_buf_V_17_we0 { O 1 bit } relu_shifty_buf_V_17_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name relu_weight_buf_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_17 \
    op interface \
    ports { relu_weight_buf_V_17_address0 { O 1 vector } relu_weight_buf_V_17_ce0 { O 1 bit } relu_weight_buf_V_17_we0 { O 1 bit } relu_weight_buf_V_17_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name bn_weight_buf_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_17 \
    op interface \
    ports { bn_weight_buf_V_17_address0 { O 2 vector } bn_weight_buf_V_17_ce0 { O 1 bit } bn_weight_buf_V_17_we0 { O 1 bit } bn_weight_buf_V_17_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name bn_bias_buf_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_17 \
    op interface \
    ports { bn_bias_buf_V_17_address0 { O 2 vector } bn_bias_buf_V_17_ce0 { O 1 bit } bn_bias_buf_V_17_we0 { O 1 bit } bn_bias_buf_V_17_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name relu_shiftx_buf_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_18 \
    op interface \
    ports { relu_shiftx_buf_V_18_address0 { O 1 vector } relu_shiftx_buf_V_18_ce0 { O 1 bit } relu_shiftx_buf_V_18_we0 { O 1 bit } relu_shiftx_buf_V_18_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name relu_shifty_buf_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_18 \
    op interface \
    ports { relu_shifty_buf_V_18_address0 { O 1 vector } relu_shifty_buf_V_18_ce0 { O 1 bit } relu_shifty_buf_V_18_we0 { O 1 bit } relu_shifty_buf_V_18_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name relu_weight_buf_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_18 \
    op interface \
    ports { relu_weight_buf_V_18_address0 { O 1 vector } relu_weight_buf_V_18_ce0 { O 1 bit } relu_weight_buf_V_18_we0 { O 1 bit } relu_weight_buf_V_18_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name bn_weight_buf_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_18 \
    op interface \
    ports { bn_weight_buf_V_18_address0 { O 2 vector } bn_weight_buf_V_18_ce0 { O 1 bit } bn_weight_buf_V_18_we0 { O 1 bit } bn_weight_buf_V_18_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name bn_bias_buf_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_18 \
    op interface \
    ports { bn_bias_buf_V_18_address0 { O 2 vector } bn_bias_buf_V_18_ce0 { O 1 bit } bn_bias_buf_V_18_we0 { O 1 bit } bn_bias_buf_V_18_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name relu_shiftx_buf_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_19 \
    op interface \
    ports { relu_shiftx_buf_V_19_address0 { O 1 vector } relu_shiftx_buf_V_19_ce0 { O 1 bit } relu_shiftx_buf_V_19_we0 { O 1 bit } relu_shiftx_buf_V_19_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name relu_shifty_buf_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_19 \
    op interface \
    ports { relu_shifty_buf_V_19_address0 { O 1 vector } relu_shifty_buf_V_19_ce0 { O 1 bit } relu_shifty_buf_V_19_we0 { O 1 bit } relu_shifty_buf_V_19_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name relu_weight_buf_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_19 \
    op interface \
    ports { relu_weight_buf_V_19_address0 { O 1 vector } relu_weight_buf_V_19_ce0 { O 1 bit } relu_weight_buf_V_19_we0 { O 1 bit } relu_weight_buf_V_19_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name bn_weight_buf_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_19 \
    op interface \
    ports { bn_weight_buf_V_19_address0 { O 2 vector } bn_weight_buf_V_19_ce0 { O 1 bit } bn_weight_buf_V_19_we0 { O 1 bit } bn_weight_buf_V_19_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name bn_bias_buf_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_19 \
    op interface \
    ports { bn_bias_buf_V_19_address0 { O 2 vector } bn_bias_buf_V_19_ce0 { O 1 bit } bn_bias_buf_V_19_we0 { O 1 bit } bn_bias_buf_V_19_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name relu_shiftx_buf_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_20 \
    op interface \
    ports { relu_shiftx_buf_V_20_address0 { O 1 vector } relu_shiftx_buf_V_20_ce0 { O 1 bit } relu_shiftx_buf_V_20_we0 { O 1 bit } relu_shiftx_buf_V_20_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name relu_shifty_buf_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_20 \
    op interface \
    ports { relu_shifty_buf_V_20_address0 { O 1 vector } relu_shifty_buf_V_20_ce0 { O 1 bit } relu_shifty_buf_V_20_we0 { O 1 bit } relu_shifty_buf_V_20_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name relu_weight_buf_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_20 \
    op interface \
    ports { relu_weight_buf_V_20_address0 { O 1 vector } relu_weight_buf_V_20_ce0 { O 1 bit } relu_weight_buf_V_20_we0 { O 1 bit } relu_weight_buf_V_20_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name bn_weight_buf_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_20 \
    op interface \
    ports { bn_weight_buf_V_20_address0 { O 2 vector } bn_weight_buf_V_20_ce0 { O 1 bit } bn_weight_buf_V_20_we0 { O 1 bit } bn_weight_buf_V_20_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name bn_bias_buf_V_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_20 \
    op interface \
    ports { bn_bias_buf_V_20_address0 { O 2 vector } bn_bias_buf_V_20_ce0 { O 1 bit } bn_bias_buf_V_20_we0 { O 1 bit } bn_bias_buf_V_20_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name relu_shiftx_buf_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_21 \
    op interface \
    ports { relu_shiftx_buf_V_21_address0 { O 1 vector } relu_shiftx_buf_V_21_ce0 { O 1 bit } relu_shiftx_buf_V_21_we0 { O 1 bit } relu_shiftx_buf_V_21_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name relu_shifty_buf_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_21 \
    op interface \
    ports { relu_shifty_buf_V_21_address0 { O 1 vector } relu_shifty_buf_V_21_ce0 { O 1 bit } relu_shifty_buf_V_21_we0 { O 1 bit } relu_shifty_buf_V_21_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name relu_weight_buf_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_21 \
    op interface \
    ports { relu_weight_buf_V_21_address0 { O 1 vector } relu_weight_buf_V_21_ce0 { O 1 bit } relu_weight_buf_V_21_we0 { O 1 bit } relu_weight_buf_V_21_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name bn_weight_buf_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_21 \
    op interface \
    ports { bn_weight_buf_V_21_address0 { O 2 vector } bn_weight_buf_V_21_ce0 { O 1 bit } bn_weight_buf_V_21_we0 { O 1 bit } bn_weight_buf_V_21_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name bn_bias_buf_V_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_21 \
    op interface \
    ports { bn_bias_buf_V_21_address0 { O 2 vector } bn_bias_buf_V_21_ce0 { O 1 bit } bn_bias_buf_V_21_we0 { O 1 bit } bn_bias_buf_V_21_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name relu_shiftx_buf_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_22 \
    op interface \
    ports { relu_shiftx_buf_V_22_address0 { O 1 vector } relu_shiftx_buf_V_22_ce0 { O 1 bit } relu_shiftx_buf_V_22_we0 { O 1 bit } relu_shiftx_buf_V_22_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name relu_shifty_buf_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_22 \
    op interface \
    ports { relu_shifty_buf_V_22_address0 { O 1 vector } relu_shifty_buf_V_22_ce0 { O 1 bit } relu_shifty_buf_V_22_we0 { O 1 bit } relu_shifty_buf_V_22_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name relu_weight_buf_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_22 \
    op interface \
    ports { relu_weight_buf_V_22_address0 { O 1 vector } relu_weight_buf_V_22_ce0 { O 1 bit } relu_weight_buf_V_22_we0 { O 1 bit } relu_weight_buf_V_22_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name bn_weight_buf_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_22 \
    op interface \
    ports { bn_weight_buf_V_22_address0 { O 2 vector } bn_weight_buf_V_22_ce0 { O 1 bit } bn_weight_buf_V_22_we0 { O 1 bit } bn_weight_buf_V_22_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name bn_bias_buf_V_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_22 \
    op interface \
    ports { bn_bias_buf_V_22_address0 { O 2 vector } bn_bias_buf_V_22_ce0 { O 1 bit } bn_bias_buf_V_22_we0 { O 1 bit } bn_bias_buf_V_22_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name relu_shiftx_buf_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_23 \
    op interface \
    ports { relu_shiftx_buf_V_23_address0 { O 1 vector } relu_shiftx_buf_V_23_ce0 { O 1 bit } relu_shiftx_buf_V_23_we0 { O 1 bit } relu_shiftx_buf_V_23_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name relu_shifty_buf_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_23 \
    op interface \
    ports { relu_shifty_buf_V_23_address0 { O 1 vector } relu_shifty_buf_V_23_ce0 { O 1 bit } relu_shifty_buf_V_23_we0 { O 1 bit } relu_shifty_buf_V_23_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 389 \
    name relu_weight_buf_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_23 \
    op interface \
    ports { relu_weight_buf_V_23_address0 { O 1 vector } relu_weight_buf_V_23_ce0 { O 1 bit } relu_weight_buf_V_23_we0 { O 1 bit } relu_weight_buf_V_23_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 390 \
    name bn_weight_buf_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_23 \
    op interface \
    ports { bn_weight_buf_V_23_address0 { O 2 vector } bn_weight_buf_V_23_ce0 { O 1 bit } bn_weight_buf_V_23_we0 { O 1 bit } bn_weight_buf_V_23_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 391 \
    name bn_bias_buf_V_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_23 \
    op interface \
    ports { bn_bias_buf_V_23_address0 { O 2 vector } bn_bias_buf_V_23_ce0 { O 1 bit } bn_bias_buf_V_23_we0 { O 1 bit } bn_bias_buf_V_23_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 392 \
    name relu_shiftx_buf_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_24 \
    op interface \
    ports { relu_shiftx_buf_V_24_address0 { O 1 vector } relu_shiftx_buf_V_24_ce0 { O 1 bit } relu_shiftx_buf_V_24_we0 { O 1 bit } relu_shiftx_buf_V_24_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 393 \
    name relu_shifty_buf_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_24 \
    op interface \
    ports { relu_shifty_buf_V_24_address0 { O 1 vector } relu_shifty_buf_V_24_ce0 { O 1 bit } relu_shifty_buf_V_24_we0 { O 1 bit } relu_shifty_buf_V_24_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 394 \
    name relu_weight_buf_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_24 \
    op interface \
    ports { relu_weight_buf_V_24_address0 { O 1 vector } relu_weight_buf_V_24_ce0 { O 1 bit } relu_weight_buf_V_24_we0 { O 1 bit } relu_weight_buf_V_24_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 395 \
    name bn_weight_buf_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_24 \
    op interface \
    ports { bn_weight_buf_V_24_address0 { O 2 vector } bn_weight_buf_V_24_ce0 { O 1 bit } bn_weight_buf_V_24_we0 { O 1 bit } bn_weight_buf_V_24_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 396 \
    name bn_bias_buf_V_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_24 \
    op interface \
    ports { bn_bias_buf_V_24_address0 { O 2 vector } bn_bias_buf_V_24_ce0 { O 1 bit } bn_bias_buf_V_24_we0 { O 1 bit } bn_bias_buf_V_24_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 397 \
    name relu_shiftx_buf_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_25 \
    op interface \
    ports { relu_shiftx_buf_V_25_address0 { O 1 vector } relu_shiftx_buf_V_25_ce0 { O 1 bit } relu_shiftx_buf_V_25_we0 { O 1 bit } relu_shiftx_buf_V_25_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 398 \
    name relu_shifty_buf_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_25 \
    op interface \
    ports { relu_shifty_buf_V_25_address0 { O 1 vector } relu_shifty_buf_V_25_ce0 { O 1 bit } relu_shifty_buf_V_25_we0 { O 1 bit } relu_shifty_buf_V_25_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 399 \
    name relu_weight_buf_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_25 \
    op interface \
    ports { relu_weight_buf_V_25_address0 { O 1 vector } relu_weight_buf_V_25_ce0 { O 1 bit } relu_weight_buf_V_25_we0 { O 1 bit } relu_weight_buf_V_25_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 400 \
    name bn_weight_buf_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_25 \
    op interface \
    ports { bn_weight_buf_V_25_address0 { O 2 vector } bn_weight_buf_V_25_ce0 { O 1 bit } bn_weight_buf_V_25_we0 { O 1 bit } bn_weight_buf_V_25_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 401 \
    name bn_bias_buf_V_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_25 \
    op interface \
    ports { bn_bias_buf_V_25_address0 { O 2 vector } bn_bias_buf_V_25_ce0 { O 1 bit } bn_bias_buf_V_25_we0 { O 1 bit } bn_bias_buf_V_25_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 402 \
    name relu_shiftx_buf_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_26 \
    op interface \
    ports { relu_shiftx_buf_V_26_address0 { O 1 vector } relu_shiftx_buf_V_26_ce0 { O 1 bit } relu_shiftx_buf_V_26_we0 { O 1 bit } relu_shiftx_buf_V_26_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 403 \
    name relu_shifty_buf_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_26 \
    op interface \
    ports { relu_shifty_buf_V_26_address0 { O 1 vector } relu_shifty_buf_V_26_ce0 { O 1 bit } relu_shifty_buf_V_26_we0 { O 1 bit } relu_shifty_buf_V_26_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 404 \
    name relu_weight_buf_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_26 \
    op interface \
    ports { relu_weight_buf_V_26_address0 { O 1 vector } relu_weight_buf_V_26_ce0 { O 1 bit } relu_weight_buf_V_26_we0 { O 1 bit } relu_weight_buf_V_26_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 405 \
    name bn_weight_buf_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_26 \
    op interface \
    ports { bn_weight_buf_V_26_address0 { O 2 vector } bn_weight_buf_V_26_ce0 { O 1 bit } bn_weight_buf_V_26_we0 { O 1 bit } bn_weight_buf_V_26_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 406 \
    name bn_bias_buf_V_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_26 \
    op interface \
    ports { bn_bias_buf_V_26_address0 { O 2 vector } bn_bias_buf_V_26_ce0 { O 1 bit } bn_bias_buf_V_26_we0 { O 1 bit } bn_bias_buf_V_26_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 407 \
    name relu_shiftx_buf_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_27 \
    op interface \
    ports { relu_shiftx_buf_V_27_address0 { O 1 vector } relu_shiftx_buf_V_27_ce0 { O 1 bit } relu_shiftx_buf_V_27_we0 { O 1 bit } relu_shiftx_buf_V_27_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 408 \
    name relu_shifty_buf_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_27 \
    op interface \
    ports { relu_shifty_buf_V_27_address0 { O 1 vector } relu_shifty_buf_V_27_ce0 { O 1 bit } relu_shifty_buf_V_27_we0 { O 1 bit } relu_shifty_buf_V_27_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 409 \
    name relu_weight_buf_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_27 \
    op interface \
    ports { relu_weight_buf_V_27_address0 { O 1 vector } relu_weight_buf_V_27_ce0 { O 1 bit } relu_weight_buf_V_27_we0 { O 1 bit } relu_weight_buf_V_27_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 410 \
    name bn_weight_buf_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_27 \
    op interface \
    ports { bn_weight_buf_V_27_address0 { O 2 vector } bn_weight_buf_V_27_ce0 { O 1 bit } bn_weight_buf_V_27_we0 { O 1 bit } bn_weight_buf_V_27_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 411 \
    name bn_bias_buf_V_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_27 \
    op interface \
    ports { bn_bias_buf_V_27_address0 { O 2 vector } bn_bias_buf_V_27_ce0 { O 1 bit } bn_bias_buf_V_27_we0 { O 1 bit } bn_bias_buf_V_27_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 412 \
    name relu_shiftx_buf_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_28 \
    op interface \
    ports { relu_shiftx_buf_V_28_address0 { O 1 vector } relu_shiftx_buf_V_28_ce0 { O 1 bit } relu_shiftx_buf_V_28_we0 { O 1 bit } relu_shiftx_buf_V_28_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 413 \
    name relu_shifty_buf_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_28 \
    op interface \
    ports { relu_shifty_buf_V_28_address0 { O 1 vector } relu_shifty_buf_V_28_ce0 { O 1 bit } relu_shifty_buf_V_28_we0 { O 1 bit } relu_shifty_buf_V_28_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 414 \
    name relu_weight_buf_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_28 \
    op interface \
    ports { relu_weight_buf_V_28_address0 { O 1 vector } relu_weight_buf_V_28_ce0 { O 1 bit } relu_weight_buf_V_28_we0 { O 1 bit } relu_weight_buf_V_28_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 415 \
    name bn_weight_buf_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_28 \
    op interface \
    ports { bn_weight_buf_V_28_address0 { O 2 vector } bn_weight_buf_V_28_ce0 { O 1 bit } bn_weight_buf_V_28_we0 { O 1 bit } bn_weight_buf_V_28_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 416 \
    name bn_bias_buf_V_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_28 \
    op interface \
    ports { bn_bias_buf_V_28_address0 { O 2 vector } bn_bias_buf_V_28_ce0 { O 1 bit } bn_bias_buf_V_28_we0 { O 1 bit } bn_bias_buf_V_28_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 417 \
    name relu_shiftx_buf_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_29 \
    op interface \
    ports { relu_shiftx_buf_V_29_address0 { O 1 vector } relu_shiftx_buf_V_29_ce0 { O 1 bit } relu_shiftx_buf_V_29_we0 { O 1 bit } relu_shiftx_buf_V_29_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 418 \
    name relu_shifty_buf_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_29 \
    op interface \
    ports { relu_shifty_buf_V_29_address0 { O 1 vector } relu_shifty_buf_V_29_ce0 { O 1 bit } relu_shifty_buf_V_29_we0 { O 1 bit } relu_shifty_buf_V_29_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 419 \
    name relu_weight_buf_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_29 \
    op interface \
    ports { relu_weight_buf_V_29_address0 { O 1 vector } relu_weight_buf_V_29_ce0 { O 1 bit } relu_weight_buf_V_29_we0 { O 1 bit } relu_weight_buf_V_29_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 420 \
    name bn_weight_buf_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_29 \
    op interface \
    ports { bn_weight_buf_V_29_address0 { O 2 vector } bn_weight_buf_V_29_ce0 { O 1 bit } bn_weight_buf_V_29_we0 { O 1 bit } bn_weight_buf_V_29_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 421 \
    name bn_bias_buf_V_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_29 \
    op interface \
    ports { bn_bias_buf_V_29_address0 { O 2 vector } bn_bias_buf_V_29_ce0 { O 1 bit } bn_bias_buf_V_29_we0 { O 1 bit } bn_bias_buf_V_29_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 422 \
    name relu_shiftx_buf_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_30 \
    op interface \
    ports { relu_shiftx_buf_V_30_address0 { O 1 vector } relu_shiftx_buf_V_30_ce0 { O 1 bit } relu_shiftx_buf_V_30_we0 { O 1 bit } relu_shiftx_buf_V_30_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 423 \
    name relu_shifty_buf_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_30 \
    op interface \
    ports { relu_shifty_buf_V_30_address0 { O 1 vector } relu_shifty_buf_V_30_ce0 { O 1 bit } relu_shifty_buf_V_30_we0 { O 1 bit } relu_shifty_buf_V_30_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 424 \
    name relu_weight_buf_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_30 \
    op interface \
    ports { relu_weight_buf_V_30_address0 { O 1 vector } relu_weight_buf_V_30_ce0 { O 1 bit } relu_weight_buf_V_30_we0 { O 1 bit } relu_weight_buf_V_30_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 425 \
    name bn_weight_buf_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_30 \
    op interface \
    ports { bn_weight_buf_V_30_address0 { O 2 vector } bn_weight_buf_V_30_ce0 { O 1 bit } bn_weight_buf_V_30_we0 { O 1 bit } bn_weight_buf_V_30_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 426 \
    name bn_bias_buf_V_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_30 \
    op interface \
    ports { bn_bias_buf_V_30_address0 { O 2 vector } bn_bias_buf_V_30_ce0 { O 1 bit } bn_bias_buf_V_30_we0 { O 1 bit } bn_bias_buf_V_30_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 427 \
    name relu_shiftx_buf_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shiftx_buf_V_31 \
    op interface \
    ports { relu_shiftx_buf_V_31_address0 { O 1 vector } relu_shiftx_buf_V_31_ce0 { O 1 bit } relu_shiftx_buf_V_31_we0 { O 1 bit } relu_shiftx_buf_V_31_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shiftx_buf_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 428 \
    name relu_shifty_buf_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_shifty_buf_V_31 \
    op interface \
    ports { relu_shifty_buf_V_31_address0 { O 1 vector } relu_shifty_buf_V_31_ce0 { O 1 bit } relu_shifty_buf_V_31_we0 { O 1 bit } relu_shifty_buf_V_31_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_shifty_buf_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 429 \
    name relu_weight_buf_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename relu_weight_buf_V_31 \
    op interface \
    ports { relu_weight_buf_V_31_address0 { O 1 vector } relu_weight_buf_V_31_ce0 { O 1 bit } relu_weight_buf_V_31_we0 { O 1 bit } relu_weight_buf_V_31_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'relu_weight_buf_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 430 \
    name bn_weight_buf_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_weight_buf_V_31 \
    op interface \
    ports { bn_weight_buf_V_31_address0 { O 2 vector } bn_weight_buf_V_31_ce0 { O 1 bit } bn_weight_buf_V_31_we0 { O 1 bit } bn_weight_buf_V_31_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_weight_buf_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 431 \
    name bn_bias_buf_V_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename bn_bias_buf_V_31 \
    op interface \
    ports { bn_bias_buf_V_31_address0 { O 2 vector } bn_bias_buf_V_31_ce0 { O 1 bit } bn_bias_buf_V_31_we0 { O 1 bit } bn_bias_buf_V_31_d0 { O 11 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'bn_bias_buf_V_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name conv_weight_3x3_all_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_weight_3x3_all_V \
    op interface \
    ports { m_axi_conv_weight_3x3_all_V_AWVALID { O 1 bit } m_axi_conv_weight_3x3_all_V_AWREADY { I 1 bit } m_axi_conv_weight_3x3_all_V_AWADDR { O 32 vector } m_axi_conv_weight_3x3_all_V_AWID { O 1 vector } m_axi_conv_weight_3x3_all_V_AWLEN { O 32 vector } m_axi_conv_weight_3x3_all_V_AWSIZE { O 3 vector } m_axi_conv_weight_3x3_all_V_AWBURST { O 2 vector } m_axi_conv_weight_3x3_all_V_AWLOCK { O 2 vector } m_axi_conv_weight_3x3_all_V_AWCACHE { O 4 vector } m_axi_conv_weight_3x3_all_V_AWPROT { O 3 vector } m_axi_conv_weight_3x3_all_V_AWQOS { O 4 vector } m_axi_conv_weight_3x3_all_V_AWREGION { O 4 vector } m_axi_conv_weight_3x3_all_V_AWUSER { O 1 vector } m_axi_conv_weight_3x3_all_V_WVALID { O 1 bit } m_axi_conv_weight_3x3_all_V_WREADY { I 1 bit } m_axi_conv_weight_3x3_all_V_WDATA { O 512 vector } m_axi_conv_weight_3x3_all_V_WSTRB { O 64 vector } m_axi_conv_weight_3x3_all_V_WLAST { O 1 bit } m_axi_conv_weight_3x3_all_V_WID { O 1 vector } m_axi_conv_weight_3x3_all_V_WUSER { O 1 vector } m_axi_conv_weight_3x3_all_V_ARVALID { O 1 bit } m_axi_conv_weight_3x3_all_V_ARREADY { I 1 bit } m_axi_conv_weight_3x3_all_V_ARADDR { O 32 vector } m_axi_conv_weight_3x3_all_V_ARID { O 1 vector } m_axi_conv_weight_3x3_all_V_ARLEN { O 32 vector } m_axi_conv_weight_3x3_all_V_ARSIZE { O 3 vector } m_axi_conv_weight_3x3_all_V_ARBURST { O 2 vector } m_axi_conv_weight_3x3_all_V_ARLOCK { O 2 vector } m_axi_conv_weight_3x3_all_V_ARCACHE { O 4 vector } m_axi_conv_weight_3x3_all_V_ARPROT { O 3 vector } m_axi_conv_weight_3x3_all_V_ARQOS { O 4 vector } m_axi_conv_weight_3x3_all_V_ARREGION { O 4 vector } m_axi_conv_weight_3x3_all_V_ARUSER { O 1 vector } m_axi_conv_weight_3x3_all_V_RVALID { I 1 bit } m_axi_conv_weight_3x3_all_V_RREADY { O 1 bit } m_axi_conv_weight_3x3_all_V_RDATA { I 512 vector } m_axi_conv_weight_3x3_all_V_RLAST { I 1 bit } m_axi_conv_weight_3x3_all_V_RID { I 1 vector } m_axi_conv_weight_3x3_all_V_RUSER { I 1 vector } m_axi_conv_weight_3x3_all_V_RRESP { I 2 vector } m_axi_conv_weight_3x3_all_V_BVALID { I 1 bit } m_axi_conv_weight_3x3_all_V_BREADY { O 1 bit } m_axi_conv_weight_3x3_all_V_BRESP { I 2 vector } m_axi_conv_weight_3x3_all_V_BID { I 1 vector } m_axi_conv_weight_3x3_all_V_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name conv_weight_3x3_all_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_weight_3x3_all_V_offset \
    op interface \
    ports { conv_weight_3x3_all_V_offset { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name weight_3x3_index \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weight_3x3_index \
    op interface \
    ports { weight_3x3_index { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name weights_all_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_all_V_offset \
    op interface \
    ports { weights_all_V_offset { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name weights_all_index \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_all_index \
    op interface \
    ports { weights_all_index { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


