![](https://raw.githubusercontent.com/FPGAwars/iceSRegs/main/wiki/Logo/iceSReg-collection-github.png)


# icesregs Collection

[![Icestudio][icestudio-image]][icestudio-url]
![Version][version-image]


Shift registers


## License

Licensed under [GPL-2.0](https://opensource.org/licenses/GPL-2.0).

## Install

For installing and using this colection in Icestudio follow these steps:

* Download the collection: [stable](https://github.com/FPGAwars/iceSRegs/archive/refs/tags/v0.1.0.zip) or [development](https://github.com/FPGAwars/iceSRegs/archive/refs/heads/master.zip)
* Install the collection: *Tools > Collections > Add*
* Select the collection: *Select > Collection*


## Blocks
* **Left**
* **Left-Right**
  * **SLR**
    * **02-bits**
      * SLR-ld-rst
      * SLR-ld
      * SLR-rst
      * SLR
  * **Sys**
    * **02-bits**
      * Sys-SLR-ld-rst
      * Sys-SLR-ld
      * Sys-SLR-rst
      * Sys-SLR
  * **SL**
    * **02-bits**
      * SL02-ld-rst
      * SL02-ld
      * SL02-rst
      * SL02
  * **Sys**
    * **02-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
      * **Blocks**
        * Sys-SL-imp1
        * Sys-SL-imp2
        * Sys-SL-ld-imp1
        * Sys-SL-ld-imp2
        * Sys-SL-ld-rst-imp1
        * Sys-SL-ld-rst-imp2
        * Sys-SL-rst-imp1
        * Sys-SL-rst-imp2
    * **03-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **04-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
      * **Blocks**
        * Sys-SL4-imp1
        * Sys-SL4-imp2
        * Sys-SL4-ld-imp1
        * Sys-SL4-ld-imp2
        * Sys-SL4-ld-rst-imp1
        * Sys-SL4-ld-rst-imp2
        * Sys-SL4-rst-imp1
        * Sys-SL4-rst-imp2
    * **05-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **06-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **07-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **08-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
      * **Blocks**
        * Sys-SL-imp1
        * Sys-SL-ld-imp1
        * Sys-SL-ld-rst-imp1
        * Sys-SL-rst-imp1
    * **09-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **10-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **11-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **12-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **16-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
      * **Blocks**
        * Sys-SL-imp1
        * Sys-SL-ld-imp1
        * Sys-SL-ld-rst-imp1
        * Sys-SL-rst-imp1
    * **32-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
      * **Blocks**
        * Sys-SL-imp1
        * Sys-SL-ld-imp1
        * Sys-SL-ld-rst-imp1
        * Sys-SL-rst-imp1
* **Right**
  * **SR**
  * **SR-temp**
    * **02-bits**
      * SR02-ld-rst
      * SR02-ld
      * SR02-rst
      * SR02
      * **Blocks**
        * SR02-imp1
        * SR02-imp2
        * SR02-ld-imp1
        * SR02-ld-imp2
        * SR02-ld-rst-imp1
        * SR02-ld-rst-imp2
        * SR02-rst-imp1
        * SR02-rst-imp2
    * **03-bits**
      * SR03-ld-rst
      * SR03-ld
      * SR03-rst
      * SR03
    * **04-bits**
      * SR04-ld-rst
      * SR04-ld
      * SR04-rst
      * SR04
      * **Blocks**
        * SR04-imp1
        * SR04-imp2
        * SR04-ld-imp1
        * SR04-ld-imp2
        * SR04-ld-rst-imp1
        * SR04-ld-rst-imp2
        * SR04-rst-imp1
        * SR04-rst-imp2
    * **05-bits**
      * SR05-ld-rst
      * SR05-ld
      * SR05-rst
      * SR05
    * **06-bits**
      * SR06-ld-rst
      * SR06-ld
      * SR06-rst
      * SR06
    * **07-bits**
      * SR07-ld-rst
      * SR07-ld
      * SR07-rst
      * SR07
    * **08-bits**
      * SR08-ld-rst
      * SR08-ld
      * SR08-rst
      * SR08
      * **Blocks**
        * SR08-imp1
        * SR08-ld-imp1
        * SR08-ld-rst-imp1
        * SR08-rst-imp1
    * **09-bits**
      * SR09-ld-rst
      * SR09-ld
      * SR09-rst
      * SR09
    * **10-bits**
      * SR10-ld-rst
      * SR10-ld
      * SR10-rst
      * SR10
    * **11-bits**
      * SR11-ld-rst
      * SR11-ld
      * SR11-rst
      * SR11
    * **12-bits**
      * SR12-ld-rst
      * SR12-ld
      * SR12-rst
      * SR12
    * **16-bits**
      * SR16-ld-rst
      * SR16-ld
      * SR16-rst
      * SR16
      * **Blocks**
        * SR16-imp1
        * SR16-ld-imp1
        * SR16-ld-rst-imp1
        * SR16-rst-imp1
    * **32-bits**
      * SR32-ld-rst
      * SR32-ld
      * SR32-rst
      * SR32
      * **Blocks**
        * SR32-imp1
        * SR32-ld-imp1
        * SR32-ld-rst-imp1
        * SR32-rst-imp1
  * **Sys-SR**
    * 02-Sys-SR
    * 03-Sys-SR
    * 04-Sys-SR
    * 05-Sys-SR
    * 06-Sys-SR
    * 07-Sys-SR
    * 08-Sys-SR
    * 09-Sys-SR
    * 10-Sys-SR
    * 11-Sys-SR
    * 12-Sys-SR
    * 13-Sys-SR
    * 14-Sys-SR
    * 15-Sys-SR
    * 16-Sys-SR
    * 17-Sys-SR
    * 18-Sys-SR
    * 19-Sys-SR
    * 20-Sys-SR
    * 21-Sys-SR
    * 22-Sys-SR
    * 23-Sys-SR
    * 24-Sys-SR
    * 25-Sys-SR
    * 26-Sys-SR
    * 27-Sys-SR
    * 28-Sys-SR
    * 29-Sys-SR
    * 30-Sys-SR
    * 31-Sys-SR
    * 32-Sys-SR
  * **Sys-SR-ld**
    * 02-Sys-SR-ld
    * 03-Sys-SR-ld
    * 04-Sys-SR-ld
    * 05-Sys-SR-ld
    * 06-Sys-SR-ld
    * 07-Sys-SR-ld
    * 08-Sys-SR-ld
    * 09-Sys-SR-ld
    * 10-Sys-SR-ld
    * 11-Sys-SR-ld
    * 12-Sys-SR-ld
    * 13-Sys-SR-ld
    * 14-Sys-SR-ld
    * 15-Sys-SR-ld
    * 16-Sys-SR-ld
    * 17-Sys-SR-ld
    * 18-Sys-SR-ld
    * 19-Sys-SR-ld
    * 20-Sys-SR-ld
    * 21-Sys-SR-ld
    * 22-Sys-SR-ld
    * 23-Sys-SR-ld
    * 24-Sys-SR-ld
    * 25-Sys-SR-ld
    * 26-Sys-SR-ld
    * 27-Sys-SR-ld
    * 28-Sys-SR-ld
    * 29-Sys-SR-ld
    * 30-Sys-SR-ld
    * 31-Sys-SR-ld
    * 32-Sys-SR-ld
  * **Sys-SR-ld-rst**
    * 02-Sys-SR-ld-rst
    * 03-Sys-SR-ld-rst
    * 04-Sys-SR-ld-rst
    * 05-Sys-SR-ld-rst
    * 06-Sys-SR-ld-rst
    * 07-Sys-SR-ld-rst
    * 08-Sys-SR-ld-rst
    * 09-Sys-SR-ld-rst
    * 10-Sys-SR-ld-rst
    * 11-Sys-SR-ld-rst
    * 12-Sys-SR-ld-rst
    * 13-Sys-SR-ld-rst
    * 14-Sys-SR-ld-rst
    * 15-Sys-SR-ld-rst
    * 16-Sys-SR-ld-rst
    * 17-Sys-SR-ld-rst
    * 18-Sys-SR-ld-rst
    * 19-Sys-SR-ld-rst
    * 20-Sys-SR-ld-rst
    * 21-Sys-SR-ld-rst
    * 22-Sys-SR-ld-rst
    * 23-Sys-SR-ld-rst
    * 24-Sys-SR-ld-rst
    * 25-Sys-SR-ld-rst
    * 26-Sys-SR-ld-rst
    * 27-Sys-SR-ld-rst
    * 28-Sys-SR-ld-rst
    * 29-Sys-SR-ld-rst
    * 30-Sys-SR-ld-rst
    * 31-Sys-SR-ld-rst
    * 32-Sys-SR-ld-rst
    * **Blocks**
      * 02-Sys-SR-ld-rst-imp1
      * 02-Sys-SR-ld-rst-imp2
      * 04-Sys-SR-ld-rst-imp1
      * 04-Sys-SR-ld-rst-imp2
      * 08-Sys-SR-ld-rst-imp1
      * 16-Sys-SR-ld-rst-imp1
      * 32-Sys-SR-ld-rst
    * **Blocks**
      * 02-Sys-SR-ld-imp1
      * 02-Sys-SR-ld-imp2
      * 04-Sys-SR-ld-imp1
      * 04-Sys-SR-ld-imp2
      * 08-Sys-SR-ld-imp1
      * 16-Sys-SR-ld-imp1
      * 32-Sys-SR-ld-imp1
  * **Sys-SR-rst**
    * 02-Sys-SR-rst
    * 03-Sys-SR-rst
    * 04-Sys-SR-rst
    * 05-Sys-SR-rst
    * 06-Sys-SR-rst
    * 07-Sys-SR-rst
    * 08-Sys-SR-rst
    * 09-Sys-SR-rst
    * 10-Sys-SR-rst
    * 11-Sys-SR-rst
    * 12-Sys-SR-rst
    * 13-Sys-SR-rst
    * 14-Sys-SR-rst
    * 15-Sys-SR-rst
    * 16-Sys-SR-rst
    * 17-Sys-SR-rst
    * 18-Sys-SR-rst
    * 19-Sys-SR-rst
    * 20-Sys-SR-rst
    * 21-Sys-SR-rst
    * 22-Sys-SR-rst
    * 23-Sys-SR-rst
    * 24-Sys-SR-rst
    * 25-Sys-SR-rst
    * 26-Sys-SR-rst
    * 27-Sys-SR-rst
    * 28-Sys-SR-rst
    * 29-Sys-SR-rst
    * 30-Sys-SR-rst
    * 31-Sys-SR-rst
    * 32-Sys-SR-rst
    * **Blocks**
      * 02-Sys-SR-rst-imp1
      * 02-Sys-SR-rst-imp2
      * 04-Sys-SR4-rst-imp1
      * 04-Sys-SR4-rst-imp2
      * 08-Sys-SR-rst-imp1
      * 16-Sys-SR-rst-imp1
      * 32-Sys-SR-rst-imp1
    * **Blocks**
      * 02-Sys-SR-imp1
      * 02-Sys-SR-imp2
      * 04-Sys-SR-imp1
      * 04-Sys-SR-imp2
      * 08-Sys-SR-imp1
      * 08-Sys-SR-imp2
      * 16-Sys-SR-imp1
      * 32-Sys-SR-imp1

## Examples
* 00-Index
* **01-Sys-SR-2bits-unary-counter**
  * **Alhambra-II**
    * 01-Sys-SR-2bits-unary-counter
* **02-Sys-SR-8bits-unary-counter**
  * **Alhambra-II**
    * 02-Sys-SR-8bits-unary-counter
* **03-Sys-SR-rst**
  * **Alhambra-II**
    * 03-Sys-SR-rst-2bits-module-3-unary-counter
* **04-Sys-SR-ld-paralell-serial**
  * **Alhambra-II**
    * 04-Sys-SR-ld-paralell-serial
* **05-Sys-SR-ld-paralell-serial**
  * **Alhambra-II**
    * 05-Sys-SR-ld-serial-paralell
* **06-Sys-SR-ld-serial-addition**
  * **Alhambra-II**
    * 06-Sys-SR-ld-serial-addition
* **07-SR-manual-unary-counter**
  * **Alhambra-II**
    * 07-SR-manual-unary-counter
* **08-SR-rst-module5-unary-counter**
  * **Alhambra-II**
    * 08-SR-rst-module5-unary
* **09-SR-ld-serial-tx-rx**
  * **Alhambra-II**
    * 09-SR-ld-serial-tx
* **10-SR-ld-rst-serial-tx-rx-loop**
  * **Alhambra-II**
    * 10-SR-ld-rst-serial-tx-rx-loop

## Authors
* [Juan Gonzalez-Gomez (Obijuan)](https://github.com/Obijuan)



-------
![](https://raw.githubusercontent.com/FPGAwars/iceSRegs/main/wiki/Logo/iceSReg-banner.png)


<!-- Badges -->
[icestudio-image]: https://img.shields.io/badge/collection-icestudio-blue.svg
[icestudio-url]: https://github.com/FPGAwars/icestudio
[version-image]: https://img.shields.io/badge/version-v0.1.0-orange.svg
