// Seed: 273928981
module module_0;
  wire id_1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    input wor id_0,
    output wire id_1,
    input supply0 _id_2[id_2 : {  1  }],
    output supply0 id_3
);
  wire id_5;
  assign id_5 = id_5;
  buf primCall (id_1, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd62,
    parameter id_3 = 32'd24
) (
    input tri1 _id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 _id_3,
    input tri void id_4,
    output supply1 id_5,
    input wire id_6
    , id_9,
    input wand id_7[-1 : (  id_0  )]
);
  assign id_9 = id_9 < id_6;
  module_0 modCall_1 ();
  logic [7:0][-1 : -1][id_3 : 1 'b0] id_10;
  ;
  assign id_2 = id_10;
endmodule
