<!DOCTYPE html>
<!-- saved from url=(0057)https://en.wikipedia.org/wiki/Haswell_(microarchitecture) -->
<html class="client-js gr__en_wikipedia_org ve-not-available" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<title>Haswell (microarchitecture) - Wikipedia</title>
<script>document.documentElement.className=document.documentElement.className.replace(/(^|\s)client-nojs(\s|$)/,"$1client-js$2");RLCONF={"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Haswell_(microarchitecture)","wgTitle":"Haswell (microarchitecture)","wgCurRevisionId":899723114,"wgRevisionId":899723114,"wgArticleId":18782613,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 errors: external links","CS1 Chinese-language sources (zh)","Articles with short description","Intel x86 microprocessors","Intel microarchitectures","Transactional memory"],"wgBreakFrames":!1,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan"
,"Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Haswell_(microarchitecture)","wgRelevantArticleId":18782613,"wgRequestId":"XSYLAgpAICgAACrMhxIAAACV","wgCSPNonce":!1,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgPoweredByHHVM":!0,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q59069","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.gadget.charinsert-styles":"ready","ext.globalCssJs.user.styles":"ready",
"ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","jquery.tablesorter.styles":"ready","mediawiki.toc.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","ext.3d.styles":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","mediawiki.page.ready","jquery.tablesorter","mediawiki.toc","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons",
"ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.tokens@0tffind",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="./haswell_files/load.php">
<script async="" src="./haswell_files/load(1).php"></script>
<style>
.mw-editfont-monospace{font-family:monospace,monospace}.mw-editfont-sans-serif{font-family:sans-serif}.mw-editfont-serif{font-family:serif} .mw-editfont-monospace,.mw-editfont-sans-serif,.mw-editfont-serif{font-size:13px; }.mw-editfont-monospace.oo-ui-textInputWidget,.mw-editfont-sans-serif.oo-ui-textInputWidget,.mw-editfont-serif.oo-ui-textInputWidget{font-size:inherit}.mw-editfont-monospace > .oo-ui-inputWidget-input,.mw-editfont-sans-serif > .oo-ui-inputWidget-input,.mw-editfont-serif > .oo-ui-inputWidget-input{font-size:13px}
.mw-ui-button{background-color:#f8f9fa;color:#222222;display:inline-block;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;min-width:4em;max-width:28.75em;margin:0;padding:0.57142857em 0.9375em;border:1px solid #a2a9b1;border-radius:2px;cursor:pointer;vertical-align:middle;font-family:inherit;font-size:1em;font-weight:bold;line-height:1;text-align:center;-webkit-appearance:none;*display:inline; zoom:1}.mw-ui-button:visited{color:#222222}.mw-ui-button:hover{background-color:#ffffff;color:#444444;border-color:#a2a9b1}.mw-ui-button:focus{background-color:#ffffff;color:#222222;border-color:#3366cc;box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff;outline-width:0}.mw-ui-button:focus::-moz-focus-inner{border-color:transparent;padding:0}.mw-ui-button:active,.mw-ui-button.is-on{background-color:#c8ccd1;color:#000000;border-color:#72777d;box-shadow:none}.mw-ui-button:disabled{background-color:#c8ccd1;color:#ffffff;border-color:#c8ccd1;cursor:default}.mw-ui-button:disabled:hover,.mw-ui-button:disabled:active{background-color:#c8ccd1;color:#ffffff;box-shadow:none;border-color:#c8ccd1}.mw-ui-button:not(:disabled){-webkit-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;-moz-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms}.mw-ui-button.mw-ui-quiet,.mw-ui-button.mw-ui-quiet.mw-ui-progressive,.mw-ui-button.mw-ui-quiet.mw-ui-destructive{background-color:transparent;color:#222222;border-color:transparent}.mw-ui-button.mw-ui-quiet:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:hover{background-color:transparent;color:#444444;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:active{background-color:transparent;color:#000000;border-color:transparent}.mw-ui-button.mw-ui-quiet:focus,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:focus,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:focus{background-color:transparent;color:#222222;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled,.mw-ui-button.mw-ui-quiet:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-quiet:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:active{background-color:transparent;color:#72777d;border-color:transparent}.mw-ui-button.mw-ui-progressive{background-color:#3366cc;color:#fff;border:1px solid #3366cc}.mw-ui-button.mw-ui-progressive:hover{background-color:#447ff5;border-color:#447ff5}.mw-ui-button.mw-ui-progressive:focus{box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-progressive:active,.mw-ui-button.mw-ui-progressive.is-on{background-color:#2a4b8d;border-color:#2a4b8d;box-shadow:none}.mw-ui-button.mw-ui-progressive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-progressive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-progressive.mw-ui-quiet{color:#3366cc}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:hover{background-color:transparent;color:#447ff5}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:active{color:#2a4b8d}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:focus{background-color:transparent;color:#3366cc}.mw-ui-button.mw-ui-destructive{background-color:#dd3333;color:#fff;border:1px solid #dd3333}.mw-ui-button.mw-ui-destructive:hover{background-color:#ff4242;border-color:#ff4242}.mw-ui-button.mw-ui-destructive:focus{box-shadow:inset 0 0 0 1px #dd3333,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-destructive:active,.mw-ui-button.mw-ui-destructive.is-on{background-color:#b32424;border-color:#b32424;box-shadow:none}.mw-ui-button.mw-ui-destructive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-destructive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-destructive.mw-ui-quiet{color:#dd3333}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:hover{background-color:transparent;color:#ff4242}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:active{color:#b32424}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:focus{background-color:transparent;color:#dd3333}.mw-ui-button.mw-ui-big{font-size:1.3em}.mw-ui-button.mw-ui-block{display:block;width:100%;margin-left:auto;margin-right:auto}input.mw-ui-button::-moz-focus-inner,button.mw-ui-button::-moz-focus-inner{margin-top:-1px;margin-bottom:-1px}a.mw-ui-button{text-decoration:none}a.mw-ui-button:hover,a.mw-ui-button:focus{text-decoration:none}.mw-ui-button-group > *{min-width:48px;border-radius:0;float:left}.mw-ui-button-group > *:first-child{border-top-left-radius:2px;border-bottom-left-radius:2px}.mw-ui-button-group > *:not(:first-child){border-left:0}.mw-ui-button-group > *:last-child{border-top-right-radius:2px;border-bottom-right-radius:2px}.mw-ui-button-group .is-on .button{cursor:default}
.mw-ui-icon{position:relative;line-height:1.5em;min-height:1.5em;min-width:1.5em}span.mw-ui-icon{display:inline-block}.mw-ui-icon.mw-ui-icon-element{text-indent:-999px;overflow:hidden;width:3.5em;min-width:3.5em;max-width:3.5em}.mw-ui-icon.mw-ui-icon-element:before{left:0;right:0;position:absolute;margin:0 1em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large{width:4.625em;min-width:4.625em;max-width:4.625em;line-height:4.625em;min-height:4.625em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large:before{min-height:4.625em}.mw-ui-icon.mw-ui-icon-before:before,.mw-ui-icon.mw-ui-icon-element:before{background-position:50% 50%;background-repeat:no-repeat;background-size:100% auto;float:left;display:block;min-height:1.5em;content:''}.mw-ui-icon.mw-ui-icon-before:before{position:relative;width:1.5em;margin-right:1em}.mw-ui-icon.mw-ui-icon-small:before{background-size:66.67% auto}
.cite-accessibility-label{ top:-99999px;clip:rect(1px 1px 1px 1px); clip:rect(1px,1px,1px,1px); position:absolute !important;padding:0 !important;border:0 !important;height:1px !important;width:1px !important; overflow:hidden}:target .mw-cite-targeted-backlink{font-weight:bold}.mw-cite-up-arrow-backlink{display:none}:target .mw-cite-up-arrow-backlink{display:inline}:target .mw-cite-up-arrow{display:none}
.ve-init-mw-progressBarWidget{height:1em;overflow:hidden;margin:0 25%}.ve-init-mw-progressBarWidget-bar{height:1em;width:0} .ve-init-mw-progressBarWidget{height:0.75em;border:1px solid #36c;background:#fff;border-radius:2px;box-shadow:0 0.1em 0 0 rgba(0,0,0,0.15)}.ve-init-mw-progressBarWidget-bar{height:0.75em;background:#36c}
.wp-teahouse-question-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}#wp-th-question-ask{float:right}.wp-teahouse-ask a.external{background-image:none !important}.wp-teahouse-respond-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}.wp-th-respond{float:right}.wp-teahouse-respond a.external{background-image:none !important}
.rt-tooltip{position:absolute;z-index:100;max-width:350px;background:#fff;color:#222;font-size:13px;line-height:1.5em;border:1px solid #c8ccd1;border-radius:3px;-webkit-box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);overflow-wrap:break-word}.rt-tooltip.rt-tooltip-insideWindow{z-index:110}.rt-tooltipContent{padding:8px 11px}.rt-tooltip-above .rt-tooltipContent{margin-bottom:-8px;padding-bottom:16px}.rt-tooltip-below .rt-tooltipContent{margin-top:-10px;padding-top:18px}.rt-tooltipTail,.rt-tooltipTail:after{position:absolute;width:12px;height:12px}.rt-tooltipTail{background:#c8ccd1;background:-webkit-linear-gradient(bottom left,#c8ccd1 50%,rgba(0,0,0,0) 50%);background:linear-gradient(to top right,#c8ccd1 50%,rgba(0,0,0,0) 50%)}.rt-tooltipTail:after{content:"";background:#fff;bottom:1px;left:1px}.rt-tooltip-above .rt-tooltipTail{-webkit-transform:rotate(-45deg);transform:rotate(-45deg);-webkit-transform-origin:100% 100%;transform-origin:100% 100%;bottom:0;left:15px}.rt-tooltip-below .rt-tooltipTail{-webkit-transform:rotate(135deg);transform:rotate(135deg);-webkit-transform-origin:0 0;transform-origin:0 0;top:0;left:27px}.rt-settingsLink{background-image:linear-gradient(transparent,transparent),url(data:image/svg+xml,%3C%3Fxml%20version%3D%221.0%22%20encoding%3D%22utf-8%22%3F%3E%0D%0A%3Csvg%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%20viewBox%3D%220%200%2024%2024%22%3E%0D%0A%20%20%20%20%3Cpath%20fill%3D%22%23555%22%20d%3D%22M20%2014.5v-2.9l-1.8-.3c-.1-.4-.3-.8-.6-1.4l1.1-1.5-2.1-2.1-1.5%201.1c-.5-.3-1-.5-1.4-.6L13.5%205h-2.9l-.3%201.8c-.5.1-.9.3-1.4.6L7.4%206.3%205.3%208.4l1%201.5c-.3.5-.4.9-.6%201.4l-1.7.2v2.9l1.8.3c.1.5.3.9.6%201.4l-1%201.5%202.1%202.1%201.5-1c.4.2.9.4%201.4.6l.3%201.8h3l.3-1.8c.5-.1.9-.3%201.4-.6l1.5%201.1%202.1-2.1-1.1-1.5c.3-.5.5-1%20.6-1.4l1.5-.3zM12%2016c-1.7%200-3-1.3-3-3s1.3-3%203-3%203%201.3%203%203-1.3%203-3%203z%22%2F%3E%0D%0A%3C%2Fsvg%3E);float:right;cursor:pointer;margin:-4px -4px 0 8px;height:24px;width:24px;border-radius:2px;background-position:center center;background-repeat:no-repeat;background-size:24px 24px}.rt-settingsLink:hover{background-color:#eee}.rt-target{background-color:#def}.rt-enableSelect{font-weight:bold}.rt-settingsFormSeparator{margin:0.85714286em 0}.rt-numberInput.rt-numberInput{width:150px}.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField{margin-top:1.64285714em}.rt-disabledHelp{border-collapse:collapse}.rt-disabledHelp td{padding:0}.rt-disabledNote.rt-disabledNote{vertical-align:bottom;padding-left:0.36em;font-weight:bold}@-webkit-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-moz-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-webkit-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@-moz-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}.rt-fade-in-up{-webkit-animation:rt-fade-in-up 0.2s ease forwards;-moz-animation:rt-fade-in-up 0.2s ease forwards;animation:rt-fade-in-up 0.2s ease forwards }.rt-fade-in-down{-webkit-animation:rt-fade-in-down 0.2s ease forwards;-moz-animation:rt-fade-in-down 0.2s ease forwards;animation:rt-fade-in-down 0.2s ease forwards }.rt-fade-out-down{-webkit-animation:rt-fade-out-down 0.2s ease forwards;-moz-animation:rt-fade-out-down 0.2s ease forwards;animation:rt-fade-out-down 0.2s ease forwards }.rt-fade-out-up{-webkit-animation:rt-fade-out-up 0.2s ease forwards;-moz-animation:rt-fade-out-up 0.2s ease forwards;animation:rt-fade-out-up 0.2s ease forwards }
.suggestions{overflow:hidden;position:absolute;top:0;left:0;width:0;border:0;z-index:1099;padding:0;margin:-1px 0 0 0}.suggestions-special{position:relative;background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;margin:0;margin-top:-2px;display:none;padding:0.25em 0.25em;line-height:1.25em}.suggestions-results{background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;padding:0;margin:0}.suggestions-result{color:#000;margin:0;line-height:1.5em;padding:0.01em 0.25em;text-align:left; overflow:hidden;text-overflow:ellipsis;white-space:nowrap}.suggestions-result-current{background-color:#2a4b8d;color:#fff}.suggestions-special .special-label{color:#72777d;text-align:left}.suggestions-special .special-query{color:#000;font-style:italic;text-align:left}.suggestions-special .special-hover{background-color:#c8ccd1}.suggestions-result-current .special-label,.suggestions-result-current .special-query{color:#fff}.highlight{font-weight:bold}
@media screen {
	.tochidden,.toctoggle{-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.toctoggle{font-size:94%}}
@media print {
	.toc.tochidden,.toctoggle{display:none}}
@-webkit-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-webkit-transform:translateY(-20px)}100%{opacity:1;-webkit-transform:translateY(0)}}@-moz-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-moz-transform:translateY(-20px)}100%{opacity:1;-moz-transform:translateY(0)}}@-o-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-o-transform:translateY(-20px)}100%{opacity:1;-o-transform:translateY(0)}}@keyframes centralAuthPPersonalAnimation{0%{opacity:0;transform:translateY(-20px)}100%{opacity:1;transform:translateY(0)}}.centralAuthPPersonalAnimation{-webkit-animation-duration:1s;-moz-animation-duration:1s;-o-animation-duration:1s;animation-duration:1s;-webkit-animation-fill-mode:both;-moz-animation-fill-mode:both;-o-animation-fill-mode:both;animation-fill-mode:both;-webkit-animation-name:centralAuthPPersonalAnimation;-moz-animation-name:centralAuthPPersonalAnimation;-o-animation-name:centralAuthPPersonalAnimation;animation-name:centralAuthPPersonalAnimation}
@media print{#centralNotice{display:none}}.cn-closeButton{display:inline-block;zoom:1;background:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAUBAMAAAB/pwA+AAAAElBMVEUAAAAQEBDPz88AAABAQEDv7+9oe1vvAAAABnRSTlMA3rLe3rJS22KzAAAARElEQVQI12PAAUIUQCSTK5BwFgIxFU1AhKECUFAYKAAioXwwBeZChMGCEGGQIFQYJohgIhQgtCEMQ7ECYTHCOciOxA4AADgJTXIb9s8AAAAASUVORK5CYII=) no-repeat;background:url(/w/extensions/CentralNotice/resources/ext.centralNotice.display/images/close.png?8e3d8) no-repeat!ie;width:20px;height:20px;text-indent:20px;white-space:nowrap;overflow:hidden}
.uls-menu{border-radius:2px; font-size:medium}.uls-search,.uls-language-settings-close-block{border-top-right-radius:2px;border-top-left-radius:2px}.uls-language-list{border-bottom-right-radius:2px;border-bottom-left-radius:2px}.uls-menu.callout:before,.uls-menu.callout:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.uls-menu.callout.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.uls-menu.callout.selector-right:after{ border-left:10px solid #fff; right:-10px}.uls-menu.callout.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.uls-menu.callout.selector-left:after{ border-right:10px solid #fff; left:-10px}.uls-ui-languages button{margin:5px 15px 5px 0;white-space:nowrap;overflow:hidden}.uls-search-wrapper-wrapper{position:relative;padding-left:40px;margin-top:5px;margin-bottom:5px}.uls-icon-back{background:transparent url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.png?90e9b) no-repeat scroll center center;background-image:-webkit-linear-gradient(transparent,transparent),url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.svg?e226b);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2224%22 height=%2224%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2354595d%22 d=%22M7 13.1l8.9 8.9c.8-.8.8-2 0-2.8l-6.1-6.1 6-6.1c.8-.8.8-2 0-2.8L7 13.1z%22/%3E %3C/svg%3E");background-size:28px;background-position:center center;height:32px;width:40px;display:block;position:absolute;left:0;border-right:1px solid #c8ccd1;opacity:0.8}.uls-icon-back:hover{opacity:1;cursor:pointer}.uls-menu .uls-no-results-view .uls-no-found-more{background-color:#fff}.uls-menu .uls-no-results-view h3{padding:0 28px;margin:0;color:#54595d;font-size:1em;font-weight:normal}  .skin-vector .uls-menu{border-color:#c8ccd1;-webkit-box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);font-size:0.875em}.skin-vector .uls-search{border-bottom-color:#c8ccd1}.skin-vector .uls-search-label{opacity:0.51;-webkit-transition:opacity 250ms;-moz-transition:opacity 250ms;transition:opacity 250ms}.skin-vector .uls-search-wrapper:hover .uls-search-label{opacity:0.87}.skin-vector .uls-filtersuggestion{color:#72777d}.skin-vector .uls-lcd-region-title{color:#54595d}
.ext-quick-survey-panel,.ext-qs-loader-bar{width:auto;background-color:#eaecf0} .ext-qs-loader-bar{display:block;height:100px;margin-left:1.4em;clear:right;float:right;background-color:#eaecf0}.ext-qs-loader-bar.mw-ajax-loader{top:0}@media all and (min-width:720px){.ext-qs-loader-bar,.ext-quick-survey-panel{margin-left:1.4em;width:300px;clear:right;float:right}}</style><style>
.suggestions a.mw-searchSuggest-link,.suggestions a.mw-searchSuggest-link:hover,.suggestions a.mw-searchSuggest-link:active,.suggestions a.mw-searchSuggest-link:focus{color:#000;text-decoration:none}.suggestions-result-current a.mw-searchSuggest-link,.suggestions-result-current a.mw-searchSuggest-link:hover,.suggestions-result-current a.mw-searchSuggest-link:active,.suggestions-result-current a.mw-searchSuggest-link:focus{color:#fff}.suggestions a.mw-searchSuggest-link .special-query{ overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.mw-mmv-overlay{position:fixed;top:0;left:0;right:0;bottom:0;z-index:1000;background-color:#000}body.mw-mmv-lightbox-open{overflow-y:auto;  }body.mw-mmv-lightbox-open #mw-page-base,body.mw-mmv-lightbox-open #mw-head-base,body.mw-mmv-lightbox-open #mw-navigation,body.mw-mmv-lightbox-open #content,body.mw-mmv-lightbox-open #footer,body.mw-mmv-lightbox-open #globalWrapper{ display:none}body.mw-mmv-lightbox-open > *{ display:none}body.mw-mmv-lightbox-open > .mw-mmv-overlay,body.mw-mmv-lightbox-open > .mw-mmv-wrapper{display:block}.mw-mmv-filepage-buttons{margin-top:5px}.mw-mmv-filepage-buttons .mw-mmv-view-expanded,.mw-mmv-filepage-buttons .mw-mmv-view-config{display:block;line-height:inherit}.mw-mmv-filepage-buttons .mw-mmv-view-expanded.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M851.2 71.6L690.7 232.1l-40.1-40.3-9.6 164.8 164.8-9.3-40.3-40.4L926 146.4l58.5 58.5L997.6 0 792.7 13.1%22/%3E %3Cpath d=%22M769.6 89.3H611.9l70.9 70.8 7.9 7.5m-47.1 234.6l-51.2 3 3-51.2 9.4-164.4 5.8-100.3H26.4V768h883.1V387l-100.9 5.8-165 9.4zM813.9 678H113.6l207.2-270.2 31.5-12.9L548 599.8l105.9-63.2 159.8 140.8.2.6zm95.6-291.9V228l-79.1 78.9 7.8 7.9%22/%3E %3C/svg%3E")}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M897 454.6V313.4L810.4 299c-6.4-23.3-16-45.7-27.3-65.8l50.5-71.4-99.4-100.2-71.4 50.5c-20.9-11.2-42.5-20.9-65.8-27.3L582.6-1H441.4L427 85.6c-23.3 6.4-45.7 16-65.8 27.3l-71.4-50.5-100.3 99.5 50.5 71.4c-11.2 20.9-20.9 42.5-27.3 66.6L127 313.4v141.2l85.8 14.4c6.4 23.3 16 45.7 27.3 66.6L189.6 607l99.5 99.5 71.4-50.5c20.9 11.2 42.5 20.9 66.6 27.3l14.4 85.8h141.2l14.4-86.6c23.3-6.4 45.7-16 65.8-27.3l71.4 50.5 99.5-99.5-50.5-71.4c11.2-20.9 20.9-42.5 27.3-66.6l86.4-13.6zm-385 77c-81.8 0-147.6-66.6-147.6-147.6 0-81.8 66.6-147.6 147.6-147.6S659.6 302.2 659.6 384 593.8 531.6 512 531.6z%22/%3E %3C/svg%3E");opacity:0.75}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before:hover{opacity:1}.mw-mmv-button{background-color:transparent;min-width:0;border:0;padding:0;overflow-x:hidden;text-indent:-9999em}
.ve-init-mw-tempWikitextEditorWidget{border:0;padding:0;color:inherit;line-height:1.5em;width:100%; }.ve-init-mw-tempWikitextEditorWidget:focus{outline:0;padding:0}.ve-init-mw-tempWikitextEditorWidget::selection{background:rgba(109,169,247,0.5); }
#p-lang .body ul .uls-trigger,#p-lang .pBody ul .uls-trigger{background-image:none;padding:0} .mw-interlanguage-selector,.mw-interlanguage-selector:active{cursor:pointer;padding:4px 6px 4px 25px;font-size:13px;font-weight:normal;background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/compact-links-trigger.png?b0c8e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2218%22 height=%2218%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2372777d%22 d=%22M13 19l.8-3h5.3l.9 3h2.2L18 6h-3l-4.2 13H13zm3.5-11l2 6h-4l2-6zM5 4l.938 1.906H1V8h1.594C3.194 9.8 4 11.206 5 12.406c-1.1.7-4.313 1.781-4.313 1.781L2 16s3.487-1.387 4.688-2.188c1 .7 2.319 1.188 3.719 1.688l.594-2c-1-.3-1.988-.688-2.688-1.188 1.1-1.1 1.9-2.506 2.5-4.406h2.188l.5-2H7.938L7 4H5zm-.188 4h3.781c-.4 1.3-.906 2-1.906 3-1.1-1-1.475-1.7-1.875-3z%22/%3E %3C/svg%3E");background-size:18px;background-repeat:no-repeat;background-position:left 4px center;margin:4px 0;text-align:left}.mw-interlanguage-selector:active,.mw-interlanguage-selector.selector-open{background-color:#c8ccd1;color:#54595d}.interlanguage-uls-menu:before,.interlanguage-uls-menu:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.interlanguage-uls-menu.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.interlanguage-uls-menu.selector-right:after{ border-left:10px solid #fff; right:-10px}.interlanguage-uls-menu.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.interlanguage-uls-menu.selector-left:after{ border-right:10px solid #fff; left:-10px}
#uls-settings-block{background-color:#f8f9fa;border-top:1px solid #c8ccd1;padding-left:10px;line-height:1.2em;border-radius:0 0 2px 2px}#uls-settings-block > button{background:left top transparent no-repeat;background-size:20px auto;color:#54595d;display:inline-block;margin:8px 15px;border:0;padding:0 0 0 26px;font-size:medium;cursor:pointer}#uls-settings-block > button:hover{color:#222}#uls-settings-block > button.display-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/display.png?d25f1);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M.002 2.275V15.22h8.405c.535 1.624-.975 1.786-1.902 2.505 0 0 2.293-.024 3.439-.024 1.144 0 3.432.024 3.432.024-.905-.688-2.355-.868-1.902-2.505h8.527V2.275h-20zm6.81 1.84h.797l3.313 8.466H9.879L8.836 9.943H5.462l-1.043 2.638h-.982zm.368 1.104c-.084.369-.211.785-.368 1.227L5.83 9.023h2.699l-.982-2.577c-.128-.33-.234-.747-.368-1.227zm7.117.982c.753 0 1.295.157 1.656.491.365.334.552.858.552 1.595v4.294h-.675l-.184-.859h-.062c-.315.396-.605.655-.92.798-.311.138-.758.184-1.227.184-.626 0-1.115-.168-1.472-.491-.353-.323-.491-.754-.491-1.35 0-1.275 1.028-1.963 3.068-2.025h1.043v-.429c0-.495-.091-.87-.307-1.104-.211-.238-.574-.307-1.043-.307-.526 0-1.115.107-1.779.429l-.307-.675a4.748 4.748 0 0 1 1.043-.429 4.334 4.334 0 0 1 1.104-.123zm.307 3.313c-.761.027-1.318.157-1.656.368-.334.207-.491.54-.491.982 0 .346.1.617.307.798.211.181.544.245.92.245.595 0 1.012-.164 1.35-.491.342-.326.552-.762.552-1.35v-.552z%22/%3E %3C/svg%3E")}#uls-settings-block > button.input-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/input.png?aea9e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M9 1.281c-.124.259-.185.599-.5.688-.55.081-1.133.018-1.688 0-.866-.032-1.733-.148-2.594 0-.588.157-.953.727-1.188 1.25-.178.416-.271.836-.344 1.281H-.002V16h20V4.5H3.654c.109-.52.203-1.057.563-1.469.222-.231.587-.17.875-.188 1.212.003 2.415.179 3.625.063.463-.058.812-.455.969-.875l.188-.438-.875-.313zM1.875 7.125h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188H1.875c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H4.719c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H7.563a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm2.813 0h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.563c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H13.22c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.531c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.531a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm-12.844 3h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H3.22c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.906 0h1.563c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H6.126c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.938 0h1.531c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H9.064c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H11.97c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156h-1.563c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zM4.001 13.688h12c.088 0 .156.068.156.156v.844a.154.154 0 0 1-.156.156h-12a.154.154 0 0 1-.156-.156v-.844c0-.088.068-.156.156-.156z%22/%3E %3C/svg%3E")}
.client-js ol.mw-collapsible:before,.client-js ul.mw-collapsible:before,.client-js .mw-collapsible-toggle-li{ display:list-item;list-style:none;margin-bottom:0.1em}.client-js ol.mw-made-collapsible:before,.client-js ul.mw-made-collapsible:before{display:none}.client-js ol.mw-collapsible:not(.mw-made-collapsible):before,.client-js ul.mw-collapsible:not(.mw-made-collapsible):before,.client-js table.mw-collapsible:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsible:not(.mw-made-collapsible):before{content:'[hide]'}.client-js td.mw-collapsed:not(.mw-made-collapsible):before,.client-js table.mw-collapsed:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsed:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsed:not(.mw-made-collapsible):before{content:'[show]'}.client-js .mw-collapsible[id^='mw-customcollapsible'] th:before,.client-js .mw-collapsible[id^='mw-customcollapsible']:before{content:none !important}.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after{float:none;display:block}.client-js .mw-collapsed:not(.mw-made-collapsible) > p,.client-js .mw-collapsed:not(.mw-made-collapsible) > table,.client-js .mw-collapsed:not(.mw-made-collapsible) > thead + tbody,.client-js .mw-collapsed:not(.mw-made-collapsible) tr:not(:first-child),.client-js .mw-collapsed:not(.mw-made-collapsible) .mw-collapsible-content{display:none} .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-collapsible:not(.mw-made-collapsible):before,.mw-collapsible-toggle{float:right}  .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr .mw-collapsible-toggle{float:right} .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl .mw-collapsible-toggle{float:left} li .mw-collapsible-toggle,.mw-content-ltr li .mw-collapsible-toggle,.mw-content-rtl li .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl li .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr li .mw-collapsible-toggle{float:none}fieldset.mw-collapsible .mw-collapsible-toggle{position:absolute;right:0;z-index:1}ol.mw-collapsible:not(.mw-made-collapsible):before,ul.mw-collapsible:not(.mw-made-collapsible):before{float:none !important}</style><style>
.mw-collapsible-toggle{float:right;-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.mw-collapsible-toggle-default:before{content:'['}.mw-collapsible-toggle-default:after{content:']'}.mw-customtoggle,.mw-collapsible-toggle{cursor:pointer} caption .mw-collapsible-toggle,.mw-content-ltr caption .mw-collapsible-toggle,.mw-content-rtl caption .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr caption .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl caption .mw-collapsible-toggle{float:none}
.ve-activated .ve-init-mw-desktopArticleTarget-editableContent #toc,.ve-activated #siteNotice,.ve-activated .mw-indicators,.ve-activated #t-print,.ve-activated #t-permalink,.ve-activated #p-coll-print_export,.ve-activated #t-cite,.ve-deactivating .ve-ui-surface,.ve-active .ve-init-mw-desktopArticleTarget-editableContent,.ve-active .ve-init-mw-tempWikitextEditorWidget{display:none} .ve-activating .ve-ui-surface{height:0;padding:0 !important; overflow:hidden} .ve-loading #content > :not(.ve-init-mw-desktopArticleTarget-loading-overlay), .ve-activated .ve-init-mw-desktopArticleTarget-uneditableContent{pointer-events:none;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;opacity:0.5}.ve-activated #firstHeading{ -webkit-user-select:text;-moz-user-select:text;-ms-user-select:text;user-select:text;pointer-events:auto;cursor:text}.ve-activated #firstHeading a{ pointer-events:none}.ve-activated #catlinks{cursor:pointer}.ve-activated #catlinks a{opacity:1}.ve-activated #content{position:relative} .ve-init-mw-desktopArticleTarget-loading-overlay{position:absolute;top:1.25em;left:0;right:0;z-index:1;margin-top:-0.5em}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{transition:height 250ms ease;height:0; } .oo-ui-element-hidden{display:none !important; } .mw-editsection{white-space:nowrap; unicode-bidi:-moz-isolate;unicode-bidi:-webkit-isolate;unicode-bidi:isolate}.mw-editsection-divider{color:#54595d} .ve-init-mw-desktopArticleTarget-toolbarPlaceholder{border-bottom:1px solid #c8ccd1;box-shadow:0 1px 1px 0 rgba(0,0,0,0.1)}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder-open{height:42px} .ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{font-size:0.875em; margin:-1.14em -1.14em 1.14em -1.14em; }@media screen and (min-width:982px){.ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{ margin:-1.43em -1.71em 1.43em -1.71em}}
.mw-ui-icon-popups-settings:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-settings&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cg fill=%22%2354595d%22%3E %3Cpath d=%22M10.112 4.554a5.334 5.334 0 1 0 0 10.668 5.334 5.334 0 0 0 0-10.668zm0 7.823a2.49 2.49 0 1 1 0-4.978 2.49 2.49 0 0 1 0 4.978z%22/%3E %3Cpath d=%22M11.4 5.303L11.05 3h-2.1L8.6 5.303a4.9 4.9 0 0 1 2.8 0zm-2.8 9.394L8.95 17h2.1l.35-2.303a4.9 4.9 0 0 1-2.8 0zm5.712-7.028l1.4-1.876L14.2 4.309l-1.876 1.4a4.9 4.9 0 0 1 1.981 1.981l.007-.021zm-8.624 4.662L4.309 14.2 5.8 15.691l1.876-1.4a4.9 4.9 0 0 1-1.981-1.981l-.007.021zm9.009-.931L17 11.05v-2.1l-2.303-.35a4.9 4.9 0 0 1 0 2.8zM5.303 8.6L3 8.95v2.1l2.303.35a4.9 4.9 0 0 1 0-2.8zm7.028 5.712l1.876 1.4 1.484-1.512-1.4-1.876a4.9 4.9 0 0 1-1.981 1.981l.021.007zM7.669 5.688L5.8 4.309 4.309 5.8l1.4 1.876a4.9 4.9 0 0 1 1.96-1.988z%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-popups-close:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-close&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E close %3C/title%3E %3Cpath d=%22M4.34 2.93l12.73 12.73-1.41 1.41L2.93 4.35z%22/%3E %3Cpath d=%22M17.07 4.34L4.34 17.07l-1.41-1.41L15.66 2.93z%22/%3E %3C/svg%3E")}.mw-ui-icon-preview-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-generic&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E sad face %3C/title%3E %3Cpath d=%22M2 0a2 2 0 0 0-2 2v18l4-4h14a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2H2zm4 4c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 6 4zm8 0c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 14 4zm-4 5c2.61 0 4.83.67 5.65 3H4.35C5.17 9.67 7.39 9 10 9z%22/%3E %3C/svg%3E")}.mw-ui-icon-footer:before{background-image:url(/w/load.php?modules=ext.popups.images&image=footer&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 xmlns:xlink=%22http://www.w3.org/1999/xlink%22 width=%22230%22 height=%22179%22 viewBox=%220 0 230 179%22%3E %3Cdefs%3E %3Crect id=%22a%22 width=%22201%22 height=%2213%22 rx=%222%22/%3E %3Crect id=%22b%22 width=%22201%22 height=%22169%22 y=%2210%22 rx=%222%22/%3E %3Crect id=%22c%22 width=%2230%22 height=%222%22 x=%22135%22 y=%22158%22 rx=%221%22/%3E %3C/defs%3E %3Cg fill=%22none%22 fill-rule=%22evenodd%22%3E %3Cg transform=%22matrix%281 0 0 -1 0 13%29%22%3E %3Cuse fill=%22%23f8f9fa%22 xlink:href=%22%23a%22/%3E %3Crect width=%22199%22 height=%2211%22 x=%221%22 y=%221%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3C/g%3E %3Cuse fill=%22%23fff%22 xlink:href=%22%23b%22/%3E %3Crect width=%22199%22 height=%22167%22 x=%221%22 y=%2211%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3Cg opacity=%22.4%22 fill=%22%2372777d%22 transform=%22translate%2867 35%29%22%3E %3Crect width=%2273%22 height=%222%22 y=%227%22 fill=%22%23c8ccd1%22 rx=%221%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2231%22 rx=%221%22/%3E %3Crect width=%2232%22 height=%222%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2273%22 height=%222%22 x=%2235%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 x=%2291%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2268%22 height=%222%22 x=%2220%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2272%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2249%22 height=%222%22 x=%2220%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2224%22 height=%222%22 x=%2284%22 y=%2231%22 rx=%221%22 transform=%22matrix%28-1 0 0 1 192 0%29%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2266%22 rx=%221%22/%3E %3Crect width=%2214%22 height=%222%22 x=%2254%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2271%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2259%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2252%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2292%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2238%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 rx=%221%22/%3E %3C/g%3E %3Crect width=%2230%22 height=%222%22 x=%2267%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Crect width=%2230%22 height=%222%22 x=%2299%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Cuse fill=%22%2336c%22 xlink:href=%22%23c%22/%3E %3Crect width=%2233%22 height=%225%22 x=%22133.5%22 y=%22156.5%22 stroke=%22%23ffc057%22 stroke-opacity=%22.447%22 stroke-width=%223%22 rx=%222.5%22/%3E %3Ccircle cx=%2234%22 cy=%2249%22 r=%2219%22 fill=%22%23eaecf0%22/%3E %3Cg fill=%22%23a2a9b1%22 transform=%22translate%285 5%29%22%3E %3Ccircle cx=%221.5%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%226%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%2210.5%22 cy=%221.5%22 r=%221.5%22/%3E %3C/g%3E %3Cpath stroke=%22%23ff00af%22 d=%22M174.5 159.5h54.01%22 stroke-linecap=%22square%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-preview-disambiguation:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-disambiguation&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E articles %3C/title%3E %3Cpath d=%22M5 0v2h11v14h2V2a2 2 0 0 0-2-2z%22/%3E %3Cpath d=%22M13 20a2 2 0 0 0 2-2V5a2 2 0 0 0-2-2H4a2 2 0 0 0-2 2v13a2 2 0 0 0 2 2zM9 5h4v5H9zM4 5h4v1H4zm0 2h4v1H4zm0 2h4v1H4zm0 2h9v1H4zm0 2h9v1H4zm0 2h9v1H4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-generic&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E reference %3C/title%3E %3Cpath d=%22M15 10l-2.78-2.78L9.44 10V1H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h10a2 2 0 0 0 2-2V3a2 2 0 0 0-2-2z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-book:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-book&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E book %3C/title%3E %3Cpath d=%22M15 2a7.65 7.65 0 0 0-5 2 7.65 7.65 0 0 0-5-2H1v15h4a7.65 7.65 0 0 1 5 2 7.65 7.65 0 0 1 5-2h4V2zm2.5 13.5H14a4.38 4.38 0 0 0-3 1V5s1-1.5 4-1.5h2.5z%22/%3E %3Cpath d=%22M9 3.5h2v1H9z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-journal:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-journal&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E journal %3C/title%3E %3Cpath d=%22M2 18.5A1.5 1.5 0 0 0 3.5 20H5V0H3.5A1.5 1.5 0 0 0 2 1.5zM6 0v20h10a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2zm7 8H8V7h5zm3-2H8V5h8z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-news:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-news&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E newspaper %3C/title%3E %3Cpath d=%22M5 2a2 2 0 0 0-2 2v12a1 1 0 0 1-1-1V5h-.5A1.5 1.5 0 0 0 0 6.5v10A1.5 1.5 0 0 0 1.5 18H18a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm1 2h11v4H6zm0 6h6v1H6zm0 2h6v1H6zm0 2h6v1H6zm7-4h4v5h-4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-web:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-web&format=rasterized&lang=en&skin=vector&version=1d9v2gz);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E browser %3C/title%3E %3Cpath d=%22M2 2a2 2 0 0 0-2 2v12a2 2 0 0 0 2 2h16a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm2 1.5A1.5 1.5 0 1 1 2.5 5 1.5 1.5 0 0 1 4 3.5zM18 16H2V8h16z%22/%3E %3C/svg%3E")}</style><style>
@-webkit-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-moz-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-webkit-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@-moz-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}.mwe-popups-fade-in-up{-webkit-animation:mwe-popups-fade-in-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-up 0.2s ease forwards;animation:mwe-popups-fade-in-up 0.2s ease forwards}.mwe-popups-fade-in-down{-webkit-animation:mwe-popups-fade-in-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-down 0.2s ease forwards;animation:mwe-popups-fade-in-down 0.2s ease forwards}.mwe-popups-fade-out-down{-webkit-animation:mwe-popups-fade-out-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-down 0.2s ease forwards;animation:mwe-popups-fade-out-down 0.2s ease forwards}.mwe-popups-fade-out-up{-webkit-animation:mwe-popups-fade-out-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-up 0.2s ease forwards;animation:mwe-popups-fade-out-up 0.2s ease forwards}   #mwe-popups-settings{z-index:1000;background:#fff;width:420px;border:1px solid #a2a9b1;box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);border-radius:2px;font-size:14px}#mwe-popups-settings header{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;border-bottom:1px solid #c8ccd1;position:relative;display:table;width:100%;padding:5px 7px 5px 0}#mwe-popups-settings header > div{display:table-cell;width:3.5em;vertical-align:middle;cursor:pointer}#mwe-popups-settings header h1{margin-bottom:0.6em;padding-top:0.5em;border:0;width:100%;font-family:sans-serif;font-size:18px;font-weight:bold;text-align:center}#mwe-popups-settings .mwe-ui-icon-popups-close{opacity:0.87;-webkit-transition:opacity 100ms;-moz-transition:opacity 100ms;transition:opacity 100ms}#mwe-popups-settings .mwe-ui-icon-popups-close:hover{opacity:0.73}#mwe-popups-settings .mwe-ui-icon-popups-close:active{opacity:1}#mwe-popups-settings main{display:block;width:350px;padding:32px 0 24px;margin:0 auto}#mwe-popups-settings main p{color:#54595d;font-size:17px;margin:16px 0 0}#mwe-popups-settings main p:first-child{margin-top:0}#mwe-popups-settings main form img,#mwe-popups-settings main form input,#mwe-popups-settings main form label{vertical-align:top}#mwe-popups-settings main form img{margin-right:60px}#mwe-popups-settings main form input{display:inline-block;margin:0 10px 0 0;padding:0}#mwe-popups-settings main form label{font-size:13px;display:inline-block;line-height:16px;width:300px}#mwe-popups-settings main form label > span{color:#000;font-size:18px;font-weight:bold;display:block;margin-bottom:5px;line-height:18px}.mwe-popups-settings-help{font-size:13px;font-weight:800;margin:40px;position:relative}.mwe-popups-settings-help .mw-ui-icon:before,.mwe-popups-settings-help .mw-ui-icon{height:140px;width:180px;max-width:none;margin:0}.mwe-popups-settings-help p{left:180px;bottom:20px;position:absolute}.mwe-popups{background:#fff;position:absolute;z-index:110;-webkit-box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);padding:0;display:none;font-size:14px;line-height:20px;min-width:300px;border-radius:2px; }.mwe-popups .mw-ui-icon{font-size:16px}.mwe-popups .mw-ui-icon:before{background-size:20px}.mwe-popups .mw-ui-icon-preview-disambiguation,.mwe-popups .mw-ui-icon-preview-generic{margin:21px 0 8px 0;opacity:0.25}.mwe-popups .mwe-popups-container{color:#222222;margin-top:-9px;padding-top:9px;text-decoration:none}.mwe-popups .mwe-popups-container footer{padding:16px;margin:0;font-size:10px;position:absolute;bottom:0;left:0}.mwe-popups .mwe-popups-extract{margin:16px;display:block;color:#222222;text-decoration:none;position:relative;   }.mwe-popups .mwe-popups-extract:hover{text-decoration:none}.mwe-popups .mwe-popups-extract:after{content:' ';position:absolute;bottom:0;width:25%;height:20px;background-color:transparent;pointer-events:none}.mwe-popups .mwe-popups-extract[dir='ltr']:after{ right:0; background-image:-webkit-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract[dir='rtl']:after{ left:0; background-image:-webkit-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract p{margin:0}.mwe-popups .mwe-popups-extract ul,.mwe-popups .mwe-popups-extract ol,.mwe-popups .mwe-popups-extract li,.mwe-popups .mwe-popups-extract dl,.mwe-popups .mwe-popups-extract dd,.mwe-popups .mwe-popups-extract dt{margin-top:0;margin-bottom:0}.mwe-popups svg{overflow:hidden}.mwe-popups.mwe-popups-is-tall{width:450px}.mwe-popups.mwe-popups-is-tall > div > a > svg{vertical-align:middle}.mwe-popups.mwe-popups-is-tall .mwe-popups-extract{width:215px;height:180px;overflow:hidden;float:left}.mwe-popups.mwe-popups-is-tall footer{width:215px;left:0}.mwe-popups.mwe-popups-is-not-tall{width:320px}.mwe-popups.mwe-popups-is-not-tall .mwe-popups-extract{min-height:40px;max-height:140px;overflow:hidden;margin-bottom:47px;padding-bottom:0}.mwe-popups.mwe-popups-is-not-tall footer{width:290px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract{min-height:auto;padding-top:4px;margin-bottom:60px;margin-top:0}.mwe-popups.mwe-popups-type-generic .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-read-link{font-weight:bold;font-size:12px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract:hover + footer .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract:hover + footer .mwe-popups-read-link{text-decoration:underline}.mwe-popups.mwe-popups-no-image-pointer:before{content:'';position:absolute;border:8px solid transparent;border-top:0;border-bottom:8px solid rgba(0,0,0,0.07);top:-8px;left:10px}.mwe-popups.mwe-popups-no-image-pointer:after{content:'';position:absolute;border:11px solid transparent;border-top:0;border-bottom:11px solid #ffffff;top:-7px;left:7px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:before{left:auto;right:10px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:after{left:auto;right:7px}.mwe-popups.mwe-popups-image-pointer:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:9px;z-index:111}.mwe-popups.mwe-popups-image-pointer:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:6px;z-index:112}.mwe-popups.mwe-popups-image-pointer.flipped-x:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:293px}.mwe-popups.mwe-popups-image-pointer.flipped-x:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:290px}.mwe-popups.mwe-popups-image-pointer .mwe-popups-extract{padding-top:16px;margin-top:200px}.mwe-popups.mwe-popups-image-pointer > div > a > svg{margin-top:-8px;position:absolute;z-index:113;left:0}.mwe-popups.flipped-x.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:420px;z-index:111}.mwe-popups.flipped-x.mwe-popups-is-tall > div > a > svg{margin:0;margin-top:-8px;margin-bottom:-7px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-x-y:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:293px;z-index:111}.mwe-popups.flipped-x-y:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:290px;z-index:112}.mwe-popups.flipped-x-y.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:420px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:417px}.mwe-popups.flipped-x-y.mwe-popups-is-tall > div > a > svg{margin:0;margin-bottom:-9px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-y:before{content:'';position:absolute;border:8px solid transparent;border-bottom:0;border-top:8px solid #a2a9b1;bottom:-8px;left:10px}.mwe-popups.flipped-y:after{content:'';position:absolute;border:11px solid transparent;border-bottom:0;border-top:11px solid #ffffff;bottom:-7px;left:7px}.mwe-popups-is-tall polyline{-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}.mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(0,-8px);-moz-transform:translate(0,-8px);-ms-transform:translate(0,-8px);transform:translate(0,-8px)}.mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(0,8px);-moz-transform:translate(0,8px);-ms-transform:translate(0,8px);transform:translate(0,8px)}.rtl .mwe-popups-is-tall polyline{-webkit-transform:translate(-100%,0);-moz-transform:translate(-100%,0);-ms-transform:translate(-100%,0);transform:translate(-100%,0)}.rtl .mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(-100%,-8px);-moz-transform:translate(-100%,-8px);-ms-transform:translate(-100%,-8px);transform:translate(-100%,-8px)}.rtl .mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(-100%,8px);-moz-transform:translate(-100%,8px);-ms-transform:translate(-100%,8px);transform:translate(-100%,8px)}.mwe-popups-settings-icon{display:block;overflow:hidden;font-size:16px;width:1.5em;height:1.5em;padding:3px;float:right;margin:4px 4px 2px 4px;text-indent:-1em;border-radius:2px}.mwe-popups-settings-icon:hover{background-color:#eaecf0}.mwe-popups-settings-icon:active{background-color:#c8ccd1}.mwe-popups .mwe-popups-title{display:block;font-weight:bold;margin:0 16px}#mw-content-text .reference a[href*='#'] *{pointer-events:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-title{margin-top:16px}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon{vertical-align:middle}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element{min-width:1.5em;width:1.5em}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element:before{margin:0}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-reference-generic{ margin-left:-2px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract{margin-bottom:55px;max-height:100px;min-height:20px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract:after{display:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mwe-popups-fade{position:absolute;width:100%;height:20px;background-color:transparent;background-image:-webkit-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:-moz-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:linear-gradient(rgba(255,255,255,0),#ffffff);opacity:0;pointer-events:none;-webkit-transition:opacity 250ms ease;-moz-transition:opacity 250ms ease;transition:opacity 250ms ease}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract.mwe-popups-fade-out .mwe-popups-fade{opacity:1}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mw-parser-output{max-height:inherit;overflow:auto}.mwe-popups.mwe-popups-type-reference .mwe-popups-read-link{font-size:12px}.mwe-popups-overlay{background-color:rgba(255,255,255,0.9);z-index:999;position:fixed;height:100%;width:100%;top:0;bottom:0;left:0;right:0;display:flex;justify-content:center;align-items:center}#mwe-popups-svg{position:absolute;top:-1000px}</style><meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="./haswell_files/load(2).php">
<link rel="stylesheet" href="./haswell_files/load(3).php">
<meta name="generator" content="MediaWiki 1.34.0-wmf.11">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-crossorigin">
<meta name="referrer" content="origin-when-cross-origin">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/1200px-Haswell_Chip.jpg">
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Haswell_(microarchitecture)">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit">
<link rel="edit" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit">
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png">
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikipedia.org/w/api.php?action=rsd">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)">
<link rel="dns-prefetch" href="https://login.wikimedia.org/">
<link rel="dns-prefetch" href="https://meta.wikimedia.org/">
<!--[if lt IE 9]><script src="/w/load.php?modules=html5shiv&amp;only=scripts&amp;raw=1&amp;sync=1"></script><![endif]-->
<style type="text/css">/* Chart.js */
@-webkit-keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}@keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}.chartjs-render-monitor{-webkit-animation:chartjs-render-animation 0.001s;animation:chartjs-render-animation 0.001s;}</style></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Haswell_microarchitecture rootpage-Haswell_microarchitecture skin-vector action-view" data-gr-c-s-loaded="true">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><div id="centralNotice"></div><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Haswell (microarchitecture)</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Intel processor microarchitecture</div>
<div role="note" class="hatnote navigation-not-searchable">This article is about the Intel microarchitecture. For other uses, see <a href="https://en.wikipedia.org/wiki/Haswell_(disambiguation)" class="mw-redirect mw-disambig" title="Haswell (disambiguation)">Haswell</a>.</div>
<table class="infobox" style="width:22em"><caption>Haswell</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="https://en.wikipedia.org/wiki/File:Haswell_Chip.jpg" class="image"><img alt="Haswell Chip.jpg" src="./haswell_files/220px-Haswell_Chip.jpg" decoding="async" width="220" height="160" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/330px-Haswell_Chip.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Haswell_Chip.jpg/440px-Haswell_Chip.jpg 2x" data-file-width="3924" data-file-height="2848"></a><div>A Haswell <a href="https://en.wikipedia.org/wiki/Wafer_(electronics)" title="Wafer (electronics)">wafer</a> with a pin for scale</div></td></tr><tr><th scope="row">CPUID code</th><td>0306C3h</td></tr><tr><th scope="row">Product code</th><td><div class="plainlist"><ul><li>80646 (desktop <a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA 1150</a>)</li><li>80647 (mobile <a href="https://en.wikipedia.org/wiki/Intel_Socket_G3" title="Intel Socket G3">Socket G3</a>)</li><li>80648 (desktop <a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011-3</a>)</li><li>80644 (server LGA 2011-3)</li></ul></div></td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/Multi-core_(computing)" class="mw-redirect" title="Multi-core (computing)">Cores</a></th><td><div class="plainlist"><ul><li>2–4&nbsp;(mainstream)</li><li>6–8&nbsp;(enthusiast)</li><li>2–18&nbsp;(Xeon)</li></ul></div></td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>64&nbsp;<a href="https://en.wikipedia.org/wiki/Kibibyte" title="Kibibyte">KB</a> per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>2–45&nbsp;<a href="https://en.wikipedia.org/wiki/Mebibyte" title="Mebibyte">MB</a> (shared)</td></tr><tr><th scope="row">Model</th><td><div class="plainlist"><ul><li>Haswell</li><li>Haswell Refresh</li><li>Haswell-E</li><li>Haswell-EP</li><li>Haswell-EX</li></ul></div></td></tr><tr><th scope="row">Created</th><td>June 4, 2013<span class="noprint">; 6 years ago</span><span style="display:none">&nbsp;(<span class="bday dtstart published updated">June 4, 2013</span>)</span></td></tr><tr><th scope="row">Transistors</th><td><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nm</a> (<a href="https://en.wikipedia.org/wiki/FinFET" title="FinFET">Tri-Gate</a>)</td></tr><tr><th scope="row">Architecture</th><td>Haswell <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a>, <a href="https://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA3</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2#Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, and <a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a> (disabled via microcode, except for Haswell-EX)</li><li><a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA 1150</a></li><li><a href="https://en.wikipedia.org/wiki/RPGA_947" class="mw-redirect" title="RPGA 947">rPGA 947</a></li><li>BGA 1364</li><li>BGA 1168</li><li><a href="https://en.wikipedia.org/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> (Tock)<br><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> (Tick)</td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> (Tick/Process)</td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a></th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">HD Graphics</a> 4200</li><li>HD Graphics 4400</li><li>HD Graphics 4600</li><li>HD Graphics 5000</li><li>Iris 5100</li><li>Iris Pro 5200</li></ul></div></td></tr><tr><th scope="row">Brand name(s)</th><td><div class="plainlist"><ul><li><div class="plainlist"><ul><li>Core i3</li><li>Core i5</li><li>Core i7</li><li>Xeon E3 v3</li><li>Xeon E5 v3</li><li>Xeon E7 v3</li><li>Pentium</li><li>Celeron</li></ul></div></li></ul></div></td></tr></tbody></table>
<p><b>Haswell</b> is the <a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">codename</a> for a <a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">processor</a> <a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> developed by <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a> as the "fourth-generation core" successor to the <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> microarchitecture.<sup id="cite_ref-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-1">[1]</a></sup>  Intel officially announced <a href="https://en.wikipedia.org/wiki/CPU" class="mw-redirect" title="CPU">CPUs</a> based on this microarchitecture on June 4, 2013, at <a href="https://en.wikipedia.org/wiki/Computex_Taipei" class="mw-redirect" title="Computex Taipei">Computex Taipei</a> 2013,<sup id="cite_ref-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-2">[2]</a></sup> while a working Haswell chip was demonstrated at the 2011 <a href="https://en.wikipedia.org/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a>.<sup id="cite_ref-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-3">[3]</a></sup>  With Haswell, which uses a <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nm</a> process,<sup id="cite_ref-Haswell_4-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-Haswell-4">[4]</a></sup> Intel also introduced low-power processors designed for convertible or "hybrid" <a href="https://en.wikipedia.org/wiki/Ultrabooks" class="mw-redirect" title="Ultrabooks">ultrabooks</a>, designated by the "Y" suffix.
</p><p>Haswell CPUs are used in conjunction with the <a href="https://en.wikipedia.org/wiki/Intel_8_Series_chipsets" class="mw-redirect" title="Intel 8 Series chipsets">Intel&nbsp;8 Series chipsets</a>, <a href="https://en.wikipedia.org/wiki/Intel_9_Series_chipsets" class="mw-redirect" title="Intel 9 Series chipsets">Intel&nbsp;9 Series chipsets</a>, and <a href="https://en.wikipedia.org/wiki/Intel_Xeon_chipsets#Haswell-based_Xeon_chipsets" class="mw-redirect" title="Intel Xeon chipsets">Intel&nbsp;C220 series chipsets</a>.
</p>
<div id="toc" class="toc"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Design"><span class="tocnumber">1</span> <span class="toctext">Design</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Notes"><span class="tocnumber">1.1</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Performance"><span class="tocnumber">1.2</span> <span class="toctext">Performance</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Technology"><span class="tocnumber">2</span> <span class="toctext">Technology</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Features_carried_over_from_Ivy_Bridge"><span class="tocnumber">2.1</span> <span class="toctext">Features carried over from Ivy Bridge</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#New_features"><span class="tocnumber">2.2</span> <span class="toctext">New features</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Server_processors_features"><span class="tocnumber">2.3</span> <span class="toctext">Server processors features</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Haswell_Refresh"><span class="tocnumber">2.4</span> <span class="toctext">Haswell Refresh</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#List_of_Haswell_processors"><span class="tocnumber">3</span> <span class="toctext">List of Haswell processors</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Desktop_processors"><span class="tocnumber">3.1</span> <span class="toctext">Desktop processors</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Server_processors"><span class="tocnumber">3.2</span> <span class="toctext">Server processors</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Mobile_processors"><span class="tocnumber">3.3</span> <span class="toctext">Mobile processors</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#See_also"><span class="tocnumber">4</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#Notes_2"><span class="tocnumber">5</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Design">Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=1" title="Edit section: Design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Haswell architecture is specifically designed<sup id="cite_ref-5" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-5">[5]</a></sup> to optimize the power savings and performance benefits from the move to <a href="https://en.wikipedia.org/wiki/FinFET" title="FinFET">FinFET</a> (non-planar, "3D") transistors on the improved 22&nbsp;nm process node.<sup id="cite_ref-6" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-6">[6]</a></sup>
</p><p>Haswell has been launched in three major forms:<sup id="cite_ref-7" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-7">[7]</a></sup>
</p>
<ul><li>Desktop version (<a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA 1150</a> socket and the new <a href="https://en.wikipedia.org/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a> socket): <i>Haswell-DT</i></li>
<li>Mobile/Laptop version (<a href="https://en.wikipedia.org/wiki/Pin_grid_array" title="Pin grid array">PGA</a> socket): <i>Haswell-MB</i></li>
<li><a href="https://en.wikipedia.org/wiki/Ball_grid_array" title="Ball grid array">BGA</a> version:
<ul><li>47&nbsp;W and 57&nbsp;W <a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">TDP</a> classes: <i>Haswell-H</i> (for "All-in-one" systems, Mini-ITX form factor motherboards, and other small footprint formats)</li>
<li>13.5&nbsp;W and 15&nbsp;W TDP classes (<a href="https://en.wikipedia.org/wiki/Multi-chip_package" class="mw-redirect" title="Multi-chip package">MCP</a>): <i>Haswell-ULT</i> (for Intel's UltraBook platform)</li>
<li>10&nbsp;W TDP class (SoC): <i>Haswell-ULX</i> (for tablets and certain UltraBook-class implementations)</li></ul></li></ul>
<h3><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=2" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>ULT = <i>Ultra Low TDP</i>; ULX = <i>Ultra Low eXtreme</i> TDP</li>
<li>Only certain quad-core variants and BGA R-series <a href="https://en.wikipedia.org/wiki/Stock_keeping_unit" title="Stock keeping unit">stock keeping units</a> (SKUs) receive GT3e (<a href="https://en.wikipedia.org/wiki/Intel_Iris_Pro" class="mw-redirect" title="Intel Iris Pro">Intel Iris Pro</a> 5200) integrated graphics.  All other models have GT3 (<a href="https://en.wikipedia.org/wiki/Intel_HD" class="mw-redirect" title="Intel HD">Intel HD</a> 5000 or <a href="https://en.wikipedia.org/wiki/Intel_Iris" class="mw-redirect" title="Intel Iris">Intel Iris</a> 5100), GT2 (Intel HD 4200, 4400, 4600, P4600 or P4700) or GT1 (Intel HD Graphics) integrated graphics.<sup id="cite_ref-8" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-8">[8]</a></sup> See also <a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">Intel HD and Iris Graphics</a> for more details.</li>
<li>Due to the low power requirements of tablet and UltraBook platforms, Haswell-ULT and Haswell-ULX are only available in dual-core configurations.  All other versions come as dual- or quad-core variants.</li></ul>
<h3><span class="mw-headline" id="Performance">Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=3" title="Edit section: Performance">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Compared to <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>:
</p>
<ul><li>Approximately 8% faster <a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">vector processing</a><sup id="cite_ref-vs_9-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-vs-9">[9]</a></sup></li>
<li>Up to 5% faster single-threaded performance</li>
<li>6% faster multi-threaded performance</li>
<li>Desktop variants of Haswell draw between 8% and 23% more power under load than Ivy Bridge.<sup id="cite_ref-vs_9-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-vs-9">[9]</a></sup><sup id="cite_ref-10" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-10">[10]</a></sup><sup id="cite_ref-11" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-11">[11]</a></sup></li>
<li>A 6% increase in sequential CPU <a href="https://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">performance</a> (eight execution ports per core versus six)<sup id="cite_ref-vs_9-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-vs-9">[9]</a></sup></li>
<li>Up to 20% performance increase over the integrated HD4000 <a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (Haswell HD4600 vs Ivy Bridge's built-in <a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">Intel HD4000</a>)<sup id="cite_ref-vs_9-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-vs-9">[9]</a></sup></li>
<li>Total performance improvement on average is about 3%<sup id="cite_ref-vs_9-4" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-vs-9">[9]</a></sup></li>
<li>Around 15&nbsp;°C hotter than Ivy Bridge, while clock frequencies of over 4.6&nbsp;GHz are achievable<sup id="cite_ref-12" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-12">[12]</a></sup><sup id="cite_ref-13" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-13">[13]</a></sup><sup id="cite_ref-14" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-14">[14]</a></sup><sup id="cite_ref-15" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-15">[15]</a></sup><sup id="cite_ref-16" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-16">[16]</a></sup><sup id="cite_ref-17" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-17">[17]</a></sup></li></ul>
<h2><span class="mw-headline" id="Technology">Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=4" title="Edit section: Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">Intel HD Graphics</a></div>
<h3><span class="mw-headline" id="Features_carried_over_from_Ivy_Bridge">Features carried over from Ivy Bridge</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=5" title="Edit section: Features carried over from Ivy Bridge">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> manufacturing process<sup id="cite_ref-Haswell_4-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-Haswell-4">[4]</a></sup></li>
<li>3D <a href="https://en.wikipedia.org/wiki/Tri-Gate_transistor" class="mw-redirect" title="Tri-Gate transistor"><i>Tri-Gate</i> FinFET transistors</a><sup id="cite_ref-18" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-18">[18]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Micro-operation_cache" class="mw-redirect" title="Micro-operation cache">Micro-operation cache</a>(Uop Cache) capable of storing 1.5&nbsp;K <a href="https://en.wikipedia.org/wiki/Micro-operation" title="Micro-operation">micro-operations</a> (approximately 6&nbsp;KB in size)<sup id="cite_ref-anandtech-haswell_19-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-haswell-19">[19]</a></sup></li>
<li>14- to 19-stage <a href="https://en.wikipedia.org/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>, depending on the micro-operation cache hit or miss (an approach used in the even earlier <a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> microarchitecture)<sup id="cite_ref-anandtech-haswell_19-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-haswell-19">[19]</a></sup></li>
<li>Mainstream variants are up to quad-core.<sup id="cite_ref-softpedia_20-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-softpedia-20">[20]</a></sup></li>
<li>Native support for <a href="https://en.wikipedia.org/wiki/Multi-channel_memory_architecture" title="Multi-channel memory architecture">dual-channel</a> <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3/DDR3L</a> memory,<sup id="cite_ref-21" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-21">[21]</a></sup> with up to 32&nbsp;GB of <a href="https://en.wikipedia.org/wiki/RAM" class="mw-redirect" title="RAM">RAM</a> on LGA&nbsp;1150 variants</li>
<li>64&nbsp;KB (32&nbsp;KB Instruction + 32&nbsp;KB Data) L1 cache and 256&nbsp;KB L2 cache per core<sup id="cite_ref-22" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-22">[22]</a></sup></li>
<li>A total of 16 <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a>&nbsp;3.0 lanes on LGA&nbsp;1150 variants<sup id="cite_ref-23" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-23">[23]</a></sup></li></ul>
<h3><span class="mw-headline" id="New_features"><span id="HASWELL-E"></span>New features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=6" title="Edit section: New features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Fully_Integrated_Voltage_Regulator.svg" class="image"><img alt="" src="./haswell_files/220px-Fully_Integrated_Voltage_Regulator.svg.png" decoding="async" width="220" height="124" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Fully_Integrated_Voltage_Regulator.svg/330px-Fully_Integrated_Voltage_Regulator.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Fully_Integrated_Voltage_Regulator.svg/440px-Fully_Integrated_Voltage_Regulator.svg.png 2x" data-file-width="960" data-file-height="540"></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Fully_Integrated_Voltage_Regulator.svg" class="internal" title="Enlarge"></a></div>Haswell featured a <a href="https://en.wikipedia.org/wiki/Fully_Integrated_Voltage_Regulator" class="mw-redirect" title="Fully Integrated Voltage Regulator">Fully Integrated Voltage Regulator</a>.</div></div></div>
<ul><li>Wider core:<sup id="cite_ref-24" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-24">[24]</a></sup> fourth <a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU), third <a href="https://en.wikipedia.org/wiki/Address_generation_unit" title="Address generation unit">address generation unit</a> (AGU),<sup id="cite_ref-25" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-25">[25]</a></sup><sup id="cite_ref-26" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-26">[26]</a></sup><sup id="cite_ref-27" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-27">[27]</a></sup> second <a href="https://en.wikipedia.org/w/index.php?title=Branch_execution_unit&amp;action=edit&amp;redlink=1" class="new" title="Branch execution unit (page does not exist)">branch execution unit</a> (BEU), deeper buffers, higher cache bandwidth, improved front-end and <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">memory controller</a>, higher load/store bandwidth.</li>
<li><a href="https://en.wikipedia.org/wiki/Haswell_New_Instructions" class="mw-redirect" title="Haswell New Instructions">New instructions</a><sup id="cite_ref-28" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-28">[28]</a></sup> (HNI, includes <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">Advanced Vector Extensions 2</a> (AVX2), <a href="https://en.wikipedia.org/wiki/Gather-scatter_(vector_addressing)" title="Gather-scatter (vector addressing)">gather</a>, <a href="https://en.wikipedia.org/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI1, BMI2, ABM</a> and <a href="https://en.wikipedia.org/wiki/FMA_instruction_set" title="FMA instruction set">FMA3</a> support).<sup id="cite_ref-29" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-29">[29]</a></sup></li>
<li>The instruction decode queue, which holds instructions after they have been decoded, is no longer statically partitioned between the two threads that each core can service.<sup id="cite_ref-anandtech-haswell_19-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-haswell-19">[19]</a></sup></li>
<li>New sockets and chipsets:
<ul><li>LGA 1150 for desktops, and rPGA947 and BGA1364 for the mobile market.<sup id="cite_ref-30" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-30">[30]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Z97" class="mw-redirect" title="Z97">Z97</a> (performance) and <a href="https://en.wikipedia.org/wiki/H97" class="mw-redirect" title="H97">H97</a> (mainstream) <a href="https://en.wikipedia.org/wiki/Chipset" title="Chipset">chipsets</a> for the Haswell Refresh and <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>, in Q2 2014.<sup id="cite_ref-31" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-31">[31]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a> with <a href="https://en.wikipedia.org/wiki/Intel_X99" title="Intel X99">X99</a> chipset for the enthusiast-class desktop platform <i>Haswell-E</i>.<sup id="cite_ref-32" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-32">[32]</a></sup></li></ul></li>
<li>Intel <a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">Transactional Synchronization Extensions</a> (TSX) for the Haswell-EX variant. In August 2014 Intel announced that a bug exists in the TSX implementation on the current <a href="https://en.wikipedia.org/wiki/Stepping_level" title="Stepping level">steppings</a> of Haswell, Haswell-E, Haswell-EP and early Broadwell CPUs, which resulted in disabling the TSX feature on affected CPUs via a <a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> update.<sup id="cite_ref-anandtech-8376_33-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-8376-33">[33]</a></sup><sup id="cite_ref-34" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-34">[34]</a></sup><sup id="cite_ref-techreport-26911_35-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techreport-26911-35">[35]</a></sup><sup id="cite_ref-intel-spec-update_36-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-spec-update-36">[36]</a></sup></li>
<li>Hardware graphics support for <a href="https://en.wikipedia.org/wiki/Direct3D_11.1" class="mw-redirect" title="Direct3D 11.1">Direct3D 11.1</a> and <a href="https://en.wikipedia.org/wiki/OpenGL" title="OpenGL">OpenGL</a> 4.3.<sup id="cite_ref-37" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-37">[37]</a></sup><sup id="cite_ref-intelDX_OpenGL_38-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intelDX_OpenGL-38">[38]</a></sup><sup id="cite_ref-39" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-39">[39]</a></sup> Intel 10.18.14.5057 driver is the last planned driver release on Windows 7/8.1.<sup id="cite_ref-40" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-40">[40]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a> for the enthusiast and enterprise/server segments<sup id="cite_ref-41" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-41">[41]</a></sup> and for the Enthusiast-Class Desktop Platform Haswell-E<sup id="cite_ref-42" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-42">[42]</a></sup></li>
<li>Variable Base clock (BClk)<sup id="cite_ref-43" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-43">[43]</a></sup> like <a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a>.<sup id="cite_ref-44" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-44">[44]</a></sup></li>
<li>Four versions of the integrated GPU: GT1, GT2, GT3 and GT3e, where GT3 version has 40 execution units (EUs).  Haswell's predecessor, Ivy Bridge, has a maximum of 16 EUs.  GT3e version with 40 EUs and on-package 128&nbsp;MB of embedded DRAM (<a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a>), called <a href="https://en.wikipedia.org/wiki/Crystalwell" class="mw-redirect" title="Crystalwell">Crystalwell</a>, is available only in mobile H-<a href="https://en.wikipedia.org/wiki/Stock_keeping_unit" title="Stock keeping unit">SKUs</a> and desktop (<a href="https://en.wikipedia.org/wiki/Ball_grid_array" title="Ball grid array">BGA</a>-only) R-SKUs.  Effectively, this eDRAM is a Level 4 cache; it is shared dynamically between the on-die GPU and CPU, and serving as a <a href="https://en.wikipedia.org/wiki/Victim_cache" title="Victim cache">victim cache</a> to the CPU's Level 3 cache.<sup id="cite_ref-45" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-45">[45]</a></sup><sup id="cite_ref-anandtech-i74950hq_46-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-i74950hq-46">[46]</a></sup><sup id="cite_ref-47" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-47">[47]</a></sup><sup id="cite_ref-48" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-48">[48]</a></sup><sup id="cite_ref-49" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-49">[49]</a></sup></li>
<li>Optional support for <a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a> technology and Thunderbolt 2.0<sup id="cite_ref-50" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-50">[50]</a></sup><sup id="cite_ref-51" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-51">[51]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Fully_integrated_voltage_regulator" class="mw-redirect" title="Fully integrated voltage regulator">Fully integrated voltage regulator</a> (FIVR), thereby moving some of the components from <a href="https://en.wikipedia.org/wiki/Motherboard" title="Motherboard">motherboard</a> onto the CPU.<sup id="cite_ref-52" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-52">[52]</a></sup><sup id="cite_ref-53" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-53">[53]</a></sup><sup id="cite_ref-54" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-54">[54]</a></sup></li>
<li>New advanced power-saving system; due to Haswell's new low-power C6 and C7 sleep states, not all <a href="https://en.wikipedia.org/wiki/Power_supply_unit_(computer)" title="Power supply unit (computer)">power supply units</a> (PSUs) are suitable for computers with Haswell CPUs.<sup id="cite_ref-55" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-55">[55]</a></sup><sup id="cite_ref-56" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-56">[56]</a></sup></li>
<li>37, 47, 57&nbsp;W <a href="https://en.wikipedia.org/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> (TDP) mobile processors.<sup id="cite_ref-softpedia_20-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-softpedia-20">[20]</a></sup></li>
<li>35, 45, 65, 84, 88, 95 and 130–140&nbsp;W (high-end, Haswell-E) TDP desktop processors.<sup id="cite_ref-softpedia_20-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-softpedia-20">[20]</a></sup></li>
<li>15&nbsp;W or 11.5W TDP processors for the <a href="https://en.wikipedia.org/wiki/Ultrabook" title="Ultrabook">Ultrabook</a> platform (multi-chip package like <a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>)<sup id="cite_ref-57" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-57">[57]</a></sup> leading to reduced heat, which results in thinner as well as lighter Ultrabooks, but the performance level is slightly lower than the 17&nbsp;W version.<sup id="cite_ref-nordichardware_58-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-nordichardware-58">[58]</a></sup></li>
<li>Shrink of the <a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">Platform Controller Hub</a> (PCH), from <a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65 nm</a> to <a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32 nm</a>.<sup id="cite_ref-fudzilla_59-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-fudzilla-59">[59]</a></sup></li></ul>
<dl><dd><table class="wikitable" style="text-align: center; min-width: 26em;">
<caption><span class="nowrap"><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> sizes</span><sup id="cite_ref-60" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-60">[60]</a></sup><sup id="cite_ref-61" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-61">[61]</a></sup>
</caption>
<tbody><tr>
<th colspan="2">Cache
</th>
<th colspan="3">Page size
</th></tr>
<tr>
<th>Name</th>
<th>Level</th>
<th>4&nbsp;KB</th>
<th>2&nbsp;MB</th>
<th>1&nbsp;GB
</th></tr>
<tr>
<td>DTLB</td>
<td>1st</td>
<td>64</td>
<td>32</td>
<td>4
</td></tr>
<tr>
<td>ITLB</td>
<td>1st</td>
<td>128</td>
<td>8&nbsp;/ logical core</td>
<td>none
</td></tr>
<tr>
<td>STLB
</td>
<td>2nd
</td>
<td colspan="2">1024
</td>
<td>none
</td></tr></tbody></table></dd></dl>
<h3><span class="mw-headline" id="Server_processors_features">Server processors features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=7" title="Edit section: Server processors features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="https://en.wikipedia.org/wiki/Haswell-EP" class="mw-redirect" title="Haswell-EP">Haswell-EP</a> variant, released in September 2014, with up to 18 cores and marketed as the Xeon E5-1600 v3 and Xeon E5-2600 v3 series.<sup id="cite_ref-anandtech-8432_62-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-8432-62">[62]</a></sup></li>
<li>Haswell-EX variant, released in May 2015, with 18 cores and functioning TSX.<sup id="cite_ref-techreport-26911_35-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techreport-26911-35">[35]</a></sup><sup id="cite_ref-63" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-63">[63]</a></sup><sup id="cite_ref-64" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-64">[64]</a></sup></li>
<li>A new <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a> design.</li>
<li>Up to 35&nbsp;MB total unified cache (<a href="https://en.wikipedia.org/wiki/Last_level_cache" class="mw-redirect" title="Last level cache">last level cache</a>, LLC) for Haswell-EP<sup id="cite_ref-65" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-65">[65]</a></sup> and up to 40&nbsp;MB for Haswell-EX.</li>
<li><a href="https://en.wikipedia.org/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a> socket replaces <a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a> for the Haswell EP; the new socket has the same number of pins, but it is keyed differently due to electrical incompatibility.<sup id="cite_ref-66" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-66">[66]</a></sup><sup id="cite_ref-67" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-67">[67]</a></sup><sup id="cite_ref-68" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-68">[68]</a></sup></li>
<li>The already launched <a href="https://en.wikipedia.org/wiki/Xeon_E3_v3" class="mw-redirect" title="Xeon E3 v3">Xeon E3 v3</a> Haswells will get a refresh in spring 2014,<sup id="cite_ref-69" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-69">[69]</a></sup> together with a refreshed Intel <a href="https://en.wikipedia.org/wiki/Intel_Xeon_chipsets#Single_processor_Haswell-based_Xeon_chipsets" class="mw-redirect" title="Intel Xeon chipsets">C220 series PCH</a> chipset.<sup id="cite_ref-70" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-70">[70]</a></sup></li>
<li>TDP up to 160&nbsp;W for Haswell-EP.<sup id="cite_ref-71" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-71">[71]</a></sup></li>
<li><span id="COD"></span>Haswell-EP models with ten and more cores support <i>cluster on die</i> (COD) operation mode,<sup id="cite_ref-72" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-72">[72]</a></sup> allowing CPU's multiple columns of cores and <a href="https://en.wikipedia.org/wiki/Last_level_cache" class="mw-redirect" title="Last level cache">last level cache</a> (LLC) slices to be logically divided into what is presented as two <a href="https://en.wikipedia.org/wiki/Non-uniform_memory_access" title="Non-uniform memory access">non-uniform memory access</a> (NUMA) CPUs to the operating system.  By keeping data and instructions local to the "partition" of CPU which is processing them, therefore decreasing the LLC access latency, COD brings performance improvements to NUMA-aware operating systems and applications.<sup id="cite_ref-73" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-73">[73]</a></sup></li></ul>
<h3><span class="mw-headline" id="Haswell_Refresh"><span id="REFRESH"></span><span id="NGPTIM"></span><span id="DEVILS-CANYON"></span>Haswell Refresh</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=8" title="Edit section: Haswell Refresh">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Around the middle of 2014, Intel released a refresh of Haswell, simply titled <i>Haswell Refresh</i>.   When compared to the original Haswell CPUs lineup, Haswell Refresh CPUs offer a modest increase in clock frequencies, usually  of 100 MHz.<sup id="cite_ref-74" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-74">[74]</a></sup>  Haswell Refresh CPUs are supported by Intel's <i>9 Series</i> chipsets (Z97 and H97, codenamed <a href="https://en.wikipedia.org/wiki/Wildcat_Point" class="mw-redirect" title="Wildcat Point">Wildcat Point</a>), while motherboards with <i>8 Series</i> chipsets (codenamed <a href="https://en.wikipedia.org/wiki/Lynx_Point" class="mw-redirect" title="Lynx Point">Lynx Point</a>) usually require a BIOS update to support Haswell Refresh CPUs.<sup id="cite_ref-75" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-75">[75]</a></sup>
</p><p>The CPUs codenamed <i>Devil's Canyon</i>, covering the i5 and i7 K-series <a href="https://en.wikipedia.org/wiki/Stock_keeping_unit" title="Stock keeping unit">SKUs</a>, employ a new and improved <a href="https://en.wikipedia.org/wiki/Thermal_interface_material" title="Thermal interface material">thermal interface material</a> (TIM) called next-generation polymer thermal interface material (<i>NGPTIM</i>).  This improved TIM reduces the CPU's operating temperatures and improves the overclocking potential, as something that had been problematic since the introduction of Ivy Bridge.<sup id="cite_ref-76" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-76">[76]</a></sup> Other changes for the Devil's Canyon CPUs include a TDP increase to 88&nbsp;W, additional decoupling capacitors to help smooth out the outputs from the fully integrated voltage regulator (FIVR), and support for the <a href="https://en.wikipedia.org/wiki/VT-d" class="mw-redirect" title="VT-d">VT-d</a> that was previously limited to non-K-series SKUs.<sup id="cite_ref-AnandTechDevilsCanyon1_77-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-AnandTechDevilsCanyon1-77">[77]</a></sup> <a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a> was another feature brought over from the non-K-series SKUs, until August 2014 when a microcode update disabled TSX due to a bug that was discovered in its implementation.<sup id="cite_ref-techreport-26911_35-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techreport-26911-35">[35]</a></sup><sup id="cite_ref-intel-spec-update_36-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-spec-update-36">[36]</a></sup>
</p>
<h2><span class="mw-headline" id="List_of_Haswell_processors"><span id="CPUS-LIST"></span>List of Haswell processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=9" title="Edit section: List of Haswell processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Desktop_processors"><span id="PENTIUM-AE"></span>Desktop processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=10" title="Edit section: Desktop processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Intel_Haswell_4771_CPU.jpg" class="image"><img alt="" src="./haswell_files/220px-Intel_Haswell_4771_CPU.jpg" decoding="async" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/330px-Intel_Haswell_4771_CPU.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/440px-Intel_Haswell_4771_CPU.jpg 2x" data-file-width="1280" data-file-height="960"></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Intel_Haswell_4771_CPU.jpg" class="internal" title="Enlarge"></a></div>Intel Haswell i7-4771 CPU, sitting atop its original packaging that contains an OEM fan-cooled <a href="https://en.wikipedia.org/wiki/Heatsink" class="mw-redirect" title="Heatsink">heatsink</a></div></div></div>
<ul><li>All models support: <i><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a>, <a href="https://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a>, Enhanced Intel <a href="https://en.wikipedia.org/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a>, XD bit (an <a href="https://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a>,</i> and <i><a href="https://en.wikipedia.org/wiki/Smart_Cache" class="mw-redirect" title="Smart Cache">Smart Cache</a>.</i>
<ul><li>Core i3, i5 and i7 support <i><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, BMI1, BMI2, <a href="https://en.wikipedia.org/wiki/FMA3" class="mw-redirect" title="FMA3">FMA3</a>,</i> and <i><a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>.</i><sup id="cite_ref-comparison_78-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup></li>
<li>Core i3 and i7, as well as the Core i5-4570T and i5-4570TE, support <i><a href="https://en.wikipedia.org/wiki/Hyper-Threading" class="mw-redirect" title="Hyper-Threading">Hyper-Threading</a> (HT)</i>.<sup id="cite_ref-comparison_78-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup></li>
<li>Core i5 and i7 support <i><a href="https://en.wikipedia.org/wiki/Turbo_Boost" class="mw-redirect" title="Turbo Boost">Turbo Boost</a> 2.0.</i><sup id="cite_ref-comparison_78-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup></li>
<li>Although it was initially supported on selected models, since August 2014 desktop variants no longer support <i><a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a></i> due to a bug that was discovered in its implementation; as a workaround, a microcode update disabled the TSX feature.<sup id="cite_ref-anandtech-8376_33-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-8376-33">[33]</a></sup><sup id="cite_ref-techreport-26911_35-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techreport-26911-35">[35]</a></sup><sup id="cite_ref-intel-spec-update_36-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-spec-update-36">[36]</a></sup><sup id="cite_ref-comparison_78-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup></li>
<li>SKUs below 45xx as well as R-series and K-series SKUs do not support <i><a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a></i> or <i><a href="https://en.wikipedia.org/wiki/Intel_vPro" title="Intel vPro">vPro</a>.</i><sup id="cite_ref-comparison_78-4" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup></li>
<li><i><a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a></i>, which is Intel's <a href="https://en.wikipedia.org/wiki/IOMMU" class="mw-redirect" title="IOMMU">IOMMU</a>, is supported on all i5 and i7 SKUs except the i5-4670K and i7-4770K.<sup id="cite_ref-comparison_78-5" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-comparison-78">[78]</a></sup><sup id="cite_ref-79" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-79">[79]</a></sup><sup id="cite_ref-80" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-80">[80]</a></sup>  Support for VT-d requires the chipset and motherboard to also support VT-d.</li>
<li>Models i5-4690K and i7-4790K, codenamed Devil's Canyon, have a better internal <a href="https://en.wikipedia.org/wiki/Thermal_grease" title="Thermal grease">thermal grease</a> to help heat escape and an improved internal <a href="https://en.wikipedia.org/wiki/Voltage_regulator" title="Voltage regulator">voltage regulator</a> ("FIVR"), to help deliver cleaner power in situations like overclocking.</li></ul></li>
<li>Transistors: 1.4 billion<sup id="cite_ref-anandtech_81-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-81">[81]</a></sup><sup id="cite_ref-82" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-82">[82]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> size: 177&nbsp;mm<sup>2</sup><sup id="cite_ref-anandtech_81-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-81">[81]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics#Haswell" class="mw-redirect" title="Intel HD and Iris Graphics">Intel HD and Iris Graphics</a> in following variants:
<ul><li>R-series desktop processors feature Intel Iris Pro 5200 graphics (GT3e).<sup id="cite_ref-83" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-83">[83]</a></sup></li>
<li>All other currently known i3, i5 and i7 desktop processors include Intel HD 4600 graphics (GT2).<sup id="cite_ref-84" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-84">[84]</a></sup></li>
<li>The exceptions are processors 41xxx, which include HD 4400 graphics (GT2).</li>
<li>Celeron and Pentium processors contain Intel HD Graphics (GT1).</li></ul></li>
<li>Pentium G3258, also known as the <i>Pentium Anniversary Edition</i>, has an unlocked multiplier. Its release marks 20 years of "Pentium" as a brand.<sup id="cite_ref-85" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-85">[85]</a></sup></li></ul>
<p>The following table lists available desktop processors.
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">GPU model
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">Cache
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">PCIe 3.0 lane<br>configurations<sup class="reference" id="ref_PCIeChipsetDependence"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_PCIeChipsetDependence">[a]</a></sup>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">VT-d<sup class="reference" id="ref_VTdChipsetDependence"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_VTdChipsetDependence">[b]</a></sup>
</th>
<th rowspan="2" class="unsortable">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L4_cache" class="mw-redirect" title="L4 cache">L4</a><sup id="cite_ref-86" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-86">[a]</a></sup>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td rowspan="3">Enthusiast / High-End
</td>
<td>8 (16)
</td>
<td rowspan="3">Core&nbsp;i7<br>Extreme
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82930">5960X</a></b>
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>20&nbsp;MB
</td>
<td rowspan="12" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3">140&nbsp;W
</td>
<td rowspan="2">2×16 + 1×8
</td>
<td rowspan="9" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="3">August&nbsp;29,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-08-29</span>)</span><sup id="cite_ref-87" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-87">[86]</a></sup>
</td>
<td>$999
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/LGA_2011-v3" class="mw-redirect" title="LGA 2011-v3">LGA 2011-v3</a>
</td>
<td rowspan="86"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td>
<td rowspan="3">Up to quad<br>channel<br>DDR4-2133
</td></tr>
<tr>
<td rowspan="2">6 (12)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82931">5930K</a></b>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">15&nbsp;MB
</td>
<td>$583
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82932">5820K</a></b>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>1×16 + 1×8 + 1×4
</td>
<td>$389
</td></tr>
<tr>
<td rowspan="13">Performance
</td>
<td rowspan="13">4 (8)
</td>
<td rowspan="13">Core&nbsp;i7
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80807">4790K</a></b>
</td>
<td rowspan="9">HD&nbsp;4600&nbsp;<br>(GT2)
</td>
<td>4.0&nbsp;GHz
</td>
<td>4.4&nbsp;GHz
</td>
<td rowspan="9">350&nbsp;MHz<sup id="cite_ref-4th_Generation_88-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-4th_Generation-88">[87]</a></sup>
</td>
<td>1.25&nbsp;GHz
</td>
<td rowspan="9">8&nbsp;MB
</td>
<td>88&nbsp;W
</td>
<td rowspan="83">1×16<br>2×8<br>1×8 + 2×4
</td>
<td>June&nbsp;2,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-06-02</span>)</span>
</td>
<td>$339
</td>
<td rowspan="9"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td>
<td rowspan="66">Up to dual<br>channel<br>DDR3-1600<sup id="cite_ref-89" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-89">[88]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80806">4790</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="2">4.0&nbsp;GHz
</td>
<td rowspan="5">1.2&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="4">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="4">$303
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80808">4790S</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80809">4790T</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td>45&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80814">4785T</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77656">4771</a>
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td rowspan="5">3.9&nbsp;GHz
</td>
<td rowspan="3">84&nbsp;W
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$320
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75123">4770K</a></b>
</td>
<td>1.25&nbsp;GHz
</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No
</td>
<td rowspan="7">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-presence-pc_90-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-presence-pc-90">[89]</a></sup>
</td>
<td>$339
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75122">4770</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="2">1.2&nbsp;GHz
</td>
<td rowspan="10" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="2">$303
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75124">4770S</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76642">4770R</a>
</td>
<td>Iris&nbsp;Pro&nbsp;5200&nbsp;<br>(GT3e)
</td>
<td>3.2&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.3&nbsp;GHz
</td>
<td>6&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td>$392
</td>
<td>BGA<br>1364
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75125">4770T</a>
</td>
<td rowspan="10">HD&nbsp;4600&nbsp;<br>(GT2)
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="10">350&nbsp;MHz<sup id="cite_ref-4th_Generation_88-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-4th_Generation-88">[87]</a></sup>
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="3">8&nbsp;MB
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">45&nbsp;W
</td>
<td rowspan="3">$303
</td>
<td rowspan="10"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75610">4770TE</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75121">4765T</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="8">1.2&nbsp;GHz
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td rowspan="70">Mainstream
</td>
<td rowspan="15">4 (4)
</td>
<td rowspan="24">Core i5
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80811">4690K</a></b>
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td rowspan="3">3.9&nbsp;GHz
</td>
<td rowspan="7">6&nbsp;MB
</td>
<td>88&nbsp;W
</td>
<td>June&nbsp;2,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-06-02</span>)</span>
</td>
<td>$242
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80810">4690</a>
</td>
<td>84&nbsp;W
</td>
<td rowspan="3">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="3">$213
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80812">4690S</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80813">4690T</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>45&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75048">4670K</a></b>
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td rowspan="3">3.8&nbsp;GHz
</td>
<td rowspan="2">84&nbsp;W
</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No
</td>
<td rowspan="5">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td>
<td>$242
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75047">4670</a>
</td>
<td rowspan="19" style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Yes
</td>
<td rowspan="2">$213
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75049">4670S</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76641">4670R</a>
</td>
<td>Iris&nbsp;Pro&nbsp;5200&nbsp;<br>(GT3e)
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.3&nbsp;GHz
</td>
<td>4&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td>$310
</td>
<td>BGA<br>1364
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75050">4670T</a>
</td>
<td rowspan="6">HD&nbsp;4600&nbsp;<br>(GT2)
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="6">350&nbsp;MHz<sup id="cite_ref-4th_Generation_88-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-4th_Generation-88">[87]</a></sup>
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="6">6&nbsp;MB
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>45&nbsp;W
</td>
<td>$213
</td>
<td rowspan="6"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80815">4590</a></b>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2">3.7&nbsp;GHz
</td>
<td rowspan="7">1.15&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="3">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="5">$192
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80816">4590S</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78928">4590T</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75043">4570</a></b>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="5">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75044">4570S</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="2">65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76640">4570R</a>
</td>
<td>Iris&nbsp;Pro&nbsp;5200&nbsp;<br>(GT3e)
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">200&nbsp;MHz
</td>
<td rowspan="3">4&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td>$288
</td>
<td>BGA<br>1364
</td></tr>
<tr>
<td rowspan="2">2 (4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75045">4570T</a>
</td>
<td rowspan="20">HD&nbsp;4600&nbsp;<br>(GT2)
</td>
<td>2.9&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="55" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">35&nbsp;W
</td>
<td rowspan="2">$192
</td>
<td rowspan="55"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75468">4570TE</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="13">350&nbsp;MHz<sup id="cite_ref-4th_Generation_88-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-4th_Generation-88">[87]</a></sup>
</td>
<td>1&nbsp;GHz
</td></tr>
<tr>
<td rowspan="7">4 (4)
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80817">4460</a></b>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td rowspan="7">1.1&nbsp;GHz
</td>
<td rowspan="7">6&nbsp;MB
</td>
<td>84&nbsp;W
</td>
<td rowspan="3">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="7">$182
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80818">4460S</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78927">4460T</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75038">4440</a></b>
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">3.3&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="2">September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75040">4440S</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75036">4430</a></b>
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="2">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span><sup id="cite_ref-presence-pc_90-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-presence-pc-90">[89]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75037">4430S</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td rowspan="19">2 (4)
</td>
<td rowspan="19">Core&nbsp;i3
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77495">4370</a>
</td>
<td>3.8&nbsp;GHz
</td>
<td rowspan="46" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="9">1.15&nbsp;GHz
</td>
<td rowspan="11">4&nbsp;MB
</td>
<td rowspan="5">54&nbsp;W
</td>
<td rowspan="46" style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">No
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td>
<td rowspan="2">$149
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77493">4360</a>
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77491">4350</a>
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td>$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77771">4340</a>
</td>
<td rowspan="2">September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$149
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77769">4330</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="5">$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81207">4370T</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="6">35&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77494">4360T</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77492">4350T</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77770">4330T</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77492">4340TE</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="6">350&nbsp;MHz
</td>
<td rowspan="2">1&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77778">4330TE</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$122
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77490">4170</a>
</td>
<td rowspan="8">HD&nbsp;4400&nbsp;<br>(GT2)
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="8">1.15&nbsp;GHz
</td>
<td rowspan="28">3&nbsp;MB
</td>
<td rowspan="4">54&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td>
<td rowspan="3">$117
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77488">4160</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77486">4150</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77480">4130</a></b>
</td>
<td>3.4&nbsp;GHz
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$122
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81209">4170T</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="4">35&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td>
<td rowspan="3">$117
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77489">4160T</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77487">4150T</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77481">4130T</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$122
</td></tr>
<tr>
<td rowspan="27">2 (2)
</td>
<td rowspan="20">Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/87358">G3470</a>
</td>
<td rowspan="27">HD&nbsp;Graphics
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="6">350&nbsp;MHz
</td>
<td rowspan="6">1.1&nbsp;GHz
</td>
<td rowspan="6">53&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td>
<td rowspan="3">$86
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83428">G3460</a></b>
</td>
<td>3.5&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80792">G3450</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80794">G3440</a>
</td>
<td rowspan="2">3.3&nbsp;GHz
</td>
<td>$75
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77777">G3430</a>
</td>
<td rowspan="2">December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td>
<td>$86
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77775">G3420</a></b>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="6">$75
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83429">G3460T</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="4">1.1&nbsp;GHz
</td>
<td rowspan="5">35&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80793">G3450T</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80795">G3440T</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77776">G3420T</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td rowspan="2">December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78007">G3320TE</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td rowspan="6">350&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td rowspan="17">Up to dual<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/87356">G3260</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="9">1.1&nbsp;GHz
</td>
<td rowspan="5">53&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td>
<td>$64
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82723">G3258</a><sup class="reference" id="ref_Anniversary"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_Anniversary">[c]</a></sup>
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td>June&nbsp;2,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-06-02</span>)</span>
</td>
<td>$72
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83538">G3250</a>
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td>
<td rowspan="7">$64
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80796">G3240</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77773">G3220</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/87357">G3260T</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="4">35&nbsp;W
</td>
<td>March&nbsp;30,&nbsp;2015<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2015-03-30</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83539">G3250T</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>July&nbsp;20,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-07-20</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80797">G3240T</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77774">G3220T</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td></tr>
<tr>
<td rowspan="7">Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80798">G1850</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td rowspan="6">1.05&nbsp;GHz
</td>
<td rowspan="7">2&nbsp;MB
</td>
<td rowspan="4">53&nbsp;W
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$52
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80800">G1840</a>
</td>
<td rowspan="2">2.8&nbsp;GHz
</td>
<td>$42
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78954">G1830</a>
</td>
<td rowspan="2">December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td>
<td>$52
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78955">G1820</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td rowspan="4">$42
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80801">G1840T</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td rowspan="3">200&nbsp;MHz
</td>
<td rowspan="3">35&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78956">G1820T</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td rowspan="2">December&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-12-01</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78957">G1820TE</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td></tr></tbody><tfoot></tfoot></table>
<dl><dd><span class="citation wikicite" id="endnote_PCIeChipsetDependence"><sup>a</sup></span>  Some of these configurations could be disabled by the chipset. For example, H-series chipsets disable all PCIe 3.0 lane configurations except 1×16.</dd>
<dd><span class="citation wikicite" id="endnote_VTdChipsetDependence"><sup>b</sup></span>  This feature also requires a chipset that supports VT-d like the Q87 chipset or the X99 chipset.</dd>
<dd><span class="citation wikicite" id="endnote_Anniversary"><sup>c</sup></span>  This is called <i>20th Anniversary Edition</i> and has an unlocked multiplier.</dd></dl>
<p>SKU suffixes to denote:
</p>
<ul><li>K&nbsp;–  unlocked <span style="color: #969696">(adjustable CPU multiplier up to 63x)</span>
<ul><li>The Pentium G3258 CPU is unlocked despite not having the K-suffix.</li></ul></li>
<li>S&nbsp;–  performance-optimized lifestyle <span style="color: #969696">(low power with 65&nbsp;W TDP)</span></li>
<li>T&nbsp;–  power-optimized lifestyle <span style="color: #969696">(ultra low power with 35–45 W TDP)</span></li>
<li>R&nbsp;–  BGA packaging / High-performance GPU <span style="color: #969696">(currently Iris Pro 5200 (GT3e))</span></li>
<li>X&nbsp;–  extreme edition <span style="color: #969696">(adjustable CPU ratio with no ratio limit)</span></li></ul>
<h3><span class="mw-headline" id="Server_processors"><span id="SERVER-CPUS"></span><span id="HASWELL-WS"></span>Server processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=11" title="Edit section: Server processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<style data-mw-deduplicate="TemplateStyles:r889293853/mw-parser-output/.tmulti">.mw-parser-output .tmulti .thumbinner{display:flex;flex-direction:column}.mw-parser-output .tmulti .trow{display:flex;flex-direction:row;clear:left;flex-wrap:wrap;width:100%;box-sizing:border-box}.mw-parser-output .tmulti .tsingle{margin:1px;float:left}.mw-parser-output .tmulti .theader{clear:both;font-weight:bold;text-align:center;align-self:center;background-color:transparent;width:100%}.mw-parser-output .tmulti .thumbcaption{text-align:left;background-color:transparent}.mw-parser-output .tmulti .text-align-left{text-align:left}.mw-parser-output .tmulti .text-align-right{text-align:right}.mw-parser-output .tmulti .text-align-center{text-align:center}@media all and (max-width:720px){.mw-parser-output .tmulti .thumbinner{width:100%!important;box-sizing:border-box;max-width:none!important;align-items:center}.mw-parser-output .tmulti .trow{justify-content:center}.mw-parser-output .tmulti .tsingle{float:none!important;max-width:100%!important;box-sizing:border-box;text-align:center}.mw-parser-output .tmulti .thumbcaption{text-align:center}}</style><div class="thumb tmulti tright"><div class="thumbinner" style="width:368px;max-width:368px"><div class="trow"><div class="tsingle" style="width:182px;max-width:182px"><div class="thumbimage"><a href="https://en.wikipedia.org/wiki/File:Intel_Xeon_E3-1241_v3_CPU.jpg" class="image"><img alt="" src="./haswell_files/Intel_Xeon_E3-1241_v3_CPU.jpg" decoding="async" width="180" height="135" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fe/Intel_Xeon_E3-1241_v3_CPU.jpg/270px-Intel_Xeon_E3-1241_v3_CPU.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fe/Intel_Xeon_E3-1241_v3_CPU.jpg/360px-Intel_Xeon_E3-1241_v3_CPU.jpg 2x" data-file-width="1024" data-file-height="768"></a></div><div class="thumbcaption">Intel Xeon E3-1241 v3 CPU, on top of its original packaging with an OEM fan-cooled heatsink</div></div><div class="tsingle" style="width:182px;max-width:182px"><div class="thumbimage"><a href="https://en.wikipedia.org/wiki/File:Intel_Xeon_E5-1650_v3_CPU.jpg" class="image"><img alt="" src="./haswell_files/180px-Intel_Xeon_E5-1650_v3_CPU.jpg" decoding="async" width="180" height="135" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/c6/Intel_Xeon_E5-1650_v3_CPU.jpg/270px-Intel_Xeon_E5-1650_v3_CPU.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/c6/Intel_Xeon_E5-1650_v3_CPU.jpg/360px-Intel_Xeon_E5-1650_v3_CPU.jpg 2x" data-file-width="1024" data-file-height="768"></a></div><div class="thumbcaption">Intel Xeon E5-1650 v3 CPU; its retail box contains no OEM heatsink</div></div></div></div></div>
<ul><li>All models support: <i><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> (Advanced Vector Extensions), <a href="https://en.wikipedia.org/wiki/AVX2" class="mw-redirect" title="AVX2">AVX2</a>, <a href="https://en.wikipedia.org/wiki/FMA3" class="mw-redirect" title="FMA3">FMA3</a>, <a href="https://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a>, BMI (Bit Manipulation Instructions 1)+BMI2, Enhanced Intel <a href="https://en.wikipedia.org/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a>, XD bit (an <a href="https://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a> implementation), <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_vPro" title="Intel vPro">Intel vPro</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">Intel VT-d</a>, <a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a> (except E3-1220 v3 and E3-1225 v3), <a href="https://en.wikipedia.org/wiki/Turbo_Boost" class="mw-redirect" title="Turbo Boost">Turbo Boost</a> 2.0, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a></i>, and <i>Smart Cache.</i></li>
<li>Haswell-EX models (E7-48xx/88xx v3) support <i><a href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" title="Transactional Synchronization Extensions">TSX</a></i>, while for Haswell-E, Haswell-WS (E3-12xx v3) and Haswell-EP (E5-16xx/26xx v3) models it was disabled via a microcode update in August 2014, due to a bug that was discovered in the TSX implementation.<sup id="cite_ref-techreport-26911_35-4" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techreport-26911-35">[35]</a></sup><sup id="cite_ref-intel-spec-update_36-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-spec-update-36">[36]</a></sup></li>
<li>Transistors: 5.56 billion<sup id="cite_ref-pcper_91-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-pcper-91">[90]</a></sup></li>
<li>Die size: 661&nbsp;mm<sup>2</sup><sup id="cite_ref-pcper_91-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-pcper-91">[90]</a></sup></li></ul>
<p>The first digit of the model number designates the largest supported multi-socket configuration; thus, E5-26xx v3 models support up to dual-socket configurations, while the E7-48xx v3 and E7-88xx v3 models support up to quad- and eight-socket configurations, respectively.  Also, E5-16xx/26xx v3 and E7-48xx/88xx v3 models have no integrated GPU.
</p><p>Lists of launched server processors are below, split between Haswell E3-12xx v3, E5-16xx/26xx v3 and E7-48xx/88xx v3 models.
</p>
<table class="wikitable sortable jquery-tablesorter">
<caption>Haswell E7-48xx/88xx v3 SKUs<sup id="cite_ref-92" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-92">[91]</a></sup><sup id="cite_ref-93" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-93">[92]</a></sup>
</caption>
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="unsortable">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)<br>
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td rowspan="12">Server
</td>
<td>4&nbsp;(8)
</td>
<td rowspan="12"><a href="https://en.wikipedia.org/wiki/Xeon_E7_v3" class="mw-redirect" title="Xeon E7 v3">Xeon&nbsp;E7&nbsp;v3</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84688/">E7-8893v3</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td rowspan="7">45&nbsp;MB
</td>
<td>140&nbsp;W
</td>
<td rowspan="12">May&nbsp;2015
</td>
<td rowspan="2">$6,841
</td>
<td rowspan="12"><a href="https://en.wikipedia.org/wiki/LGA_2011-1" class="mw-redirect" title="LGA 2011-1">LGA<br>2011-1</a>
</td>
<td rowspan="12"><a href="https://en.wikipedia.org/wiki/QPI" class="mw-redirect" title="QPI">QPI</a> (up&nbsp;to<br>9.6&nbsp;GT/s<sup id="cite_ref-qpi-speed_94-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-qpi-speed-94">[b]</a></sup>)<br><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td>
<td rowspan="12">Up to DDR4-1866 or DDR3-1600
</td></tr>
<tr>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84686/">E7-8891v3</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="2">165&nbsp;W
</td></tr>
<tr>
<td rowspan="4">18&nbsp;(36)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84685/">E7-8890v3</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>$7,174
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84683/">E7-8880v3</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>150&nbsp;W
</td>
<td>$5,895
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84684/">E7-8880Lv3</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>115&nbsp;W
</td>
<td>$6,063
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84682/">E7-8870v3</a>
</td>
<td>2.1&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>140&nbsp;W
</td>
<td rowspan="2">$4,672
</td></tr>
<tr>
<td rowspan="2">16&nbsp;(32)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84681/">E7-8867v3</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2">165&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84680/">E7-8860v3</a>
</td>
<td rowspan="2">2.2&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>40&nbsp;MB
</td>
<td>$4,061
</td></tr>
<tr>
<td>14&nbsp;(28)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84679/">E7-4850v3</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>35&nbsp;MB
</td>
<td rowspan="4">115&nbsp;W
</td>
<td>$3,003
</td></tr>
<tr>
<td>12&nbsp;(24)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84678/">E7-4830v3</a>
</td>
<td>2.1&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>30&nbsp;MB
</td>
<td>$2,170
</td></tr>
<tr>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84677/">E7-4820v3</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">25&nbsp;MB
</td>
<td rowspan="2">$1,502
</td></tr>
<tr>
<td>8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/84676/">E7-4809v3</a>
</td>
<td>2.0&nbsp;GHz
</td></tr></tbody><tfoot></tfoot></table>
<table class="wikitable sortable jquery-tablesorter">
<caption>Haswell E5-16xx/26xx v3 SKUs
</caption>
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">CPU<br><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a> clock rate<sup id="cite_ref-95" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-95">[93]</a></sup>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="unsortable">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)<br>tray / box
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td rowspan="28">Server
</td>
<td>18&nbsp;(36)
</td>
<td rowspan="36"><a href="https://en.wikipedia.org/wiki/Xeon_E5_v3" class="mw-redirect" title="Xeon E5 v3">Xeon&nbsp;E5&nbsp;v3</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81061/">2699v3</a>
</td>
<td rowspan="2">2.3&nbsp;GHz
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td rowspan="2">1.9&nbsp;GHz
</td>
<td rowspan="2">3.3&nbsp;GHz
</td>
<td>45&nbsp;MB
</td>
<td>145&nbsp;W
</td>
<td rowspan="2">September&nbsp;9,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-09-09</span>)</span>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="36"><a href="https://en.wikipedia.org/wiki/LGA_2011-3" class="mw-redirect" title="LGA 2011-3">LGA<br>2011-3</a>
</td>
<td rowspan="29"><a href="https://en.wikipedia.org/wiki/QPI" class="mw-redirect" title="QPI">QPI</a> (up&nbsp;to<br>9.6&nbsp;GT/s<sup id="cite_ref-qpi-speed_94-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-qpi-speed-94">[b]</a></sup>)<br><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td>
<td rowspan="17">up to DDR4-2133
</td></tr>
<tr>
<td rowspan="2">16&nbsp;(32)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81060">2698v3</a>
</td>
<td rowspan="2">40&nbsp;MB
</td>
<td>135&nbsp;W
</td></tr>
<tr>
<td><b>2698Av3</b><sup id="cite_ref-96" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-96">[94]</a></sup>
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>2.3&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>165&nbsp;W
</td>
<td>November 2014
</td>
<td>OEM
</td></tr>
<tr>
<td rowspan="2">14&nbsp;(28)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81059">2697v3</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2">35&nbsp;MB
</td>
<td>145&nbsp;W
</td>
<td rowspan="33">September&nbsp;9,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-09-09</span>)</span>
</td>
<td>$2,702 / $2,706
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81057">2695v3</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>1.9&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>120&nbsp;W
</td>
<td>$2,424 / $2,428
</td></tr>
<tr>
<td>12&nbsp;(24)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81713">2690v3</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>30&nbsp;MB
</td>
<td>135&nbsp;W
</td>
<td>$2,090 / $2,094
</td></tr>
<tr>
<td>14&nbsp;(28)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81055">2683v3</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>1.7&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>35&nbsp;MB
</td>
<td rowspan="2">120&nbsp;W
</td>
<td>$1,846 /&nbsp;—
</td></tr>
<tr>
<td rowspan="3">12&nbsp;(24)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81908">2680v3</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>2.1&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="3">30&nbsp;MB
</td>
<td>$1,745 / $1,749
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="https://github.com/Azure/azure-content/commit/c68b7003881a6f1f25dba5e5fd2b146d94a28333">2673v3</a><sup id="cite_ref-e5-2673v3_97-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-e5-2673v3-97">[c]</a></sup></b>
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81709">2670v3</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>120&nbsp;W
</td>
<td>$1,589 / $1,593
</td></tr>
<tr>
<td>8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83361">2667v3</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>135&nbsp;W
</td>
<td>$2,057 /&nbsp;—
</td></tr>
<tr>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81706">2660v3</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>105&nbsp;W
</td>
<td>$1,445 / $1,449
</td></tr>
<tr>
<td rowspan="2">12&nbsp;(24)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81903">2650Lv3</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>1.5&nbsp;GHz
</td>
<td>2.3&nbsp;GHz
</td>
<td rowspan="2">30&nbsp;MB
</td>
<td>65&nbsp;W
</td>
<td>$1,329 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81905/Intel-Xeon-Processor-E5-2658-v3-30M-Cache-2_20-GHz">2658v3</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>1.9&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">105&nbsp;W
</td>
<td>$1,832 /&nbsp;—
</td></tr>
<tr>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81705">2650v3</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>$1,166 / $1,171
</td></tr>
<tr>
<td>12&nbsp;(24)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81901">2648Lv3</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>1.5&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>30&nbsp;MB
</td>
<td>75&nbsp;W
</td>
<td>$1,544 /&nbsp;—
</td></tr>
<tr>
<td>6&nbsp;(12)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81900">2643v3</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>135&nbsp;W
</td>
<td>$1,552 /&nbsp;—
</td></tr>
<tr>
<td>8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83359">2640v3</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>90&nbsp;W
</td>
<td>$939 / $944
</td>
<td>up to DDR4-1866
</td></tr>
<tr>
<td>4&nbsp;(8)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83358">2637v3</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>15&nbsp;MB
</td>
<td>135&nbsp;W
</td>
<td>$996 /&nbsp;—
</td>
<td>up to DDR4-2133
</td></tr>
<tr>
<td rowspan="2">8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83356">2630v3</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>2.1&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">20&nbsp;MB
</td>
<td>85&nbsp;W
</td>
<td>$667 / $671
</td>
<td rowspan="6">up to DDR4-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83357">2630Lv3</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>1.5&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>55&nbsp;W
</td>
<td>$612 /&nbsp;—
</td></tr>
<tr>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81704">2628Lv3</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>1.7&nbsp;GHz
</td>
<td>2.4&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>75&nbsp;W
</td>
<td>$1,364 /&nbsp;—
</td></tr>
<tr>
<td>4&nbsp;(8)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83354">2623v3</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>10&nbsp;MB
</td>
<td>105&nbsp;W
</td>
<td>$444 /&nbsp;—
</td></tr>
<tr>
<td>6&nbsp;(12)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83352">2620v3</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>2.1&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>15&nbsp;MB
</td>
<td>85&nbsp;W
</td>
<td>$417 / $422
</td></tr>
<tr>
<td>8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83351">2618Lv3</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>1.9&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>75&nbsp;W
</td>
<td>$779 /&nbsp;—
</td></tr>
<tr>
<td>6&nbsp;(6)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81897">2609v3</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>1.9&nbsp;GHz
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3">15&nbsp;MB
</td>
<td>85&nbsp;W
</td>
<td>$306 / $306
</td>
<td>up to DDR4-1600
</td></tr>
<tr>
<td>6&nbsp;(12)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83350">2608Lv3</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>1.7&nbsp;GHz
</td>
<td>52&nbsp;W
</td>
<td>$441 /&nbsp;—
</td>
<td>up to DDR4-1866
</td></tr>
<tr>
<td>6&nbsp;(6)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83349">2603v3</a>
</td>
<td>1.6&nbsp;GHz
</td>
<td>1.3&nbsp;GHz
</td>
<td>85&nbsp;W
</td>
<td>$213 / $217
</td>
<td>up to DDR4-1600
</td></tr>
<tr>
<td rowspan="8">Workstation
</td>
<td>10&nbsp;(20)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81909">2687Wv3</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>160&nbsp;W
</td>
<td>$2,141 / $2,145
</td>
<td rowspan="6">up to DDR4-2133
</td></tr>
<tr>
<td rowspan="2">8&nbsp;(16)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82767">1680v3</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="2">20&nbsp;MB
</td>
<td rowspan="7">140&nbsp;W
</td>
<td>$1,723 /&nbsp;—
</td>
<td rowspan="7"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82766">1660v3</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>$1,080 /&nbsp;—
</td></tr>
<tr>
<td>6&nbsp;(12)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82765">1650v3</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>15&nbsp;MB
</td>
<td>$583 / $586
</td></tr>
<tr>
<td rowspan="2">4&nbsp;(8)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82764">1630v3</a>
</td>
<td>3.7&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="4">10&nbsp;MB
</td>
<td>$372 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82763">1620v3</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>$294 / $297
</td></tr>
<tr>
<td>4&nbsp;(4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82762/">1607v3</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$255 / —
</td>
<td rowspan="2">up to DDR4-1866
</td></tr>
<tr>
<td>4&nbsp;(4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/82761">1603v3</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>$202 / —
</td></tr></tbody><tfoot></tfoot></table>
<table class="wikitable sortable jquery-tablesorter">
<caption>Haswell E3-12xx v3 SKUs
</caption>
<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">GPU&nbsp;model
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a><br><a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="unsortable">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)<br>tray / box
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td rowspan="26">Server
</td>
<td rowspan="22">4&nbsp;(8)
</td>
<td rowspan="26"><a href="https://en.wikipedia.org/wiki/Xeon_E3_v3" class="mw-redirect" title="Xeon E3 v3">Xeon&nbsp;E3&nbsp;v3</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80913">1286v3</a>
</td>
<td rowspan="4">HD P4700 (GT2)
</td>
<td>3.7&nbsp;GHz
</td>
<td>4.1&nbsp;GHz
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td>1.3&nbsp;GHz
</td>
<td rowspan="4">8&nbsp;MB
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>84&nbsp;W
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$662 /&nbsp;—
</td>
<td rowspan="4"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td>
<td rowspan="26"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a>
</td>
<td rowspan="26">up to dual<br>channel<br>DDR3-1600<br>with ECC
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80914">1286Lv3</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">4.0&nbsp;GHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>65&nbsp;W
</td>
<td>$774 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75465">1285v3</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td>1.3&nbsp;GHz
</td>
<td>84&nbsp;W
</td>
<td rowspan="2">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td>
<td>$662 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75466">1285Lv3</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>65&nbsp;W
</td>
<td>$774 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/88045">1284Lv3</a>
</td>
<td>Iris Pro 5200 (GT3e)
</td>
<td>1.8&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>750&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td>6&nbsp;MB
</td>
<td>128&nbsp;MB
</td>
<td>47&nbsp;W
</td>
<td>February&nbsp;18,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-02-18</span>)</span>
</td>
<td>OEM
</td>
<td>BGA<br>1364
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80907">1281v3</a>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.7&nbsp;GHz
</td>
<td>4.1&nbsp;GHz
</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="20">8&nbsp;MB
</td>
<td rowspan="21" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">82&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="2">$612 /&nbsp;—
</td>
<td rowspan="21"><a href="https://en.wikipedia.org/wiki/LGA_1150" title="LGA 1150">LGA<br>1150</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75057">1280v3</a>
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td rowspan="2">4.0&nbsp;GHz
</td>
<td>June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80915">1276v3</a>
</td>
<td rowspan="2">HD P4600 (GT2)
</td>
<td rowspan="3">350&nbsp;MHz
</td>
<td rowspan="2">1.25&nbsp;GHz
</td>
<td rowspan="2">84&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$339 / $350
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75464">1275v3</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="2">3.9&nbsp;GHz
</td>
<td>June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td>
<td>$339 / $350
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76300">1275Lv3</a>
</td>
<td>HD (GT1)
</td>
<td>2.7&nbsp;GHz
</td>
<td>1.2&nbsp;GHz
</td>
<td>45&nbsp;W
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$328 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80908">1271v3</a>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.6&nbsp;GHz
</td>
<td>4.0&nbsp;GHz
</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">80&nbsp;W
</td>
<td rowspan="2">$328 / $339
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75056">1270v3</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td rowspan="3">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75467">1268Lv3</a>
</td>
<td>HD P4600 (GT2)
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td rowspan="2">45&nbsp;W
</td>
<td>$310 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75463">1265Lv3</a>
</td>
<td>HD (GT1)
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="3">1.2&nbsp;GHz
</td>
<td>$294 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80916">1246v3</a>
</td>
<td rowspan="2">HD P4600 (GT2)
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td rowspan="2">84&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="2">$276 / $287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75462">1245v3</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80909">1241v3</a>
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td colspan="2" rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="2">$262 / $273
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75055">1240v3</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80912">1240Lv3</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td rowspan="2">May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td>$278 /&nbsp;—
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80910">1231v3</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td rowspan="2">80&nbsp;W
</td>
<td rowspan="2">$240 / $250
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75054">1230v3</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75053">1230Lv3</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td>$250 /&nbsp;—
</td></tr>
<tr>
<td rowspan="3">4&nbsp;(4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80917">1226v3</a>
</td>
<td rowspan="2">HD P4600 (GT2)
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">350&nbsp;MHz
</td>
<td rowspan="2">1.2&nbsp;GHz
</td>
<td rowspan="2">84&nbsp;W
</td>
<td>May&nbsp;11,&nbsp;2014<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2014-05-11</span>)</span>
</td>
<td rowspan="2">$213 / $224
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75461">1225v3</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="2">June&nbsp;2,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-06-02</span>)</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75052">1220v3</a>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.1&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>80&nbsp;W
</td>
<td>$193 / $203
</td></tr>
<tr>
<td>2&nbsp;(4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75051">1220Lv3</a>
</td>
<td>1.1&nbsp;GHz
</td>
<td>1.5&nbsp;GHz
</td>
<td>4&nbsp;MB
</td>
<td>13&nbsp;W
</td>
<td>September&nbsp;1,&nbsp;2013<span style="display:none">&nbsp;(<span class="bday dtstart published updated">2013-09-01</span>)</span>
</td>
<td>$193 /&nbsp;—
</td></tr></tbody><tfoot></tfoot></table>
<p>SKU suffixes to denote:
</p>
<ul><li>L&nbsp;–  low power</li></ul>
<h3><span class="mw-headline" id="Mobile_processors"><span id="MOBILE"></span>Mobile processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=12" title="Edit section: Mobile processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>All models support: <i><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a>, F16C, Enhanced Intel <a href="https://en.wikipedia.org/wiki/SpeedStep" title="SpeedStep">SpeedStep</a> Technology (EIST), <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">Intel VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a>, XD bit (an <a href="https://en.wikipedia.org/wiki/NX_bit" title="NX bit">NX bit</a> implementation)</i>, and <i>Smart Cache.</i>
<ul><li>Core i3, i5 and i7 support <i><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions_2" class="mw-redirect" title="Advanced Vector Extensions 2">AVX2</a>, BMI1, BMI2, <a href="https://en.wikipedia.org/wiki/FMA3" class="mw-redirect" title="FMA3">FMA3</a></i>, and <i><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a> (HT)</i>.</li>
<li>Core i3, i5 and i7 except the Core i3-4000M support <i><a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a></i>.<sup id="cite_ref-98" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-98">[95]</a></sup></li>
<li>Core i5 and i7 except the Core i5-4410E, i5-4402EC, i7-4700EC, and i7-4702EC support <i><a href="https://en.wikipedia.org/wiki/Turbo_Boost" class="mw-redirect" title="Turbo Boost">Turbo Boost</a> 2.0.</i></li></ul></li>
<li>Platform Controller Hub (PCH) integrated into the CPU package, slightly reducing the amount of space used on motherboards.<sup id="cite_ref-99" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-99">[96]</a></sup></li>
<li>Transistors: 1.3&nbsp;billion<sup id="cite_ref-techarp_100-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techarp-100">[97]</a></sup></li>
<li>Die size: 181&nbsp;mm<sup>2</sup><sup id="cite_ref-techarp_100-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-techarp-100">[97]</a></sup></li></ul>
<p>The following table lists available mobile processors.
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Target<br>segment
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding and model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">GPU&nbsp;model
</th>
<th colspan="4"><a href="https://en.wikipedia.org/wiki/Programmable_TDP" class="mw-redirect" title="Programmable TDP">Programmable TDP</a><sup id="cite_ref-intel-mh-lines_101-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-mh-lines-101">[98]</a></sup><sup class="reference" style="white-space:nowrap;">:<span>69–72</span></sup>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPU Turbo<br>(single core)
</th>
<th colspan="2" data-sort-type="number">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a><br><a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a>
</th>
<th rowspan="2" data-sort-type="text" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th></tr><tr>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Scenario_Design_Power" class="mw-redirect" title="Scenario Design Power">SDP</a><sup id="cite_ref-102" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-102">[99]</a></sup><sup id="cite_ref-103" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-103">[100]</a></sup><sup class="reference" style="white-space:nowrap;">:<span>71</span></sup>
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/CTDP" class="mw-redirect" title="CTDP">cTDP</a> down<sup class="reference" id="ref_ctdp-down"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_ctdp-down">[a]</a></sup>
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Nominal_TDP" class="mw-redirect" title="Nominal TDP">Nominal TDP</a><sup class="reference" id="ref_nominal-tdp"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_nominal-tdp">[b]</a></sup>
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">cTDP up<sup class="reference" id="ref_ctdp-up"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#endnote_ctdp-up">[c]</a></sup>
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th data-sort-type="number" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th></tr></thead><tbody>

<tr>
<td rowspan="30">Performance
</td>
<td rowspan="30">&nbsp;4 (8)
</td>
<td rowspan="40">&nbsp;Core&nbsp;i7
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78940">4940MX</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="30" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="29" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>57&nbsp;W&nbsp;/&nbsp;3.1&nbsp;GHz
</td>
<td>65&nbsp;W&nbsp;/&nbsp;3.8&nbsp;GHz
</td>
<td>&nbsp;4.0&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.35&nbsp;GHz
</td>
<td rowspan="2">8&nbsp;MB
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td rowspan="2">$1096
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75133">4930MX</a>
</td>
<td>57&nbsp;W&nbsp;/&nbsp;3.0&nbsp;GHz
</td>
<td>65&nbsp;W&nbsp;/&nbsp;3.7&nbsp;GHz
</td>
<td>&nbsp;3.9&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83503">4980HQ</a>
</td>
<td rowspan="3">Iris&nbsp;Pro&nbsp;5200&nbsp;(GT3e)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>&nbsp;4.0&nbsp;GHz
</td>
<td rowspan="3">200&nbsp;MHz
</td>
<td rowspan="5">1.3&nbsp;GHz
</td>
<td rowspan="3">6&nbsp;MB
</td>
<td rowspan="3">128&nbsp;MB<sup id="cite_ref-anandtech-i74950hq_46-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-anandtech-i74950hq-46">[46]</a></sup>
</td>
<td><span data-sort-value="000000002014-07-21-0000" style="white-space:nowrap">July 21, 2014</span><sup id="cite_ref-cpu-world1_106-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-cpu-world1-106">[103]</a></sup>
</td>
<td rowspan="3">$623
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76088">4960HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.6&nbsp;GHz
</td>
<td>&nbsp;3.8&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span><sup id="cite_ref-107" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-107">[104]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76085">4950HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.4&nbsp;GHz
</td>
<td>&nbsp;3.6&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78939">4910MQ</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.7&nbsp;GHz
</td>
<td>&nbsp;3.9&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">8&nbsp;MB
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td>$568
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75131">4900MQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.6&nbsp;GHz
</td>
<td>&nbsp;3.8&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$570
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83504">4870HQ</a>
</td>
<td rowspan="5">Iris&nbsp;Pro&nbsp;5200&nbsp;(GT3e)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.5&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>&nbsp;3.7&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="21">6&nbsp;MB
</td>
<td rowspan="5">128&nbsp;MB
</td>
<td><span data-sort-value="000000002014-07-21-0000" style="white-space:nowrap">July 21, 2014</span><sup id="cite_ref-cpu-world1_106-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-cpu-world1-106">[103]</a></sup>
</td>
<td>$434
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76298">4860EQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;1.8&nbsp;GHz
</td>
<td>&nbsp;3.2&nbsp;GHz
</td>
<td>750&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-08-01-0000" style="white-space:nowrap">August 2013</span>
</td>
<td>$508
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76089">4860HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.4&nbsp;GHz
</td>
<td>&nbsp;3.6&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.2&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td>$434
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76299">4850EQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>&nbsp;3.2&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-08-01-0000" style="white-space:nowrap">August 2013</span>
</td>
<td>$466
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76086">4850HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.3&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.3&nbsp;GHz
</td>
<td>&nbsp;3.5&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.2&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$434
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78937">4810MQ</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.6&nbsp;GHz
</td>
<td>&nbsp;3.8&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.3&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td>$378
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75128">4800MQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.7&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.5&nbsp;GHz
</td>
<td>&nbsp;3.7&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-4" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$380
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83505">4770HQ</a>
</td>
<td rowspan="3">Iris&nbsp;Pro&nbsp;5200&nbsp;(GT3e)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.2&nbsp;GHz
</td>
<td>
</td>
<td>&nbsp;3.4&nbsp;GHz
</td>
<td rowspan="3">200&nbsp;MHz
</td>
<td rowspan="3">1.2&nbsp;GHz
</td>
<td rowspan="3">128&nbsp;MB
</td>
<td><span data-sort-value="000000002014-07-21-0000" style="white-space:nowrap">July 21, 2014</span><sup id="cite_ref-cpu-world1_106-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-cpu-world1-106">[103]</a></sup>
</td>
<td>$434
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76090">4760HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.1&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.1&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$434
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76087">4750HQ</a>
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td>55&nbsp;W&nbsp;/&nbsp;3.0&nbsp;GHz
</td>
<td>&nbsp;3.2&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-5" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$440
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78934">4720HQ</a>
</td>
<td rowspan="11">HD&nbsp;4600&nbsp;(GT2)
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>&nbsp;3.6&nbsp;GHz
</td>
<td rowspan="11">400&nbsp;MHz
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="84" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><span data-sort-value="000000002015-01-01-0000" style="white-space:nowrap">January 2015</span>
</td>
<td rowspan="5">$378
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78933">4712MQ</a>
</td>
<td rowspan="2">37&nbsp;W&nbsp;/&nbsp;2.3&nbsp;GHz
</td>
<td rowspan="2">45&nbsp;W&nbsp;/&nbsp;3.1&nbsp;GHz
</td>
<td rowspan="2">&nbsp;3.3&nbsp;GHz
</td>
<td rowspan="3">1.15&nbsp;GHz
</td>
<td rowspan="4"><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78932">4712HQ</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78931">4710MQ</a>
</td>
<td rowspan="2">47&nbsp;W&nbsp;/&nbsp;2.5&nbsp;GHz
</td>
<td rowspan="2">55&nbsp;W&nbsp;/&nbsp;3.3&nbsp;GHz
</td>
<td rowspan="2">&nbsp;3.5&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78930">4710HQ</a>
</td>
<td>1.2&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75119">4702MQ</a>
</td>
<td rowspan="2">37&nbsp;W&nbsp;/&nbsp;2.2&nbsp;GHz
</td>
<td rowspan="2">45&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td rowspan="2">&nbsp;3.2&nbsp;GHz
</td>
<td rowspan="3">1.15&nbsp;GHz
</td>
<td rowspan="4"><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-6" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td rowspan="4">$383
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75118">4702HQ</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75117">4700MQ</a>
</td>
<td rowspan="4">47&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td rowspan="4">55&nbsp;W&nbsp;/&nbsp;3.2&nbsp;GHz
</td>
<td rowspan="4">&nbsp;3.4&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75116">4700HQ</a>
</td>
<td>1.2&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76297">4701EQ</a>
</td>
<td rowspan="2">1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$415
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75469">4700EQ</a>
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-7" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$378
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75556">4702EC</a>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>27&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td rowspan="11" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">8&nbsp;MB
</td>
<td rowspan="2"><span data-sort-value="000000002014-04-01-0000" style="white-space:nowrap">April 2014</span>
</td>
<td rowspan="2">$459
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75555">4700EC</a>
</td>
<td>43&nbsp;W&nbsp;/&nbsp;2.7&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td rowspan="71">Mainstream
</td>
<td rowspan="58">&nbsp;2 (4)
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75114">4650U</a>
</td>
<td>HD&nbsp;5000&nbsp;(GT3)
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.7&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td rowspan="2">200&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td rowspan="11">4&nbsp;MB
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-8" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$454
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76618">4610Y</a>
</td>
<td>HD&nbsp;4200&nbsp;(GT2)
</td>
<td>6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>9.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.7&nbsp;GHz
</td>
<td>&nbsp;2.9&nbsp;GHz
</td>
<td>850&nbsp;MHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$393
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80345/">4610M</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="20" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>37&nbsp;W&nbsp;/&nbsp;3.0&nbsp;GHz
</td>
<td>&nbsp;3.7&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.3&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-4" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td rowspan="2">$346
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76349/">4600M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td>&nbsp;3.6&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76616/">4600U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;2.1&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td rowspan="6">200&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td>$398
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83506">4578U</a>
</td>
<td rowspan="2">Iris&nbsp;5100&nbsp;(GT3)
</td>
<td rowspan="2">23&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>28&nbsp;W&nbsp;/&nbsp;3.0&nbsp;GHz
</td>
<td>&nbsp;3.5&nbsp;GHz
</td>
<td>1.2&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-07-20-0000" style="white-space:nowrap">July 20, 2014</span>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75992">4558U</a>
</td>
<td>28&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-9" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td rowspan="2">$454
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75112">4550U</a>
</td>
<td>HD&nbsp;5000&nbsp;(GT3)
</td>
<td rowspan="3">11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.5&nbsp;GHz
</td>
<td>&nbsp;3.0&nbsp;GHz
</td>
<td rowspan="3">1.1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81015">4510U</a>
</td>
<td rowspan="2">HD&nbsp;4400&nbsp;(GT2)
</td>
<td>15&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td>&nbsp;3.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-01-0000" style="white-space:nowrap">April 2014</span>
</td>
<td>$393
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75460">4500U</a>
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.8&nbsp;GHz
</td>
<td>25&nbsp;W&nbsp;/&nbsp;3.0&nbsp;GHz
</td>
<td>&nbsp;3.0&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-10" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$398
</td></tr>
<tr>
<td rowspan="30">&nbsp;Core&nbsp;i5
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75554">4402EC</a>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>27&nbsp;W&nbsp;/&nbsp;2.5&nbsp;GHz
</td>
<td rowspan="27" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td><span data-sort-value="000000002014-04-01-0000" style="white-space:nowrap">April 2014</span>
</td>
<td>$324
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79201">4422E</a>
</td>
<td rowspan="4">HD&nbsp;4600&nbsp;(GT2)
</td>
<td>25&nbsp;W&nbsp;/&nbsp;1.8&nbsp;GHz
</td>
<td>&nbsp;2.9&nbsp;GHz
</td>
<td rowspan="4">400&nbsp;MHz
</td>
<td>900&nbsp;MHz
</td>
<td rowspan="47">3&nbsp;MB
</td>
<td rowspan="2"><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td rowspan="4">$266
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79199">4410E</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76307">4402E</a>
</td>
<td>25&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td>&nbsp;2.7&nbsp;GHz
</td>
<td>900&nbsp;MHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76292">4400E</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.7&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75034">4360U</a>
</td>
<td rowspan="2">HD&nbsp;5000&nbsp;(GT3)
</td>
<td rowspan="2">11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.5&nbsp;GHz
</td>
<td>&nbsp;3.0&nbsp;GHz
</td>
<td rowspan="2">200&nbsp;MHz
</td>
<td rowspan="2">1.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-5" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td>$315
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75033">4350U</a>
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.4&nbsp;GHz
</td>
<td>&nbsp;2.9&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-11" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$342
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80344">4340M</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td>&nbsp;3.6&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.25&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-6" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td rowspan="2">$266
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76750">4330M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td>&nbsp;3.5&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80373">4310M</a>
</td>
<td>HD&nbsp;4600&nbsp;(GT2)
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.7&nbsp;GHz
</td>
<td>&nbsp;3.4&nbsp;GHz
</td>
<td>400&nbsp;MHz
</td>
<td>1.25&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002014-01-21-0000" style="white-space:nowrap">January 21, 2014</span><sup id="cite_ref-new_procs_2014-01-21_104-7" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-new_procs_2014-01-21-104">[101]</a></sup>
</td>
<td>$225
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80343">4310U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td>&nbsp;3.0&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76613">4302Y</a>
</td>
<td rowspan="2">HD&nbsp;4200&nbsp;(GT2)
</td>
<td>4.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td rowspan="2">11.5&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td rowspan="2">&nbsp;2.3&nbsp;GHz
</td>
<td rowspan="2">200&nbsp;MHz
</td>
<td rowspan="2">850&nbsp;MHz
</td>
<td rowspan="4"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76612">4300Y</a>
</td>
<td>6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>9.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>$304
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76347">4300M</a>
</td>
<td>HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td>400&nbsp;MHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>$225
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76308">4300U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.9&nbsp;GHz
</td>
<td>&nbsp;2.9&nbsp;GHz
</td>
<td rowspan="6">200&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td>$287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75991">4288U</a>
</td>
<td rowspan="3">Iris&nbsp;5100&nbsp;(GT3)
</td>
<td rowspan="3">23&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>28&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td>&nbsp;3.1&nbsp;GHz
</td>
<td>1.2&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-12" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td rowspan="2">$342
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75990">4258U</a>
</td>
<td>28&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td>&nbsp;2.9&nbsp;GHz
</td>
<td>1.1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/83507">4308U</a>
</td>
<td>28&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td>&nbsp;3.3&nbsp;GHz
</td>
<td>1.2&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-07-20-0000" style="white-space:nowrap">July 20, 2014</span><sup id="cite_ref-CPU_World_i5-4308U_108-0" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-CPU_World_i5-4308U-108">[105]</a></sup>
</td>
<td>$315
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75030">4260U</a>
</td>
<td rowspan="2">HD&nbsp;5000&nbsp;(GT3)
</td>
<td rowspan="2">11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.4&nbsp;GHz
</td>
<td>&nbsp;2.7&nbsp;GHz
</td>
<td rowspan="2">1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$315
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75028">4250U</a>
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.3&nbsp;GHz
</td>
<td>&nbsp;2.6&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-13" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$342
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78929">4210H</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.9&nbsp;GHz
</td>
<td>&nbsp;3.5&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.15&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-07-20-0000" style="white-space:nowrap">July 20, 2014</span>
</td>
<td rowspan="2">$225
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81012">4210M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td>&nbsp;3.2&nbsp;GHz
</td>
<td rowspan="3"><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81016">4210U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.7&nbsp;GHz
</td>
<td>&nbsp;2.7&nbsp;GHz
</td>
<td rowspan="6">200&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td>$287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81020">4220Y</a>
</td>
<td rowspan="4">HD&nbsp;4200&nbsp;(GT2)
</td>
<td rowspan="2">6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td rowspan="4">9.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td>&nbsp;2.0&nbsp;GHz
</td>
<td rowspan="4">850&nbsp;MHz
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76611">4210Y</a>
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.5&nbsp;GHz
</td>
<td>&nbsp;1.9&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$304
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76610">4202Y</a>
</td>
<td>4.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td>&nbsp;2.0&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75802">4200Y</a>
</td>
<td>6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.4&nbsp;GHz
</td>
<td>&nbsp;1.9&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-14" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$304
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75459">4200U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td rowspan="12" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td>25&nbsp;W&nbsp;/&nbsp;?
</td>
<td>&nbsp;2.6&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td>
<td>$287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75027">4200H</a>
</td>
<td rowspan="2">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>47&nbsp;W&nbsp;/&nbsp;2.8&nbsp;GHz
</td>
<td rowspan="33" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>&nbsp;3.4&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.15&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$257
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76348">4200M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.5&nbsp;GHz
</td>
<td>&nbsp;3.1&nbsp;GHz
</td>
<td>$240
</td></tr>
<tr>
<td rowspan="18">&nbsp;Core&nbsp;i3
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75989">4158U</a>
</td>
<td>Iris&nbsp;5100&nbsp;(GT3)
</td>
<td>23&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>28&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td rowspan="31" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">200&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-15" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$342
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81017">4120U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td>
<td rowspan="3"><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79198">4112E</a>
</td>
<td rowspan="6">HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>25&nbsp;W&nbsp;/&nbsp;1.8&nbsp;GHz
</td>
<td rowspan="6">400&nbsp;MHz
</td>
<td rowspan="4">900&nbsp;MHz
</td>
<td rowspan="6">$225
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79197">4110E</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76294">4102E</a>
</td>
<td>25&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76293">4100E</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77483">4110M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.6&nbsp;GHz
</td>
<td rowspan="2">1.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76346">4100M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.5&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75110">4100U</a>
</td>
<td>HD&nbsp;4400&nbsp;(GT2)
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>15&nbsp;W&nbsp;/&nbsp;1.8&nbsp;GHz
</td>
<td rowspan="9">200&nbsp;MHz
</td>
<td>1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-16" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td>
<td>$287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81021">4030Y</a>
</td>
<td rowspan="4">HD&nbsp;4200&nbsp;(GT2)
</td>
<td rowspan="2">6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td rowspan="2">9.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td rowspan="4">850&nbsp;MHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76609">4020Y</a>
</td>
<td rowspan="2">11.5&nbsp;W&nbsp;/&nbsp;1.5&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td rowspan="3">$304
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76608">4012Y</a>
</td>
<td>4.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75988">4010Y</a>
</td>
<td>6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>9.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.3&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-06-02-0000" style="white-space:nowrap">June 2, 2013</span><sup id="cite_ref-th-45_105-17" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-th-45-105">[102]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81018">4030U</a>
</td>
<td rowspan="4">HD&nbsp;4400&nbsp;(GT2)
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="4">11.5&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td rowspan="2">15&nbsp;W&nbsp;/&nbsp;1.9&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td>
<td rowspan="2"><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81019">4025U</a>
</td>
<td>950&nbsp;MHz
</td>
<td>$275
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75107">4010U</a>
</td>
<td rowspan="2">15&nbsp;W&nbsp;/&nbsp;1.7&nbsp;GHz
</td>
<td>1&nbsp;GHz
</td>
<td rowspan="3"><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$287
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75105">4005U</a>
</td>
<td>950&nbsp;MHz
</td>
<td>$281
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75104">4000M</a>
</td>
<td>HD&nbsp;4600&nbsp;(GT2)
</td>
<td rowspan="14" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td>400&nbsp;MHz
</td>
<td>1.1&nbsp;GHz
</td>
<td>$240
</td></tr>
<tr>
<td rowspan="13">&nbsp;2 (2)
</td>
<td rowspan="6">&nbsp;Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78946">3561Y</a>
</td>
<td rowspan="13">HD&nbsp;Graphics
</td>
<td rowspan="2">6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td rowspan="2">11.5&nbsp;W&nbsp;/&nbsp;1.2&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="2">850&nbsp;MHz
</td>
<td rowspan="13">2&nbsp;MB
</td>
<td><span data-sort-value="000000002013-12-01-0000" style="white-space:nowrap">December 2013</span>
</td>
<td>$161
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76622">3560Y</a>
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>OEM
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78945">3558U</a>
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">15&nbsp;W&nbsp;/&nbsp;1.7&nbsp;GHz
</td>
<td rowspan="2">1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-12-01-0000" style="white-space:nowrap">December 2013</span>
</td>
<td>$161
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76621">3556U</a>
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>OEM
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81013">3560M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.4&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td rowspan="2">$134
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77404">3550M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.3&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td rowspan="7">&nbsp;Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78944">2981U</a>
</td>
<td rowspan="2">15&nbsp;W&nbsp;/&nbsp;1.6&nbsp;GHz
</td>
<td rowspan="4">200&nbsp;MHz
</td>
<td rowspan="4">1&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-12-01-0000" style="white-space:nowrap">December 2013</span>
</td>
<td rowspan="2">$137
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76620">2980U</a>
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78942">2957U</a>
</td>
<td rowspan="2">15&nbsp;W&nbsp;/&nbsp;1.4&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-12-01-0000" style="white-space:nowrap">December 2013</span>
</td>
<td rowspan="2">$132
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75608">2955U</a>
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/81014">2970M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.2&nbsp;GHz
</td>
<td rowspan="2">400&nbsp;MHz
</td>
<td rowspan="2">1.1&nbsp;GHz
</td>
<td><span data-sort-value="000000002014-04-14-0000" style="white-space:nowrap">April 14, 2014</span>
</td>
<td>$75
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77403">2950M</a>
</td>
<td>37&nbsp;W&nbsp;/&nbsp;2.0&nbsp;GHz
</td>
<td><span data-sort-value="000000002013-09-01-0000" style="white-space:nowrap">September 1, 2013</span>
</td>
<td>$86
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78943">2961Y</a>
</td>
<td>6&nbsp;W&nbsp;/&nbsp;800&nbsp;MHz
</td>
<td>11.5&nbsp;W&nbsp;/&nbsp;1.1&nbsp;GHz
</td>
<td>200&nbsp;MHz
</td>
<td>850&nbsp;MHz
</td>
<td><span data-sort-value="000000002013-12-01-0000" style="white-space:nowrap">December 2013</span>
</td>
<td>OEM
</td></tr></tbody><tfoot></tfoot></table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_ctdp-down"><sup></sup></span>  When a cooler or quieter mode of operation is desired, this mode specifies a lower TDP and lower guaranteed frequency versus the nominal mode.<sup id="cite_ref-intel-mh-lines_101-1" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-mh-lines-101">[98]</a></sup><sup class="reference" style="white-space:nowrap;">:<span>71–72</span></sup>
</li><li><span class="citation wikicite" id="endnote_nominal-tdp"><sup></sup></span>  This is the processor's rated frequency and TDP.<sup id="cite_ref-intel-mh-lines_101-2" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-mh-lines-101">[98]</a></sup><sup class="reference" style="white-space:nowrap;">:<span>71–72</span></sup>
</li><li><span class="citation wikicite" id="endnote_ctdp-up"><sup></sup></span>  When extra cooling is available, this mode specifies a higher TDP and higher guaranteed frequency versus the nominal mode.<sup id="cite_ref-intel-mh-lines_101-3" class="reference"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_note-intel-mh-lines-101">[98]</a></sup><sup class="reference" style="white-space:nowrap;">:<span>71–72</span></sup>
</li></ol>
<p>SKU suffixes to denote:
</p>
<ul><li>M&nbsp;–  mobile processor (<a href="https://en.wikipedia.org/wiki/Intel_Socket_G3" title="Intel Socket G3">Socket G3</a>)</li>
<li>Q&nbsp;–  quad-core</li>
<li>U&nbsp;–  ultra-low power (BGA1168 packaging)</li>
<li>X&nbsp;–  "extreme"</li>
<li>Y&nbsp;–  extreme low-power (BGA1168 packaging)</li>
<li>E / H&nbsp;–  BGA1364 packaging</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=13" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Series_8_chipset" class="mw-redirect" title="Intel Series 8 chipset">LGA 1150: Original Haswell chipsets</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">List of Intel chipsets</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li></ul>
<h2><span class="mw-headline" id="Notes_2">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=14" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: lower-alpha;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-86" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text">Implemented as <a href="https://en.wikipedia.org/wiki/EDRAM" title="EDRAM">eDRAM</a> and serving primarily to increase the performance of integrated <a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a>, while being shared with the CPU.</span>
</li>
<li id="cite_note-qpi-speed-94"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-qpi-speed_94-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-qpi-speed_94-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Maximum QPI speed depends on the CPU model.</span>
</li>
<li id="cite_note-e5-2673v3-97"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-e5-2673v3_97-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text">Unconfirmed details may differ from surrounding models</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=15" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-1" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/idf/us/fall2008/highlights/bio_popup_kumar.htm?iid=SEARCH">"Intel Developer Forum"</a>. <i>Intel.com</i>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel+Developer+Forum&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fidf%2Fus%2Ffall2008%2Fhighlights%2Fbio_popup_kumar.htm%3Fiid%3DSEARCH&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r886058088">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-2" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Moorhead, Patrick (4 June 2013). <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/patrickmoorhead/2013/06/04/intels-newest-core-processors-all-about-graphics-and-low-power/">"Intel's Newest Core Processors: All About Graphics And Low Power"</a>. <i>Forbes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Forbes&amp;rft.atitle=Intel%27s+Newest+Core+Processors%3A+All+About+Graphics+And+Low+Power&amp;rft.date=2013-06-04&amp;rft.aulast=Moorhead&amp;rft.aufirst=Patrick&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Fpatrickmoorhead%2F2013%2F06%2F04%2Fintels-newest-core-processors-all-about-graphics-and-low-power%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-3" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Crothers, Brooke (2011-09-14). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13924_3-20106098-64/haswell-chip-completes-ultrabook-revolution/?tag=mncol;posts">"Haswell chip completes Ultrabook 'revolution<span class="cs1-kern-right">'</span>"</a>. News.cnet.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell+chip+completes+Ultrabook+%27revolution%27&amp;rft.pub=News.cnet.com&amp;rft.date=2011-09-14&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13924_3-20106098-64%2Fhaswell-chip-completes-ultrabook-revolution%2F%3Ftag%3Dmncol%3Bposts&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Haswell-4"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-Haswell_4-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-Haswell_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110718125008/http://www.x86-secret.com/dossier-35-200-Processeur_de_Nehalem_a_Haswell.html">"IDF 2008 Shanghai&nbsp;: Compte-rendu Processeur&nbsp;: de Nehalem à Haswell"</a>. x86 Secret. Archived from <a rel="nofollow" class="external text" href="http://www.canardplus.com/dossier-35-200-processeur_de_nehalem_a_haswell.html">the original</a> on 2011-07-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IDF+2008+Shanghai+%3A+Compte-rendu+Processeur+%3A+de+Nehalem+%C3%A0+Haswell&amp;rft.pub=x86+Secret&amp;rft_id=http%3A%2F%2Fwww.canardplus.com%2Fdossier-35-200-processeur_de_nehalem_a_haswell.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-5" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Shrout, Ryan. <a rel="nofollow" class="external text" href="http://www.pcper.com/reviews/Processors/IDF-2012-Intel-Haswell-Architecture-Revealed">"IDF 2012: Intel Haswell Architecture Revealed"</a>. PC Perspective.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IDF+2012%3A+Intel+Haswell+Architecture+Revealed&amp;rft.pub=PC+Perspective&amp;rft.aulast=Shrout&amp;rft.aufirst=Ryan&amp;rft_id=http%3A%2F%2Fwww.pcper.com%2Freviews%2FProcessors%2FIDF-2012-Intel-Haswell-Architecture-Revealed&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-6" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/2206077/idf-intel-says-haswell-wont-use-ivy-bridge-transistors">"IDF: Intel says Haswell won't use Ivy Bridge transistors"</a>. The Inquirer. 2012-09-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IDF%3A+Intel+says+Haswell+won%27t+use+Ivy+Bridge+transistors&amp;rft.pub=The+Inquirer&amp;rft.date=2012-09-17&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F2206077%2Fidf-intel-says-haswell-wont-use-ivy-bridge-transistors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-7" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/177817/Intel-Haswell-and-Broadwell-Silicon-Variants-Detailed.html">"Intel Haswell and Broadwell Silicon Variants Detailed"</a>. techPowerUp. 2012-12-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+and+Broadwell+Silicon+Variants+Detailed&amp;rft.pub=techPowerUp&amp;rft.date=2012-12-26&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F177817%2FIntel-Haswell-and-Broadwell-Silicon-Variants-Detailed.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-8" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Anand Lal Shimpi (2013-05-01). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6926/intel-iris-iris-pro-graphics-haswell-gt3gt3e-gets-a-brand">"Intel Iris &amp; Iris Pro Graphics: Haswell GT3/GT3e Gets a Brand"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Iris+%26+Iris+Pro+Graphics%3A+Haswell+GT3%2FGT3e+Gets+a+Brand&amp;rft.pub=AnandTech&amp;rft.date=2013-05-01&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6926%2Fintel-iris-iris-pro-graphics-haswell-gt3gt3e-gets-a-brand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-vs-9"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-vs_9-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-vs_9-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-vs_9-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-vs_9-3"><sup><i><b>d</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-vs_9-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Shvets, Gennadiy (9 July 2013). <a rel="nofollow" class="external text" href="http://www.cpu-world.com/Compare/579/Intel_Core_i5_i5-3570K_vs_Intel_Core_i5_i5-4670K.html">"Intel Core i5-3570K vs i5-4670K"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">23 July</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i5-3570K+vs+i5-4670K&amp;rft.date=2013-07-09&amp;rft.aulast=Shvets&amp;rft.aufirst=Gennadiy&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCompare%2F579%2FIntel_Core_i5_i5-3570K_vs_Intel_Core_i5_i5-4670K.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-10" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k_11.html">"Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?. Page 11"</a>. X-bit labs<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4770K+CPU+Review.+Intel+Haswell+for+Desktops%3A+Ruin+of+Our+Hopes%3F.+Page+11&amp;rft.pub=X-bit+labs&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i7-4770k_11.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-11" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://translate.google.com/translate?sl=auto&amp;tl=en&amp;js=n&amp;prev=_t&amp;hl=en&amp;ie=UTF-8&amp;u=http%3A%2F%2Fwww.inpai.com.cn%2Fdoc%2Fhard%2F198653_34.htm&amp;act=url">"Google Translate"</a>. <i>Translate.Google.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Translate.Google.com&amp;rft.atitle=Google+Translate&amp;rft_id=https%3A%2F%2Ftranslate.google.com%2Ftranslate%3Fsl%3Dauto%26tl%3Den%26js%3Dn%26prev%3D_t%26hl%3Den%26ie%3DUTF-8%26u%3Dhttp%253A%252F%252Fwww.inpai.com.cn%252Fdoc%252Fhard%252F198653_34.htm%26act%3Durl&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-12" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcpro.co.uk/news/382267/intel-haswell-hotter-and-slower-than-expected">"Intel Haswell hotter and slower than expected"</a>. PC Pro<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+hotter+and+slower+than+expected&amp;rft.pub=PC+Pro&amp;rft_id=http%3A%2F%2Fwww.pcpro.co.uk%2Fnews%2F382267%2Fintel-haswell-hotter-and-slower-than-expected&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-13" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.bit-tech.net/news/hardware/2013/06/06/haswell-heat/">"Haswell heat surprises system builders"</a>. <i>bit-tech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=bit-tech&amp;rft.atitle=Haswell+heat+surprises+system+builders&amp;rft_id=http%3A%2F%2Fwww.bit-tech.net%2Fnews%2Fhardware%2F2013%2F06%2F06%2Fhaswell-heat%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-14" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20130606231316_Retail_Versions_of_Intel_Core_i_Haswell_Are_Hotter_and_Slower_Than_Expected_Report.html">"Retail Versions of Intel Core i "Haswell" Are "Hotter and Slower" Than Expected&nbsp;– Report"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Retail+Versions+of+Intel+Core+i+%22Haswell%22+Are+%22Hotter+and+Slower%22+Than+Expected+%E2%80%93+Report&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20130606231316_Retail_Versions_of_Intel_Core_i_Haswell_Are_Hotter_and_Slower_Than_Expected_Report.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-15" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k_12.html">"Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?. Page 12"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4770K+CPU+Review.+Intel+Haswell+for+Desktops%3A+Ruin+of+Our+Hopes%3F.+Page+12&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i7-4770k_12.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-16" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Koen Crijns (2013-10-21). <a rel="nofollow" class="external text" href="http://us.hardware.info/reviews/4855/9/workshop-how-to-overclock-haswell-processors-in-practice">"Workshop: How to overclock Haswell processors&nbsp;— In practice"</a>. Us.hardware.info<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Workshop%3A+How+to+overclock+Haswell+processors+%E2%80%94+In+practice&amp;rft.pub=Us.hardware.info&amp;rft.date=2013-10-21&amp;rft.au=Koen+Crijns&amp;rft_id=http%3A%2F%2Fus.hardware.info%2Freviews%2F4855%2F9%2Fworkshop-how-to-overclock-haswell-processors-in-practice&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-17" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7063/overclocking-haswell-on-asus-8series-motherboards-video">"Overclocking Haswell on ASUS' 8-Series Motherboards [video]"</a>. AnandTech. 2013-06-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Overclocking+Haswell+on+ASUS%27+8-Series+Motherboards+%5Bvideo%26%2393%3B&amp;rft.pub=AnandTech&amp;rft.date=2013-06-12&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7063%2Foverclocking-haswell-on-asus-8series-motherboards-video&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-18" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.hardwarezone.com.sg/feature-haswell-4th-gen-intel-hd-graphics-alls-well-new-igp">"Haswell: 4th Gen Intel HD Graphics - All's Well for the new IGP?"</a>. Hardware Zone<span class="reference-accessdate">. Retrieved <span class="nowrap">August 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell%3A+4th+Gen+Intel+HD+Graphics+-+All%27s+Well+for+the+new+IGP%3F&amp;rft.pub=Hardware+Zone&amp;rft_id=http%3A%2F%2Fwww.hardwarezone.com.sg%2Ffeature-haswell-4th-gen-intel-hd-graphics-alls-well-new-igp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-haswell-19"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-haswell_19-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-haswell_19-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-haswell_19-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Anand Lal Shimpi (2012-10-05). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6355/intels-haswell-architecture/6">"Intel's Haswell Architecture Analyzed"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell+Architecture+Analyzed&amp;rft.pub=AnandTech&amp;rft.date=2012-10-05&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6355%2Fintels-haswell-architecture%2F6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-softpedia-20"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-softpedia_20-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-softpedia_20-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-softpedia_20-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-2013-Haswell-CPUs-Get-Detailed-in-Series-of-Leaked-Slides-233364.shtml">"Intel 2013 Haswell CPUs Get Detailed in Series of Leaked Slides"</a>. Softpedia<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+2013+Haswell+CPUs+Get+Detailed+in+Series+of+Leaked+Slides&amp;rft.pub=Softpedia&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-2013-Haswell-CPUs-Get-Detailed-in-Series-of-Leaked-Slides-233364.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-21" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://media.bestofmicro.com/Intel-CPU-Haswell-LGA1150-iGPU,R-J-326287-13.jpg">"Haswell"</a> <span class="cs1-format">(slide)</span>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-02-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fmedia.bestofmicro.com%2FIntel-CPU-Haswell-LGA1150-iGPU%2CR-J-326287-13.jpg&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-22" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6263/intel-haswell-architecture-disclosure-live-blog">"Intel Haswell Architecture Disclosure: Live Blog"</a> <span class="cs1-format">(blog)</span>. <q>01:58PM&nbsp;– Same sizes L1/L2 caches as SNB/IVB</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+Architecture+Disclosure%3A+Live+Blog&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6263%2Fintel-haswell-architecture-disclosure-live-blog&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-23" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Edwards, Nathan. <a rel="nofollow" class="external text" href="http://www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/">"Theoretical vs. Actual Bandwidth: PCI Express and Thunderbolt"</a>. Tested<span class="reference-accessdate">. Retrieved <span class="nowrap">August 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Theoretical+vs.+Actual+Bandwidth%3A+PCI+Express+and+Thunderbolt&amp;rft.pub=Tested&amp;rft.aulast=Edwards&amp;rft.aufirst=Nathan&amp;rft_id=http%3A%2F%2Fwww.tested.com%2Ftech%2F457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-24" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://www.anandtech.com/show/6355/intels-haswell-architecture/8">https://www.anandtech.com/show/6355/intels-haswell-architecture/8</a></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-25" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Kanter, David (2012-11-13). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-cpu/6/">"Intel's Haswell CPU Microarchitecture"</a>. <i>Real World Technologies</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Technologies&amp;rft.atitle=Intel%27s+Haswell+CPU+Microarchitecture&amp;rft.date=2012-11-13&amp;rft.aulast=Kanter&amp;rft.aufirst=David&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-cpu%2F6%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-26" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation journal">Jain, Tarush; Agrawal, Tanmay (2013). <a rel="nofollow" class="external text" href="http://www.ijcsit.com/docs/Volume%204/vol4Issue3/ijcsit2013040321.pdf">"The Haswell Microarchitecture - 4th Generation Processor"</a> <span class="cs1-format">(PDF)</span>. <i>International Journal of Computer Science and Information Technologies</i>. <b>4</b> (3): 477–480. <a href="https://en.wikipedia.org/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&nbsp;<a rel="nofollow" class="external text" href="https://www.worldcat.org/issn/0975-9646">0975-9646</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=International+Journal+of+Computer+Science+and+Information+Technologies&amp;rft.atitle=The+Haswell+Microarchitecture+-+4th+Generation+Processor&amp;rft.volume=4&amp;rft.issue=3&amp;rft.pages=477-480&amp;rft.date=2013&amp;rft.issn=0975-9646&amp;rft.aulast=Jain&amp;rft.aufirst=Tarush&amp;rft.au=Agrawal%2C+Tanmay&amp;rft_id=http%3A%2F%2Fwww.ijcsit.com%2Fdocs%2FVolume%25204%2Fvol4Issue3%2Fijcsit2013040321.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-27" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Per Hammarlund (August 2013). <a rel="nofollow" class="external text" href="http://www.hotchips.org/wp-content/uploads/hc_archives/hc25/HC25.80-Processors2-epub/HC25.27.820-Haswell-Hammarlund-Intel.pdf">"Fourth-Generation Intel Core Processor, codenamed Haswell"</a> <span class="cs1-format">(PDF)</span>. <i>hotchips.org</i>. p.&nbsp;25<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-12-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hotchips.org&amp;rft.atitle=Fourth-Generation+Intel+Core+Processor%2C+codenamed+Haswell&amp;rft.pages=25&amp;rft.date=2013-08&amp;rft.au=Per+Hammarlund&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc25%2FHC25.80-Processors2-epub%2FHC25.27.820-Haswell-Hammarlund-Intel.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-28" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available">"Haswell New Instruction Descriptions Now Available! | Intel Developer Zone"</a>. Software.intel.com. 2011-06-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell+New+Instruction+Descriptions+Now+Available%21+%26%23124%3B+Intel+Developer+Zone&amp;rft.pub=Software.intel.com&amp;rft.date=2011-06-13&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2011%2F06%2F13%2Fhaswell-new-instruction-descriptions-now-available&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-29" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available/">"Haswell new instruction descriptions now available"</a>. Intel. 2011-06-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell+new+instruction+descriptions+now+available&amp;rft.pub=Intel&amp;rft.date=2011-06-13&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2011%2F06%2F13%2Fhaswell-new-instruction-descriptions-now-available%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-30" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://vr-zone.com/articles/mainstream-desktop-cpus-future-evolution--more-performance-or-just-more-integration-/13880.html">"Mainstream desktop CPUs future evolution&nbsp;— more performance or just more integration? by"</a>. VR Zone. 2011-11-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-01-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mainstream+desktop+CPUs+future+evolution+%E2%80%94+more+performance+or+just+more+integration%3F+by&amp;rft.pub=VR+Zone&amp;rft.date=2011-11-06&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fmainstream-desktop-cpus-future-evolution--more-performance-or-just-more-integration-%2F13880.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-31" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Nathan Kirsch (2013-06-13). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/intel-desktop-processor-and-chipset-roadmap-leaked-for-2013-and-2014_15684">"Intel Desktop Processor and Chipset Roadmap Leaked For 2013 and 2014"</a>. <i>legitreviews.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=legitreviews.com&amp;rft.atitle=Intel+Desktop+Processor+and+Chipset+Roadmap+Leaked+For+2013+and+2014&amp;rft.date=2013-06-13&amp;rft.au=Nathan+Kirsch&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fintel-desktop-processor-and-chipset-roadmap-leaked-for-2013-and-2014_15684&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-32" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Kirsch, Nathan (2013-06-15). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/news/15686/">"Intel Haswell-E Halo Platform Will Have 8-Cores, DDR4, X99 Chipset and More"</a>. Legit Reviews<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell-E+Halo+Platform+Will+Have+8-Cores%2C+DDR4%2C+X99+Chipset+and+More&amp;rft.pub=Legit+Reviews&amp;rft.date=2013-06-15&amp;rft.aulast=Kirsch&amp;rft.aufirst=Nathan&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fnews%2F15686%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-8376-33"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-8376_33-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-8376_33-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Ian Cutress (2014-08-12). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8376/intel-disables-tsx-instructions-erratum-found-in-haswell-haswelleep-broadwelly">"Intel Disables TSX Instructions: Erratum Found in Haswell, Haswell-E/EP, Broadwell-Y"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Disables+TSX+Instructions%3A+Erratum+Found+in+Haswell%2C+Haswell-E%2FEP%2C+Broadwell-Y&amp;rft.pub=AnandTech&amp;rft.date=2014-08-12&amp;rft.au=Ian+Cutress&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8376%2Fintel-disables-tsx-instructions-erratum-found-in-haswell-haswelleep-broadwelly&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-34" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell">"Transactional Synchronization in Haswell"</a>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. 2012-02-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-02-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Transactional+Synchronization+in+Haswell&amp;rft.pub=Intel&amp;rft.date=2012-02-07&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2012%2F02%2F07%2Ftransactional-synchronization-in-haswell&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-techreport-26911-35"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techreport-26911_35-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techreport-26911_35-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techreport-26911_35-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techreport-26911_35-3"><sup><i><b>d</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techreport-26911_35-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Wasson, Scott (2014-08-12). <a rel="nofollow" class="external text" href="http://techreport.com/news/26911/errata-prompts-intel-to-disable-tsx-in-haswell-early-broadwell-cpus">"Errata prompts Intel to disable TSX in Haswell, early Broadwell CPUs"</a>. The Tech Report<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Errata+prompts+Intel+to+disable+TSX+in+Haswell%2C+early+Broadwell+CPUs&amp;rft.pub=The+Tech+Report&amp;rft.date=2014-08-12&amp;rft.aulast=Wasson&amp;rft.aufirst=Scott&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F26911%2Ferrata-prompts-intel-to-disable-tsx-in-haswell-early-broadwell-cpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-intel-spec-update-36"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-spec-update_36-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-spec-update_36-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-spec-update_36-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-spec-update_36-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/4th-gen-core-family-desktop-specification-update.pdf">"Desktop 4th Generation Intel Core Processor Family, Desktop Intel Pentium Processor Family, and Desktop Intel Celeron Processor Family: Specification Update (Revision 014)"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. June 2014. p.&nbsp;46<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-13</span></span>. <q>Under a complex set of internal timing conditions and system events, software using the Intel TSX (Transactional Synchronization Extensions) instructions may observe unpredictable system behavior.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Desktop+4th+Generation+Intel+Core+Processor+Family%2C+Desktop+Intel+Pentium+Processor+Family%2C+and+Desktop+Intel+Celeron+Processor+Family%3A+Specification+Update+%28Revision+014%29&amp;rft.pages=46&amp;rft.pub=Intel&amp;rft.date=2014-06&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2F4th-gen-core-family-desktop-specification-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-37" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/en-us/file/compute-architecture-of-intel-processor-graphics-gen7dot5-aug4-2014pdf">"The Compute Architecture of Intel Processor Graphics Gen7.5"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Compute+Architecture+of+Intel+Processor+Graphics+Gen7.5&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Ffile%2Fcompute-architecture-of-intel-processor-graphics-gen7dot5-aug4-2014pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-intelDX_OpenGL-38"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intelDX_OpenGL_38-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/Gallery/Album/2291#18">"Intel Haswell Architecture Slides&nbsp;– IDF 2012"</a>. AnandTech. 2012-09-11.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+Architecture+Slides+%E2%80%93+IDF+2012&amp;rft.pub=AnandTech&amp;rft.date=2012-09-11&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2FGallery%2FAlbum%2F2291%2318&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-39" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://downloadmirror.intel.com/28163/eng/ReleaseNotes_15.40.41.5058.pdf">"Release Notes Driver version: 15.40.41.5058"</a> <span class="cs1-format">(PDF)</span>. 2018-09-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-09-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Release+Notes+Driver+version%3A+15.40.41.5058&amp;rft.date=2018-09-18&amp;rft_id=https%3A%2F%2Fdownloadmirror.intel.com%2F28163%2Feng%2FReleaseNotes_15.40.41.5058.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-40" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://downloadcenter.intel.com/download/28165/">"Download Intel® Graphics Driver for Windows 7*/8.1* [15.36]"</a>. <i>Intel Drivers &amp; Support</i>. 2018-09-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-09-18</span></span>. <q>This is the last of version 15.36 driver to support 4th generation on Windows 7* and Windows 8.1*. No further drivers are to be expected for this generation on these operating systems.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Drivers+%26+Support&amp;rft.atitle=Download+Intel%C2%AE+Graphics+Driver+for+Windows+7%2A%2F8.1%2A+%5B15.36%5D&amp;rft.date=2018-09-18&amp;rft_id=https%3A%2F%2Fdownloadcenter.intel.com%2Fdownload%2F28165%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-41" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.fudzilla.com/home/item/26647-intel-to-introduce-ddr4-memory-with-haswell-ex-server-platform">"Haswell"</a> <span class="cs1-format">(slide)</span>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-02-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.fudzilla.com%2Fhome%2Fitem%2F26647-intel-to-introduce-ddr4-memory-with-haswell-ex-server-platform&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-42" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.guru3d.com/news_story/intel_roadmap_shows_haswell_ehaswell_refresh_and_skylake.html">"Intel roadmap shows Haswell-E, Haswell Refresh and Skylake"</a>. Guru3d.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+roadmap+shows+Haswell-E%2C+Haswell+Refresh+and+Skylake&amp;rft.pub=Guru3d.com&amp;rft_id=http%3A%2F%2Fwww.guru3d.com%2Fnews_story%2Fintel_roadmap_shows_haswell_ehaswell_refresh_and_skylake.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-43" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml">"Intel to Officially Enable Better Overclocking in Haswell"</a>. News.softpedia.com. 2012-09-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+Officially+Enable+Better+Overclocking+in+Haswell&amp;rft.pub=News.softpedia.com&amp;rft.date=2012-09-20&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-44" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Intel Haswell Processors to Further Improve Overclocking (2012-09-20). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131014074023/http://www.xbitlabs.com/news/cpu/display/20120919160307_Intel_Haswell_Processors_to_Further_Improve_Overclocking.html">"Intel Haswell Processors to Further Improve Overclocking"</a>. Xbitlabs.com. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20120919160307_Intel_Haswell_Processors_to_Further_Improve_Overclocking.html">the original</a> on 2013-10-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+Processors+to+Further+Improve+Overclocking&amp;rft.pub=Xbitlabs.com&amp;rft.date=2012-09-20&amp;rft.au=Intel+Haswell+Processors+to+Further+Improve+Overclocking&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20120919160307_Intel_Haswell_Processors_to_Further_Improve_Overclocking.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-45" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6892/haswell-gt3e-pictured-coming-to-desktops-rsku-notebooks">"Haswell GT3e Pictured, Coming to Desktops (R-SKU) &amp; Notebooks"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-09-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell+GT3e+Pictured%2C+Coming+to+Desktops+%28R-SKU%29+%26+Notebooks&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6892%2Fhaswell-gt3e-pictured-coming-to-desktops-rsku-notebooks&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-i74950hq-46"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-i74950hq_46-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-i74950hq_46-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6993/intel-iris-pro-5200-graphics-review-core-i74950hq-tested/3">"Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a>. 2013-06-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-09-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Iris+Pro+5200+Graphics+Review%3A+Core+i7-4950HQ+Tested&amp;rft.pub=AnandTech&amp;rft.date=2013-06-01&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6993%2Fintel-iris-pro-5200-graphics-review-core-i74950hq-tested%2F3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-47" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/codename/51802/Crystal-Well">"Products (Formerly Crystal Well)"</a>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-09-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Products+%28Formerly+Crystal+Well%29&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F51802%2FCrystal-Well&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-48" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/5771/the-intel-ivy-bridge-core-i7-3770k-review">"The Intel Ivy Bridge (Core i7 3770K) Review"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Intel+Ivy+Bridge+%28Core+i7+3770K%29+Review&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F5771%2Fthe-intel-ivy-bridge-core-i7-3770k-review&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-49" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6355/intels-haswell-architecture/12">"Intel's Haswell Architecture Analyzed: Building a New PC and a New Intel"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell+Architecture+Analyzed%3A+Building+a+New+PC+and+a+New+Intel&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6355%2Fintels-haswell-architecture%2F12&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-50" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7049/intel-thunderbolt-2-everything-you-need-to-know">"Intel's Thunderbolt 2: Everything You Need to Know"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Thunderbolt+2%3A+Everything+You+Need+to+Know&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7049%2Fintel-thunderbolt-2-everything-you-need-to-know&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-51" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-roadmap-slides-leak-haswell-z87-chipset-motherboards/">"Intel Roadmap Slides Leak Haswell Z87 Chipset Motherboards"</a>. Wccftech.com. 2013-06-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Roadmap+Slides+Leak+Haswell+Z87+Chipset+Motherboards&amp;rft.pub=Wccftech.com&amp;rft.date=2013-06-02&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-roadmap-slides-leak-haswell-z87-chipset-motherboards%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-52" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120425152334/http://static2.fileconnect.net/sites/default/files/resize/imagecache/tcm-inline-default/images/tcm/inline/intelhaswellnovsl01-575x429.jpg">"Intel Haswell"</a>. File connect. Archived from <a rel="nofollow" class="external text" href="http://static2.fileconnect.net/sites/default/files/resize/imagecache/tcm-inline-default/images/tcm/inline/intelhaswellnovsl01-575x429.jpg">the original</a> <span class="cs1-format">(JPEG)</span> on 2012-04-25.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell&amp;rft.pub=File+connect&amp;rft_id=http%3A%2F%2Fstatic2.fileconnect.net%2Fsites%2Fdefault%2Ffiles%2Fresize%2Fimagecache%2Ftcm-inline-default%2Fimages%2Ftcm%2Finline%2Fintelhaswellnovsl01-575x429.jpg&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-53" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested/2">"The Haswell Review: Intel Core i7-4770K &amp; i5-4670K Tested"</a>. AnandTech. 2013-06-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Haswell+Review%3A+Intel+Core+i7-4770K+%26+i5-4670K+Tested&amp;rft.pub=AnandTech&amp;rft.date=2013-06-01&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7003%2Fthe-haswell-review-intel-core-i74770k-i54560k-tested%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-54" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://hothardware.com/News/Haswell-Takes-A-Major-Step-Forward-Integrates-Voltage-Regulator/">"Intel's Haswell Takes A Major Step Forward, Integrates Voltage Regulator"</a>. hothardware.com. 2013-05-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-11-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell+Takes+A+Major+Step+Forward%2C+Integrates+Voltage+Regulator&amp;rft.pub=hothardware.com&amp;rft.date=2013-05-13&amp;rft_id=http%3A%2F%2Fhothardware.com%2FNews%2FHaswell-Takes-A-Major-Step-Forward-Integrates-Voltage-Regulator%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-55" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/news/24738/few-psus-support-haswell-c6-c7-low-power-states">"Few PSUs support Haswell's C6/C7 low-power states"</a>. The Tech Report. 2013-04-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Few+PSUs+support+Haswell%27s+C6%2FC7+low-power+states&amp;rft.pub=The+Tech+Report&amp;rft.date=2013-04-30&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F24738%2Ffew-psus-support-haswell-c6-c7-low-power-states&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-56" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/review/24897/the-big-haswell-psu-compatibility-list">"The big Haswell PSU compatibility list"</a>. The Tech Report. 2013-06-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+big+Haswell+PSU+compatibility+list&amp;rft.pub=The+Tech+Report&amp;rft.date=2013-06-04&amp;rft_id=http%3A%2F%2Ftechreport.com%2Freview%2F24897%2Fthe-big-haswell-psu-compatibility-list&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-57" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Sean Hollister (2012-09-05). <a rel="nofollow" class="external text" href="https://www.theverge.com/2012/9/5/3293617/intel-haswell-10-watt-tdp-idf-2012">"Intel's power-efficient Haswell processor targets thinner laptops with new 10-watt TDP"</a>. The Verge<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+power-efficient+Haswell+processor+targets+thinner+laptops+with+new+10-watt+TDP&amp;rft.pub=The+Verge&amp;rft.date=2012-09-05&amp;rft.au=Sean+Hollister&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2012%2F9%2F5%2F3293617%2Fintel-haswell-10-watt-tdp-idf-2012&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-nordichardware-58"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-nordichardware_58-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation"><a rel="nofollow" class="external text" href="https://www.theverge.com/2012/9/5/3293617/intel-haswell-10-watt-tdp-idf-2012"><i>Intel's power-efficient Haswell processor targets thinner laptops with new 10-watt TDP</i></a></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Intel%27s+power-efficient+Haswell+processor+targets+thinner+laptops+with+new+10-watt+TDP&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2012%2F9%2F5%2F3293617%2Fintel-haswell-10-watt-tdp-idf-2012&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-fudzilla-59"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-fudzilla_59-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.fudzilla.com/home/item/26786-intel-migrates-to-desktop-multi-chip-module-mcm-with-14nm-broadwell">"Intel migrates to desktop Multi-Chip Modules (MCMs) with 14nm Broadwell"</a>. Fudzilla.com. 2012-04-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+migrates+to+desktop+Multi-Chip+Modules+%28MCMs%29+with+14nm+Broadwell&amp;rft.pub=Fudzilla.com&amp;rft.date=2012-04-15&amp;rft_id=http%3A%2F%2Fwww.fudzilla.com%2Fhome%2Fitem%2F26786-intel-migrates-to-desktop-multi-chip-module-mcm-with-14nm-broadwell&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-60" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.realworldtech.com/haswell-cpu/5/">"Intel's Haswell CPU Microarchitecture"</a>. Realworldtech.com. 2012-11-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell+CPU+Microarchitecture&amp;rft.pub=Realworldtech.com&amp;rft.date=2012-11-13&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Fhaswell-cpu%2F5%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-61" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Myslewski, Rik (2012-09-20). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150123222920/http://www.theregister.co.uk/2012/09/20/intel_haswell_microarchitecture_deep_dive/?page=3">"Deep, deep dive inside Intel's next-generation processor"</a>. <i>The Register</i>. Archived from <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2012/09/20/intel_haswell_microarchitecture_deep_dive/?page=3">the original</a> on 2015-01-23<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Deep%2C+deep+dive+inside+Intel%27s+next-generation+processor&amp;rft.date=2012-09-20&amp;rft.aulast=Myslewski&amp;rft.aufirst=Rik&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2012%2F09%2F20%2Fintel_haswell_microarchitecture_deep_dive%2F%3Fpage%3D3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-8432-62"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech-8432_62-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Johan De Gelas (2014-09-08). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8423/intel-xeon-e5-version-3-up-to-18-haswell-ep-cores-">"Intel Xeon E5 Version 3: Up to 18 Haswell EP Cores"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-09-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+E5+Version+3%3A+Up+to+18+Haswell+EP+Cores&amp;rft.pub=AnandTech&amp;rft.date=2014-09-08&amp;rft.au=Johan+De+Gelas&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8423%2Fintel-xeon-e5-version-3-up-to-18-haswell-ep-cores-&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-63" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Shilov, Anton. <a rel="nofollow" class="external text" href="http://www.kitguru.net/components/cpu/anton-shilov/intel-to-release-18-core-xeon-e7-v3-haswell-e-processors-in-q2-2015/">"Intel to release 18-core Xeon E7 v3 'Haswell-EX' processors in Q2 2015"</a>. <i>kitguru</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 November</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=kitguru&amp;rft.atitle=Intel+to+release+18-core+Xeon+E7+v3+%E2%80%98Haswell-EX%E2%80%99+processors+in+Q2+2015&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.kitguru.net%2Fcomponents%2Fcpu%2Fanton-shilov%2Fintel-to-release-18-core-xeon-e7-v3-haswell-e-processors-in-q2-2015%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-64" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Mujtaba, Hassan (2015-05-06). <a rel="nofollow" class="external text" href="https://wccftech.com/intel-unleashes-haswell-ex-xeon-e7-v3-processors-18-cores-45-mb-l3-cache-12-tb-ddr4-memory-support-57-billion-transistors/">"Intel Unleashes Haswell-EX Xeon E7 V3 Processors - Up to 18 Cores, 45 MB L3 Cache, 12 TB DDR4 Memory Support and 5.7 Billion Transistors"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-12-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Wccftech&amp;rft.atitle=Intel+Unleashes+Haswell-EX+Xeon+E7+V3+Processors+-+Up+to+18+Cores%2C+45+MB+L3+Cache%2C+12+TB+DDR4+Memory+Support+and+5.7+Billion+Transistors&amp;rft.date=2015-05-06&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fintel-unleashes-haswell-ex-xeon-e7-v3-processors-18-cores-45-mb-l3-cache-12-tb-ddr4-memory-support-57-billion-transistors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-65" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/Haswell-X-Xeon-EP-Intel,23477.html">"Intel's Haswell-X Xeon EP Processor Surfaces in Malaysia"</a>. Tom's Hardware. 2013-07-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell-X+Xeon+EP+Processor+Surfaces+in+Malaysia&amp;rft.pub=Tom%27s+Hardware&amp;rft.date=2013-07-14&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2FHaswell-X-Xeon-EP-Intel%2C23477.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-66" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Nath, Preetam (2014-01-10). <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/intel-core-i7-ivy-bridge-e-core-i3-haswell-lineup-detailed/37832.html/3">"[EXCLUSIVE] Intel 2014 Haswell-E to pack 8 cores, DDR4, X99 PCH and more&nbsp;– Page 3 of 3"</a>. Vr-zone.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%5BEXCLUSIVE%26%2393%3B+Intel+2014+Haswell-E+to+pack+8+cores%2C+DDR4%2C+X99+PCH+and+more+%E2%80%93+Page+3+of+3&amp;rft.pub=Vr-zone.com&amp;rft.date=2014-01-10&amp;rft.aulast=Nath&amp;rft.aufirst=Preetam&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fintel-core-i7-ivy-bridge-e-core-i3-haswell-lineup-detailed%2F37832.html%2F3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-67" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://technewspedia.com/futurology-haswell-ep-will-have-14-cores-and-35mb-l3/">"Futurology: Haswell-EP will have 14 cores and 35MB L3"</a>. Tech News Pedia. 2012-06-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Futurology%3A+Haswell-EP+will+have+14+cores+and+35MB+L3&amp;rft.pub=Tech+News+Pedia&amp;rft.date=2012-06-21&amp;rft_id=http%3A%2F%2Ftechnewspedia.com%2Ffuturology-haswell-ep-will-have-14-cores-and-35mb-l3%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-68" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Charlie Demerjian (2012-07-09). <a rel="nofollow" class="external text" href="http://semiaccurate.com/2012/07/09/haswell-ep-to-use-the-same-socket-just-totally-different/">"Haswell-EP to use the same socket, just totally different"</a>. SemiAccurate<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Haswell-EP+to+use+the+same+socket%2C+just+totally+different&amp;rft.pub=SemiAccurate&amp;rft.date=2012-07-09&amp;rft.au=Charlie+Demerjian&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2012%2F07%2F09%2Fhaswell-ep-to-use-the-same-socket-just-totally-different%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-69" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2013/2013073001_Launch_schedule_of_Intel_Xeon_server_processors.html">"Launch schedule of Intel Xeon server processors"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Launch+schedule+of+Intel+Xeon+server+processors&amp;rft.pub=Cpu-world.com&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2013%2F2013073001_Launch_schedule_of_Intel_Xeon_server_processors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-70" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/roadmaps/public-roadmap-article.pdf">"Intel public roadmap, 2H2013"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+public+roadmap%2C+2H2013&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Froadmaps%2Fpublic-roadmap-article.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-71" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-haswell-ep-xeon-e5-v3-processor-pictured-compatible-lga20113-socket/">"Intel Haswell-EP Xeon E5 V3 Processor Pictured&nbsp;– Only Compatible With LGA2011-3 Socket"</a>. Wccftech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell-EP+Xeon+E5+V3+Processor+Pictured+%E2%80%93+Only+Compatible+With+LGA2011-3+Socket&amp;rft.pub=Wccftech.com&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-haswell-ep-xeon-e5-v3-processor-pictured-compatible-lga20113-socket%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-72" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/xeon-e5-v3-spec-update.pdf">"Intel Xeon Processor E5 v3 Product Families: Specification Update"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. January 2015. pp.&nbsp;7–8<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-02-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+Processor+E5+v3+Product+Families%3A+Specification+Update&amp;rft.pages=7-8&amp;rft.pub=Intel&amp;rft.date=2015-01&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fxeon-e5-v3-spec-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-73" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Johan De Gelas (2014-09-08). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8423/intel-xeon-e5-version-3-up-to-18-haswell-ep-cores-/4">"Intel Xeon E5 Version 3 –  Up to 18 Haswell EP Cores: The Magic Inside the Uncore"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-09-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+E5+Version+3+%E2%80%93++Up+to+18+Haswell+EP+Cores%3A+The+Magic+Inside+the+Uncore&amp;rft.pub=AnandTech&amp;rft.date=2014-09-08&amp;rft.au=Johan+De+Gelas&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8423%2Fintel-xeon-e5-version-3-up-to-18-haswell-ep-cores-%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-74" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Ian Cutress (2014-05-11). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7963/the-intel-haswell-refresh-review-core-i7-4790-i5-4690-and-i3-4360-tested/2">"The Intel Haswell Refresh Review: Core i7-4790, i5-4690 and i3-4360 Tested"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Intel+Haswell+Refresh+Review%3A+Core+i7-4790%2C+i5-4690+and+i3-4360+Tested&amp;rft.pub=AnandTech&amp;rft.date=2014-05-11&amp;rft.au=Ian+Cutress&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7963%2Fthe-intel-haswell-refresh-review-core-i7-4790-i5-4690-and-i3-4360-tested%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-75" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.asus.com/Motherboards/Z87DELUXE/HelpDesk_CPU/">"Motherboards&nbsp;— Z87-DELUXE"</a>. ASUS<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Motherboards+%E2%80%94+Z87-DELUXE&amp;rft.pub=ASUS&amp;rft_id=http%3A%2F%2Fwww.asus.com%2FMotherboards%2FZ87DELUXE%2FHelpDesk_CPU%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-76" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Kirsch, Nathan (2014-06-10). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/intel-core-i7-4790k-devils-canyon-processor-review_143880/12">"Intel Core i7-4790K Devil's Canyon Processor Review –  Intel Core i7-4790K CPU Temp Testing"</a>. <i>legitreviews.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=legitreviews.com&amp;rft.atitle=Intel+Core+i7-4790K+Devil%27s+Canyon+Processor+Review+%E2%80%93++Intel+Core+i7-4790K+CPU+Temp+Testing&amp;rft.date=2014-06-10&amp;rft.aulast=Kirsch&amp;rft.aufirst=Nathan&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fintel-core-i7-4790k-devils-canyon-processor-review_143880%2F12&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-AnandTechDevilsCanyon1-77"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-AnandTechDevilsCanyon1_77-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Cutress, Ian (July 11, 2014). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/8227/devils-canyon-review-intel-core-i7-4790k-and-i5-4690k">"Devil's Canyon Review: Intel Core i7-4790K and i5-4690K"</a>. <i><a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a></i>. p.&nbsp;1<span class="reference-accessdate">. Retrieved <span class="nowrap">August 26,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Devil%E2%80%99s+Canyon+Review%3A+Intel+Core+i7-4790K+and+i5-4690K&amp;rft.pages=1&amp;rft.date=2014-07-11&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F8227%2Fdevils-canyon-review-intel-core-i7-4790k-and-i5-4690k&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-comparison-78"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-3"><sup><i><b>d</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-4"><sup><i><b>e</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-comparison_78-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/compare/77773,77775,77777,77480,77769,77771,75036,75037,75043,76640,75044,75045,75047,75048,76641,75049,75050,75121,75122,75123,76642,75124,75125">"Intel Comparison Table of Haswell Celeron, Pentium, i3, i5, and i7 models"</a>. <i>Intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-09-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=Intel+Comparison+Table+of+Haswell+Celeron%2C+Pentium%2C+i3%2C+i5%2C+and+i7+models&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fcompare%2F77773%2C77775%2C77777%2C77480%2C77769%2C77771%2C75036%2C75037%2C75043%2C76640%2C75044%2C75045%2C75047%2C75048%2C76641%2C75049%2C75050%2C75121%2C75122%2C75123%2C76642%2C75124%2C75125&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-79" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80807/Intel-Core-i7-4790K-Processor-8M-Cache-up-to-4_40-GHz">"ARK | Intel Core i7-4790K Processor (8M Cache, up to 4.40 GHz)"</a>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARK+%26%23124%3B+Intel+Core+i7-4790K+Processor+%288M+Cache%2C+up+to+4.40+GHz%29&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F80807%2FIntel-Core-i7-4790K-Processor-8M-Cache-up-to-4_40-GHz&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-80" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80811/Intel-Core-i5-4690K-Processor-6M-Cache-up-to-3_90-GHz">"ARK | Intel Core i5-4690K Processor (6M Cache, up to 3.90 GHz)"</a>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARK+%26%23124%3B+Intel+Core+i5-4690K+Processor+%286M+Cache%2C+up+to+3.90+GHz%29&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F80811%2FIntel-Core-i5-4690K-Processor-6M-Cache-up-to-3_90-GHz&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-81"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech_81-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-anandtech_81-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Shimpi, Lal. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested/5">"The Haswell Review: Intel Core i7-4770K &amp; i5-4670K Tested"</a>. <i>anandtech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 November</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=anandtech&amp;rft.atitle=The+Haswell+Review%3A+Intel+Core+i7-4770K+%26+i5-4670K+Tested&amp;rft.aulast=Shimpi&amp;rft.aufirst=Lal&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7003%2Fthe-haswell-review-intel-core-i74770k-i54560k-tested%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-82" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Smith, Tony. <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/Print/2013/06/03/feature_inside_haswell_intel_4g_core/">"Inside Intel's Haswell: What do 1.4 BEELLION transistors get you?"</a>. <i>theregister.co.uk</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 November</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=theregister.co.uk&amp;rft.atitle=Inside+Intel%27s+Haswell%3A+What+do+1.4+BEELLION+transistors+get+you%3F&amp;rft.aulast=Smith&amp;rft.aufirst=Tony&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2FPrint%2F2013%2F06%2F03%2Ffeature_inside_haswell_intel_4g_core%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-83" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://chinese.vr-zone.com/58507/intel-haswell-will-have-three-bga-cpu-for-core-i7-4770r-4670r-and-i5-4570r-with-graphics-5200-04052013/">"Intel Haswell R-series CPU Lineup Leaked"</a>. <i>VR Zone</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-04-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VR+Zone&amp;rft.atitle=Intel+Haswell+R-series+CPU+Lineup+Leaked&amp;rft_id=http%3A%2F%2Fchinese.vr-zone.com%2F58507%2Fintel-haswell-will-have-three-bga-cpu-for-core-i7-4770r-4670r-and-i5-4570r-with-graphics-5200-04052013%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-84" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-haswell-cpu-lineup-leaked-core-i74770k-flagship-fourth-generation-processor/">"Intel Haswell CPU Lineup Leaked, Core i7-4770K Flagship Fourth Generation Processor"</a>. <i><a rel="nofollow" class="external free" href="http://wccftech.com/">http://wccftech.com/</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-04-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=http%3A%2F%2Fwccftech.com%2F&amp;rft.atitle=Intel+Haswell+CPU+Lineup+Leaked%2C+Core+i7-4770K+Flagship+Fourth+Generation+Processor&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-haswell-cpu-lineup-leaked-core-i74770k-flagship-fourth-generation-processor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span> <span class="cs1-visible-error error citation-comment">External link in <code class="cs1-code">|website=</code> (<a href="https://en.wikipedia.org/wiki/Help:CS1_errors#param_has_ext_link" title="Help:CS1 errors">help</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-85" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/review/26189/intel-to-renew-commitment-to-desktop-pcs-with-a-slew-of-new-cpus">"Intel to renew commitment to desktop PCs with a slew of new CPUs"</a>. techreport.com. 2014-03-19<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-03-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+renew+commitment+to+desktop+PCs+with+a+slew+of+new+CPUs&amp;rft.pub=techreport.com&amp;rft.date=2014-03-19&amp;rft_id=http%3A%2F%2Ftechreport.com%2Freview%2F26189%2Fintel-to-renew-commitment-to-desktop-pcs-with-a-slew-of-new-cpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-87" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Chris.L (2014-06-20). <a rel="nofollow" class="external text" href="http://chinese.vr-zone.com/118744/intel-haswell-e-and-x99-platform-embargo-day-confirm-06202014/">"確定 9 月 14 日解禁，Intel Haswell-E 與 X99 平台已在路上 - VR-Zone 中文版"</a> (in Chinese). Chinese.vr-zone.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%E7%A2%BA%E5%AE%9A+9+%E6%9C%88+14+%E6%97%A5%E8%A7%A3%E7%A6%81%EF%BC%8CIntel+Haswell-E+%E8%88%87+X99+%E5%B9%B3%E5%8F%B0%E5%B7%B2%E5%9C%A8%E8%B7%AF%E4%B8%8A+-+VR-Zone+%E4%B8%AD%E6%96%87%E7%89%88&amp;rft.pub=Chinese.vr-zone.com&amp;rft.date=2014-06-20&amp;rft.au=Chris.L&amp;rft_id=http%3A%2F%2Fchinese.vr-zone.com%2F118744%2Fintel-haswell-e-and-x99-platform-embargo-day-confirm-06202014%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-4th_Generation-88"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-4th_Generation_88-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-4th_Generation_88-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-4th_Generation_88-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-4th_Generation_88-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/family/75024/4th-Generation-Intel-Core-i5-Processors/desktop">"4th Generation Intel® Core™ i5 Processors (Desktop)"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-06-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=4th+Generation+Intel%C2%AE+Core%E2%84%A2+i5+Processors+%28Desktop%29&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Ffamily%2F75024%2F4th-Generation-Intel-Core-i5-Processors%2Fdesktop&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-89" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/80807">"Intel® Core™ i7-4790K Processor (8M Cache, up to 4.40 GHz)"</a>. Ark.intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-08-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A2+i7-4790K+Processor+%288M+Cache%2C+up+to+4.40+GHz%29&amp;rft.pub=Ark.intel.com&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F80807&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-presence-pc-90"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-presence-pc_90-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-presence-pc_90-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/Intel-Haswell-Ivy-Bridge-E-CPU,20590.html">"Intel Core i5, i7 Haswell Processors to be Released in June"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2013-02-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i5%2C+i7+Haswell+Processors+to+be+Released+in+June&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2FIntel-Haswell-Ivy-Bridge-E-CPU%2C20590.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-pcper-91"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-pcper_91-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-pcper_91-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.pcper.com/reviews/Processors/Intel-Xeon-E5-2600-v3-Processor-Overview-Haswell-EP-18-Cores">"Intel Xeon E5-2600 v3 Processor Overview: Haswell-EP Up to 18 Cores"</a>. <i>pcper</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 June</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=pcper&amp;rft.atitle=Intel+Xeon+E5-2600+v3+Processor+Overview%3A+Haswell-EP+Up+to+18+Cores&amp;rft_id=https%3A%2F%2Fwww.pcper.com%2Freviews%2FProcessors%2FIntel-Xeon-E5-2600-v3-Processor-Overview-Haswell-EP-18-Cores&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-92" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Anthony Shvets (2015-05-07). <a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2015/2015050701_Intel_launches_Xeon_E7_v3_server_processors.html">"Intel launches Xeon E7 v3 server processors"</a>. <i>cpu-world.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2015-05-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=cpu-world.com&amp;rft.atitle=Intel+launches+Xeon+E7+v3+server+processors&amp;rft.date=2015-05-07&amp;rft.au=Anthony+Shvets&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2015%2F2015050701_Intel_launches_Xeon_E7_v3_server_processors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-93" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Johan De Gelas (2015-05-08). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9193/the-xeon-e78800-v3-review">"The Intel Xeon E7-8800 v3 Review: The POWER8 Killer?"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2015-05-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Intel+Xeon+E7-8800+v3+Review%3A+The+POWER8+Killer%3F&amp;rft.pub=AnandTech&amp;rft.date=2015-05-08&amp;rft.au=Johan+De+Gelas&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9193%2Fthe-xeon-e78800-v3-review&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-95" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/xeon-e5-v3-spec-update.pdf">"Intel Xeon Processor E5 v3 Product Families: Specification Update"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. October 2014. pp.&nbsp;10–11<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-10-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+Processor+E5+v3+Product+Families%3A+Specification+Update&amp;rft.pages=10-11&amp;rft.pub=Intel&amp;rft.date=2014-10&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2Fxeon-e5-v3-spec-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-96" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://news.lenovo.com/article_display.cfm?article_id=1865">"Lenovo Showcases High-Performance Computing Innovations at Supercomputing 2014"</a>. <i>news.lenovo.com</i>. November 18, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">April 10,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=news.lenovo.com&amp;rft.atitle=Lenovo+Showcases+High-Performance+Computing+Innovations+at+Supercomputing+2014&amp;rft.date=2014-11-18&amp;rft_id=http%3A%2F%2Fnews.lenovo.com%2Farticle_display.cfm%3Farticle_id%3D1865&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-98" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://ark.intel.com/products/75104/Intel-Core-i3-4000M-Processor-3M-Cache-2_40-GHz">Intel® Core™ i3-4000M Processor (3M Cache, 2.40 GHz) Product Specifications</a></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-99" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Andrew Cunningham (2013-06-04). <a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2013/06/the-u-is-for-ultrabook-intels-low-power-dual-core-haswell-cpus-unveiled/">"The U is for Ultrabook: Intel's low-power, dual-core Haswell CPUs unveiled"</a>. arstechnica.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+U+is+for+Ultrabook%3A+Intel%E2%80%99s+low-power%2C+dual-core+Haswell+CPUs+unveiled&amp;rft.pub=arstechnica.com&amp;rft.date=2013-06-04&amp;rft.au=Andrew+Cunningham&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2013%2F06%2Fthe-u-is-for-ultrabook-intels-low-power-dual-core-haswell-cpus-unveiled%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-techarp-100"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techarp_100-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-techarp_100-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techarp.com/showarticle.aspx?artno=347&amp;pgno=6">"Tech ARP - Mobile CPU Comparison Guide Rev. 11.9"</a>. <i>techarp.com</i>. 2015-04-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-04-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=techarp.com&amp;rft.atitle=Tech+ARP+-+Mobile+CPU+Comparison+Guide+Rev.+11.9&amp;rft.date=2015-04-09&amp;rft_id=http%3A%2F%2Fwww.techarp.com%2Fshowarticle.aspx%3Fartno%3D347%26pgno%3D6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-intel-mh-lines-101"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-mh-lines_101-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-mh-lines_101-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-mh-lines_101-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-intel-mh-lines_101-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-mobile-m-h-processor-lines-vol-1-datasheet.pdf">"4th Generation Intel Core processor based on Mobile M-Processor and H-Processor Lines Datasheet, Volume 1 of 2"</a> <span class="cs1-format">(PDF)</span>. <i>Intel.com</i>. December 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-22</span></span>. <q>Configurable TDP (cTDP) and Low-Power Mode (LPM) form a design vector where the processor behavior and package TDP are  dynamically adjusted to a desired system performance and power envelope. [...] With cTDP, the processor is now capable of altering the maximum sustained power with an alternate guaranteed frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=4th+Generation+Intel+Core+processor+based+on+Mobile+M-Processor+and+H-Processor+Lines+Datasheet%2C+Volume+1+of+2&amp;rft.date=2013-12&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F4th-gen-core-family-mobile-m-h-processor-lines-vol-1-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-102" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2013/01/the-technical-details-behind-intels-7-watt-ivy-bridge-cpus/">"The technical details behind Intel's 7 Watt Ivy Bridge CPUs"</a>. <i>Arstechnica.com</i>. 2013-01-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-22</span></span>. <q>If the CPU needs to work hard for an extended period of time and the laptop gets warmer, it will slowly ramp down its speed until it's operating at its stated TDP. [...] There are two OEM-configurable "power level" states that define how quick the CPU can be in these situations: PL2 tells the processor how much power it's allowed to use when it needs a short burst of speed, and PL1 defines how quickly the processor can run under sustained load. [...] This is at the heart of what Intel is doing with the Y-series processors: their maximum TDP has been lowered four watts, from 17 to 13. Intel is also validating them for use at two lower PL1 values: 10 watts and 7 watts. This is where the marketing we discussed earlier comes in—rather than keeping these values under the covers as it has so far been content to do, Intel has taken that lowest value, put it on its product pages, and called it SDP.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arstechnica.com&amp;rft.atitle=The+technical+details+behind+Intel%27s+7+Watt+Ivy+Bridge+CPUs&amp;rft.date=2013-01-14&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2013%2F01%2Fthe-technical-details-behind-intels-7-watt-ivy-bridge-cpus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-103" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-mobile-u-y-processor-lines-vol-1-datasheet.pdf">"4th Generation Intel Core processor based on Mobile U-Processor and Y-Processor Lines Datasheet, Volume 1 of 2"</a> <span class="cs1-format">(PDF)</span>. intel.com. December 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-12-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=4th+Generation+Intel+Core+processor+based+on+Mobile+U-Processor+and+Y-Processor+Lines+Datasheet%2C+Volume+1+of+2&amp;rft.pub=intel.com&amp;rft.date=2013-12&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F4th-gen-core-family-mobile-u-y-processor-lines-vol-1-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-new_procs_2014-01-21-104"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-3"><sup><i><b>d</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-4"><sup><i><b>e</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-5"><sup><i><b>f</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-6"><sup><i><b>g</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-new_procs_2014-01-21_104-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/intel-new-haswell-celeron,25815.html">"Intel Quietly Launches Ten New Mobile Processors"</a>. TomsHardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">11 February</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Quietly+Launches+Ten+New+Mobile+Processors&amp;rft.pub=TomsHardware.com&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-new-haswell-celeron%2C25815.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-th-45-105"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-3"><sup><i><b>d</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-4"><sup><i><b>e</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-5"><sup><i><b>f</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-6"><sup><i><b>g</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-7"><sup><i><b>h</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-8"><sup><i><b>i</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-9"><sup><i><b>j</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-10"><sup><i><b>k</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-11"><sup><i><b>l</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-12"><sup><i><b>m</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-13"><sup><i><b>n</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-14"><sup><i><b>o</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-15"><sup><i><b>p</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-16"><sup><i><b>q</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-th-45_105-17"><sup><i><b>r</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/Core_i7/Intel-Core%20i7-4750HQ%20Mobile%20processor.html">"Intel Core i7-4750HQ Mobile processor&nbsp;– CL8064701510101"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4750HQ+Mobile+processor+%E2%80%93+CL8064701510101&amp;rft.pub=Cpu-world.com&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FCore_i7%2FIntel-Core%2520i7-4750HQ%2520Mobile%2520processor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-cpu-world1-106"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-cpu-world1_106-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-cpu-world1_106-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-cpu-world1_106-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2014/2014072101_Intel_refreshes_Core_i5_i7_and_N-Series_mobile_lineups.html">"Intel refreshes Core i5, i7 and N-Series mobile lineups"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+refreshes+Core+i5%2C+i7+and+N-Series+mobile+lineups&amp;rft.pub=Cpu-world.com&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2014%2F2014072101_Intel_refreshes_Core_i5_i7_and_N-Series_mobile_lineups.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-107" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/Core_i7/Intel-Core%20i7-4960HQ%20Mobile%20processor.html">"Intel Core i7-4960HQ Mobile processor&nbsp;– CL8064701511001"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-10-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4960HQ+Mobile+processor+%E2%80%93+CL8064701511001&amp;rft.pub=Cpu-world.com&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FCore_i7%2FIntel-Core%2520i7-4960HQ%2520Mobile%2520processor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-CPU_World_i5-4308U-108"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#cite_ref-CPU_World_i5-4308U_108-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/CPUs/Core_i5/Intel-Core%20i5-4308U%20Mobile%20processor.html">"Intel Core i5-4308U Mobile processor&nbsp;— CL8064701954700"</a>. <i>CPU World</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU+World&amp;rft.atitle=Intel+Core+i5-4308U+Mobile+processor+%E2%80%94+CL8064701954700&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FCore_i5%2FIntel-Core%2520i5-4308U%2520Mobile%2520processor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit&amp;section=16" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6263/intel-haswell-architecture-disclosure-live-blog">"Intel Haswell Architecture Disclosure: Live Blog"</a>. AnandTech. September 11, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Haswell+Architecture+Disclosure%3A+Live+Blog&amp;rft.pub=AnandTech&amp;rft.date=2012-09-11&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6263%2Fintel-haswell-architecture-disclosure-live-blog&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/haswell-uarch-idf.html">"4th Generation of Core Microarchitecture: Intel Haswell"</a>. X-bit labs. September 12, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=4th+Generation+of+Core+Microarchitecture%3A+Intel+Haswell&amp;rft.pub=X-bit+labs&amp;rft.date=2012-09-12&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fhaswell-uarch-idf.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/183064/Intel-Core-quot-Haswell-quot-Desktop-Processor-Box-Pricing-Compiled.html">"Intel Core "Haswell" Desktop Processor Box Pricing Compiled"</a>. TechPowerUp. April 23, 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+%22Haswell%22+Desktop+Processor+Box+Pricing+Compiled&amp;rft.pub=TechPowerUp&amp;rft.date=2013-04-23&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F183064%2FIntel-Core-quot-Haswell-quot-Desktop-Processor-Box-Pricing-Compiled.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://dz87klt.weebly.com/">"XtremeSystems OC Examples"</a>. Charles Wirth. June 1, 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=XtremeSystems+OC+Examples&amp;rft.pub=Charles+Wirth&amp;rft.date=2013-06-01&amp;rft_id=http%3A%2F%2Fdz87klt.weebly.com&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i7-4770k.html">"Intel Core i7-4770K CPU Review. Intel Haswell for Desktops: Ruin of Our Hopes?"</a>. X-bit labs. June 1, 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4770K+CPU+Review.+Intel+Haswell+for+Desktops%3A+Ruin+of+Our+Hopes%3F&amp;rft.pub=X-bit+labs&amp;rft.date=2013-06-01&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i7-4770k.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://forums.anandtech.com/showthread.php?t=2241480">"Overview of Power Management for 3rd generation Ultrabook Platform, Haswell"</a>. AnandTech Forums. 2013-10-15.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Overview+of+Power+Management+for+3rd+generation+Ultrabook+Platform%2C+Haswell&amp;rft.pub=AnandTech+Forums&amp;rft.date=2013-10-15&amp;rft_id=http%3A%2F%2Fforums.anandtech.com%2Fshowthread.php%3Ft%3D2241480&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AHaswell+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Intel processors</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible autocollapse navbox-subgroup mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div id="Discontinued" style="font-size:114%;margin:0 4em">Discontinued</div></th></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="https://en.wikipedia.org/wiki/4-bit" title="4-bit">4-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">pre-x86 (<a href="https://en.wikipedia.org/wiki/8-bit" title="8-bit">8-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Early <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> (<a href="https://en.wikipedia.org/wiki/16-bit" title="16-bit">16-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X87" title="X87">x87</a> (external <a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486" title="Intel 80486">80486</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Core_Solo" class="mw-redirect" title="Core Solo">Solo</a></li>
<li><a href="https://en.wikipedia.org/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Duo</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">i7 (some)</a></li></ul></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Other</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Current" style="font-size:114%;margin:0 4em">Current</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quark" title="Intel Quark">Quark</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li>i3</li>
<li>i5</li>
<li>i7</li>
<li>i9</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#Core_M" title="Intel Core">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li>E3</li>
<li>E5</li>
<li>E7</li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_D" title="Xeon D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Phi</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Itanium#Itanium_2:_2002%E2%80%932010" title="Itanium">Itanium</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Lists" style="font-size:114%;margin:0 4em">Lists</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i5_microprocessors" title="List of Intel Core i5 microprocessors">i5</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i9_microprocessors" title="List of Intel Core i9 microprocessors">i9</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_M_microprocessors" title="List of Intel Core M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_microprocessors" title="List of Intel Pentium microprocessors">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Related" style="font-size:114%;margin:0 4em">Related</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li>
<li><a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">HD and Iris Graphics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stratix" title="Stratix">Stratix</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Microarchitectures" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/800_nanometer" title="800 nanometer">800&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P5_(microprocessor)" class="mw-redirect" title="P5 (microprocessor)">P5</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54C_(microprocessor)" class="mw-redirect" title="P54C (microprocessor)">P54C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54CS_(microprocessor)" class="mw-redirect" title="P54CS (microprocessor)">P54CS</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/P55C_(microprocessor)" class="mw-redirect" title="P55C (microprocessor)">P55C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tillamook_(microprocessor)" class="mw-redirect" title="Tillamook (microprocessor)">Tillamook</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a>,<br><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>500&nbsp;<a href="https://en.wikipedia.org/wiki/Nanometre" title="Nanometre">nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dt>350&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></dd>
<dt>250&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Mendocino_(microprocessor)" class="mw-redirect" title="Mendocino (microprocessor)">Mendocino</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dixon_(microprocessor)" class="mw-redirect" title="Dixon (microprocessor)">Dixon</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tonga_(microprocessor)" class="mw-redirect" title="Tonga (microprocessor)">Tonga</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Covington_(microprocessor)" class="mw-redirect" title="Covington (microprocessor)">Covington</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Drake_(microprocessor)" class="mw-redirect" title="Drake (microprocessor)">Drake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tanner_(microprocessor)" class="mw-redirect" title="Tanner (microprocessor)">Tanner</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_T_(microprocessor)" class="mw-redirect" title="Coppermine T (microprocessor)">Coppermine T</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_Timna" title="Intel Timna">Timna</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascades_(microprocessor)" class="mw-redirect" title="Cascades (microprocessor)">Cascades</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Canmore_(SoC)" class="mw-redirect" title="Canmore (SoC)">Canmore</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sossaman_(microprocessor)" class="mw-redirect" title="Sossaman (microprocessor)">Sossaman</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>180&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Foster" title="Xeon">Foster</a></dd>
<dt>130&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Gallatin_(Extreme_Edition)" title="Pentium 4">Gallatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></dd>
<dt>90&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Nocona</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Irwindale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Cranford</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Potomac</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#%22Paxville_DP%22" title="Xeon">Paxville</a></dd>
<dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5000-series_%22Dempsey%22" title="Xeon">Dempsey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#7100-series_%22Tulsa%22" title="Xeon">Tulsa</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>, <a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale-DP_(microprocessor)" class="mw-redirect" title="Wolfdale-DP (microprocessor)">Wolfdale-DP</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell, Saltwell</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel Creek</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stellarton_(microprocessor)" class="mw-redirect" title="Stellarton (microprocessor)">Stellarton</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>, <a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#C3500/C5500-series_%22Jasper_Forest%22" title="Xeon">Jasper Forest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5500-series_%22Gainestown%22" title="Xeon">Gainestown (Nehalem-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#6500/7500-series_%22Beckton%22" title="Xeon">Beckton (Nehalem-EX)</a></dd>
<dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Arrandale" title="Arrandale">Arrandale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>, <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></dd>
<dd>Gladden</dd>
<dt><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></dd>
<dd>Ivy Bridge-EP</dd>
<dd>Ivy Bridge-EX</dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a class="mw-selflink selflink">Haswell</a>, <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a class="mw-selflink selflink">Haswell</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont, Airmont</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Valleyview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Tangier</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Anniedale</a></dd>
<dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Cherryview</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Skylake</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (<a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>)</dd>
<dd><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Goldmont <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><i>Future</i></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a></dd>
<dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/w/index.php?title=Lakefield_(SoC)&amp;action=edit&amp;redlink=1" class="new" title="Lakefield (SoC) (page does not exist)">Lakefield (system-on-a-chip) <i>2H-2019</i></a><br></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/7_nanometer" title="7 nanometer">7&nbsp;nm</a> or 10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></dd></dl>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2" style="text-align: left;"><div><sup>*</sup> = <a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="font-size:114%;margin:0 4em">Intel CPU core roadmaps from <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> to <a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px"><div style="padding:0em 0.25em"><table class="wikitable" style="border:none; text-align:center;">
<tbody><tr>
 <th colspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom (ULV)</a>
 </th><th>Feature size
 </th><th colspan="2"><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a>
 </th><td colspan="6" rowspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td colspan="2" rowspan="13">
 </td><th><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600 nm</a>
 </th><td rowspan="12"><b><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(133 MHz)
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/500_nanometer" class="mw-redirect" title="500 nanometer">500 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(150 MHz)
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(166–200 MHz)
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a>
 </td><td rowspan="7" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/NetBurst" class="mw-redirect" title="NetBurst">NetBurst</a>
 </th><td colspan="4" rowspan="3" style="background-color:white; border:none;">
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a>
 </td><td style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">NetBurst(HT)</a>
 </th><td style="background-color:white; border:none;">
 </td><th>NetBurst(<a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">×2</a>)
</th></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90 nm</a>
 </th><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott‑2M</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Smithfield_(microprocessor)" class="mw-redirect" title="Smithfield (microprocessor)">Smithfield</a>
</td></tr><tr>
 <td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></s>
 </td><td style="background-color:white; border:none;">→
 </td><td>⇩
 </td><td style="background-color:white; border:none;">→
 </td><td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedarmill (Tejas)</a></s>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a>
 </td><td><s><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)#Successor" title="NetBurst (microarchitecture)">Nehalem (NetBurst)</a></s>
 </td><td style="background-color:white; border:none;">
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Presler_(microprocessor)" class="mw-redirect" title="Presler (microprocessor)">Presler</a>
</td></tr><tr>
 <td rowspan="2"><b>Core</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Core_(microarchitecture)" class="mw-redirect" title="Core (microarchitecture)">Merom</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">(<a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>) <a href="https://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Bonnell</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Nehalem</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">HT</a> reintroduced, integrated <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">MC</a>, <a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCH</a>,<br>L3-cache introduced, 256KiB L2-cache/core, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">GPU</a> on same package in 45nm, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a> introduced
</td></tr><tr>
 <td rowspan="2"><b>Sandy Bridge</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">on-die ring bus, GPU on <a href="https://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, no more non-<a href="https://en.wikipedia.org/wiki/Unified_Extensible_Firmware_Interface" title="Unified Extensible Firmware Interface">UEFI</a> motherboards, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Silvermont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Haswell</b>
 </td><td><a class="mw-selflink selflink">Haswell</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Fully_integrated_voltage_regulator" class="mw-redirect" title="Fully integrated voltage regulator">FIVR</a>, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Airmont_(microarchitecture)" class="mw-redirect" title="Airmont (microarchitecture)">Airmont</a>
 </td><th rowspan="7"><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="7"><b>Skylake</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a> + <a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
</td></tr><tr>
 <td rowspan="5"><b>Goldmont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> /<br><a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>, 8 cores (desktop)
</td></tr><tr>
 <td rowspan="3"><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>Comet Lake</i>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">10 cores (desktop)
</td></tr><tr>
 <td><i>Rocket Lake</i>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="4"><b>Tremont</b>
 </td><td rowspan="2"><i>Tremont</i>
 </td><th rowspan="4"><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>
 </th><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="3"><b>Ice Lake</b><br><b>(Sunny Cove)</b>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a><br>(Sunny Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td><i>Lakefield</i>
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><i>Gracemont</i>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a><br>(Willow Cove?)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>?<br>(Golden Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr></tbody></table>
<ul style="text-align:left;">
 <li><s>Strike-through</s> indicates cancelled processors
 </li><li><b>Bold names</b> are the microarchitecture names
 </li><li><i>Italic names</i> are future processors
</li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1268
Cached time: 20190710154906
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision]
CPU time usage: 1.584 seconds
Real time usage: 1.734 seconds
Preprocessor visited node count: 14777/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 353270/2097152 bytes
Template argument size: 6005/2097152 bytes
Highest expansion depth: 14/40
Expensive parser function count: 1/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 334666/5000000 bytes
Number of Wikibase entities loaded: 1/400
Lua time usage: 0.625/10.000 seconds
Lua memory usage: 6.29 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1191.406      1 -total
 50.97%  607.202      2 Template:Reflist
 39.06%  465.397    103 Template:Cite_web
  7.61%   90.631     71 Template:Start_date
  7.43%   88.474     73 Template:Dts
  5.62%   66.998      1 Template:Infobox_CPU
  5.22%   62.148      7 Template:Navbox
  5.10%   60.819      1 Template:Infobox
  4.21%   50.211     71 Template:MONTHNAME
  3.41%   40.616      1 Template:Intel_processors
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:18782613-0!canonical and timestamp 20190710154904 and revision id 899723114
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=899723114">https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=899723114</a>"</div>
		
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Intel_microarchitectures" title="Category:Intel microarchitectures">Intel microarchitectures</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Transactional_memory" title="Category:Transactional memory">Transactional memory</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:CS1_errors:_external_links" title="Category:CS1 errors: external links">CS1 errors: external links</a></li><li><a href="https://en.wikipedia.org/wiki/Category:CS1_Chinese-language_sources_(zh)" title="Category:CS1 Chinese-language sources (zh)">CS1 Chinese-language sources (zh)</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li></ul></div></div>
		
		<div class="visualClear"></div>
		
	</div>
</div>

		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="https://en.wikipedia.org/w/index.php?title=Special:CreateAccount&amp;returnto=Haswell+%28microarchitecture%29" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Haswell+%28microarchitecture%29" title="You&#39;re encouraged to log in; however, it&#39;s not mandatory. [alt-shift-o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="View the content page [alt-shift-c]" accesskey="c">Article</a></span></li><li id="ca-talk"><span><a href="https://en.wikipedia.org/wiki/Talk:Haswell_(microarchitecture)" rel="discussion" title="Discussion about the content page [alt-shift-t]" accesskey="t">Talk</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label">
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<ul class="menu">
													</ul>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)">Read</a></span></li><li id="ca-edit" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e">Edit</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=history" title="Past revisions of this page [alt-shift-h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label" style="">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span></h3>
						<ul class="menu">
													</ul>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://en.wikipedia.org/w/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [alt-shift-f]" accesskey="f" id="searchInput" tabindex="1" autocomplete="off"><input type="hidden" value="Special:Search" name="title"><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton">							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage-description"><a href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [alt-shift-z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="https://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="https://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="https://en.wikipedia.org/wiki/Special:Random" title="Load a random article [alt-shift-x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="https://shop.wikimedia.org/" title="Visit the Wikipedia store">Wikipedia store</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-interaction" aria-labelledby="p-interaction-label">
			<h3 id="p-interaction-label">Interaction</h3>
			<div class="body">
								<ul>
					<li id="n-help"><a href="https://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Tools</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Haswell_(microarchitecture)" title="List of all English Wikipedia pages containing links to this page [alt-shift-j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Haswell_(microarchitecture)" rel="nofollow" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [alt-shift-u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;oldid=899723114" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q59069" title="Link to connected data repository item [alt-shift-g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Haswell_%28microarchitecture%29&amp;id=899723114" title="Information on how to cite this page">Cite this page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-coll-print_export" aria-labelledby="p-coll-print_export-label">
			<h3 id="p-coll-print_export-label">Print/export</h3>
			<div class="body">
								<ul>
					<li id="coll-create_a_book"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Haswell+%28microarchitecture%29">Create a book</a></li><li id="coll-download-as-rl"><a href="https://en.wikipedia.org/w/index.php?title=Special:ElectronPdf&amp;page=Haswell+%28microarchitecture%29&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="https://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;printable=yes" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-lang" aria-labelledby="p-lang-label"><button class="uls-settings-trigger" title="Language settings"></button>
			<h3 id="p-lang-label">Languages</h3>
			<div class="body">
								<ul>
					<li class="interlanguage-link interwiki-bn" style="display: none;"><a href="https://bn.wikipedia.org/wiki/%E0%A6%B9%E0%A7%8D%E0%A6%AF%E0%A6%BE%E0%A6%B8%E0%A6%93%E0%A6%AF%E0%A6%BC%E0%A7%87%E0%A6%B2" title="হ্যাসওয়েল – Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target">বাংলা</a></li><li class="interlanguage-link interwiki-cs" style="display: none;"><a href="https://cs.wikipedia.org/wiki/Haswell" title="Haswell – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-de" style="display: none;"><a href="https://de.wikipedia.org/wiki/Intel-Haswell-Mikroarchitektur" title="Intel-Haswell-Mikroarchitektur – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et" style="display: none;"><a href="https://et.wikipedia.org/wiki/Haswell" title="Haswell – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-es" style=""><a href="https://es.wikipedia.org/wiki/Haswell" title="Haswell – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr" style=""><a href="https://fr.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture) – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko" style="display: none;"><a href="https://ko.wikipedia.org/wiki/%ED%95%98%EC%8A%A4%EC%9B%B0_(%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98)" title="하스웰 (마이크로아키텍처) – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-hy" style=""><a href="https://hy.wikipedia.org/wiki/Haswell" title="Haswell – Armenian" lang="hy" hreflang="hy" class="interlanguage-link-target">Հայերեն</a></li><li class="interlanguage-link interwiki-it" style="display: none;"><a href="https://it.wikipedia.org/wiki/Haswell_(hardware)" title="Haswell (hardware) – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-lt" style="display: none;"><a href="https://lt.wikipedia.org/wiki/Haswell" title="Haswell – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target">Lietuvių</a></li><li class="interlanguage-link interwiki-ms" style=""><a href="https://ms.wikipedia.org/wiki/Haswell_(seni_bina_mikro)" title="Haswell (seni bina mikro) – Malay" lang="ms" hreflang="ms" class="interlanguage-link-target">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-ja" style="display: none;"><a href="https://ja.wikipedia.org/wiki/Haswell%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="Haswellマイクロアーキテクチャ – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no" style="display: none;"><a href="https://no.wikipedia.org/wiki/Haswell" title="Haswell – Norwegian" lang="no" hreflang="no" class="interlanguage-link-target">Norsk</a></li><li class="interlanguage-link interwiki-pa" style="display: none;"><a href="https://pa.wikipedia.org/wiki/%E0%A8%B9%E0%A9%88%E0%A8%B8%E0%A8%B5%E0%A8%B2" title="ਹੈਸਵਲ – Punjabi" lang="pa" hreflang="pa" class="interlanguage-link-target">ਪੰਜਾਬੀ</a></li><li class="interlanguage-link interwiki-pl" style="display: none;"><a href="https://pl.wikipedia.org/wiki/Haswell_(mikroarchitektura)" title="Haswell (mikroarchitektura) – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt" style=""><a href="https://pt.wikipedia.org/wiki/Haswell_(microarquitetura)" title="Haswell (microarquitetura) – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ru" style=""><a href="https://ru.wikipedia.org/wiki/Haswell" title="Haswell – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sk" style="display: none;"><a href="https://sk.wikipedia.org/wiki/Haswell" title="Haswell – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-sr" style=""><a href="https://sr.wikipedia.org/wiki/Hasvel_(mikroarhitektura)" title="Hasvel (mikroarhitektura) – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi" style=""><a href="https://fi.wikipedia.org/wiki/Intel_Haswell" title="Intel Haswell – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-tr" style="display: none;"><a href="https://tr.wikipedia.org/wiki/Intel_Haswell" title="Intel Haswell – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk" style="display: none;"><a href="https://uk.wikipedia.org/wiki/Haswell" title="Haswell – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi" style="display: none;"><a href="https://vi.wikipedia.org/wiki/Haswell_(vi_ki%E1%BA%BFn_tr%C3%BAc)" title="Haswell (vi kiến trúc) – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh" style=""><a href="https://zh.wikipedia.org/wiki/Haswell%E5%BE%AE%E6%9E%B6%E6%A7%8B" title="Haswell微架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li>				<button class="mw-interlanguage-selector mw-ui-button" title="All languages (initial selection from common choices by you and others)">15 more</button></ul>
				<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q59069#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 31 May 2019, at 22:15<span class="anonymous-show">&nbsp;(UTC)</span>.</li>
								<li id="footer-info-copyright">Text is available under the <a rel="license" href="https://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="https://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
								<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-contact"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
								<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
								<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
								<li id="footer-places-mobileview"><a href="https://en.m.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
							<li style="display: none;"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)#">Enable previews</a></li></ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="https://wikimediafoundation.org/"><img src="./haswell_files/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"></a>					</li>
										<li id="footer-poweredbyico">
						<a href="https://www.mediawiki.org/"><img src="./haswell_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.584","walltime":"1.734","ppvisitednodes":{"value":14777,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":353270,"limit":2097152},"templateargumentsize":{"value":6005,"limit":2097152},"expansiondepth":{"value":14,"limit":40},"expensivefunctioncount":{"value":1,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":334666,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1191.406      1 -total"," 50.97%  607.202      2 Template:Reflist"," 39.06%  465.397    103 Template:Cite_web","  7.61%   90.631     71 Template:Start_date","  7.43%   88.474     73 Template:Dts","  5.62%   66.998      1 Template:Infobox_CPU","  5.22%   62.148      7 Template:Navbox","  5.10%   60.819      1 Template:Infobox","  4.21%   50.211     71 Template:MONTHNAME","  3.41%   40.616      1 Template:Intel_processors"]},"scribunto":{"limitreport-timeusage":{"value":"0.625","limit":"10.000"},"limitreport-memusage":{"value":6592609,"limit":52428800}},"cachereport":{"origin":"mw1268","timestamp":"20190710154906","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Haswell (microarchitecture)","url":"https:\/\/en.wikipedia.org\/wiki\/Haswell_(microarchitecture)","sameAs":"http:\/\/www.wikidata.org\/entity\/Q59069","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q59069","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2008-08-09T11:10:52Z","dateModified":"2019-05-31T22:15:14Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/2\/2b\/Haswell_Chip.jpg","headline":"Intel processor microarchitecture"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":95,"wgHostname":"mw1319"});});</script>


<div class="suggestions" style="display: none; font-size: 13px;"><div class="suggestions-results"></div><div class="suggestions-special"></div></div><a accesskey="v" href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)?action=edit" class="oo-ui-element-hidden"></a><div id="mwe-popups-svg"><svg xmlns="http://www.w3.org/2000/svg" width="0" height="0"><defs><clippath id="mwe-popups-mask"><path d="M0 8h10l8-8 8 8h974v992H0z"></path></clippath><clippath id="mwe-popups-mask-flip"><path d="M0 8h294l8-8 8 8h690v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask"><path d="M0 8h174l8-8 8 8h810v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask-flip"><path d="M0 0h1000v242H190l-8 8-8-8H0z"></path></clippath></defs></svg></div></body></html>