<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clock_divider.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock_divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock_divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_divider.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clock_divider.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock_divider.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clock_divider.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clock_divider.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clock_divider.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_divider.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clock_divider.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock_divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock_divider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clock_divider.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clock_divider.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clock_divider.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock_divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_divider_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_divider_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_divider_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_divider_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clock_divider_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_divider_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_divider_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_divider_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_divider_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clock_divider_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clock_divider_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_divider_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="count_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="final_dis_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="final_dis_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finaldisplay_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="finaldisplay_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="finaldisplay_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seg_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seg_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stop_watch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="stop_watch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="stop_watch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="stop_watch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="stop_watch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="stop_watch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="stop_watch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="stop_watch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="stop_watch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="stop_watch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="stop_watch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="stop_watch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="stop_watch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stop_watch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="stop_watch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="stop_watch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="stop_watch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="stop_watch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="stop_watch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="stop_watch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="stop_watch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="stop_watch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="stop_watch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stop_watch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="stop_watch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stop_watch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="stop_watch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="stop_watch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="stop_watch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="stop_watch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="stop_watch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="stop_watch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="stop_watch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="stop_watch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="stop_watch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1551749087" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1551749087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551835616" xil_pn:in_ck="3524394303021471398" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1551835616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_test.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="count_tb.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="debouncing.v"/>
      <outfile xil_pn:name="final_dis_test.v"/>
      <outfile xil_pn:name="final_display.v"/>
      <outfile xil_pn:name="finaldisplay_test.v"/>
      <outfile xil_pn:name="seg_test.v"/>
      <outfile xil_pn:name="seven_segment_display.v"/>
      <outfile xil_pn:name="sim_top.v"/>
      <outfile xil_pn:name="stop_watch.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1551749654" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1460404342370743393" xil_pn:start_ts="1551749654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551749654" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2844551040042188451" xil_pn:start_ts="1551749654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551749087" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1596755633004567552" xil_pn:start_ts="1551749087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551835616" xil_pn:in_ck="3524394303021471398" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1551835616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_test.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="count_tb.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="debouncing.v"/>
      <outfile xil_pn:name="final_dis_test.v"/>
      <outfile xil_pn:name="final_display.v"/>
      <outfile xil_pn:name="finaldisplay_test.v"/>
      <outfile xil_pn:name="seg_test.v"/>
      <outfile xil_pn:name="seven_segment_display.v"/>
      <outfile xil_pn:name="sim_top.v"/>
      <outfile xil_pn:name="stop_watch.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1551835620" xil_pn:in_ck="3524394303021471398" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5557279055496036285" xil_pn:start_ts="1551835616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tb_beh.prj"/>
      <outfile xil_pn:name="top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1551835620" xil_pn:in_ck="605420794215712830" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2810496867995311360" xil_pn:start_ts="1551835620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1551123571" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1551123571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6283982197101399217" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1596755633004567552" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5819279119560800051" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551146453" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3614285524932172918" xil_pn:start_ts="1551146453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551835252" xil_pn:in_ck="-5295392757315035254" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9158365482267288881" xil_pn:start_ts="1551835240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock_divider.ngr"/>
      <outfile xil_pn:name="stop_watch.lso"/>
      <outfile xil_pn:name="stop_watch.ngc"/>
      <outfile xil_pn:name="stop_watch.ngr"/>
      <outfile xil_pn:name="stop_watch.prj"/>
      <outfile xil_pn:name="stop_watch.stx"/>
      <outfile xil_pn:name="stop_watch.syr"/>
      <outfile xil_pn:name="stop_watch.xst"/>
      <outfile xil_pn:name="stop_watch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1551293092" xil_pn:in_ck="5252585598274710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767950856021355870" xil_pn:start_ts="1551293092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551835265" xil_pn:in_ck="-6716181164876154134" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="520738317556649441" xil_pn:start_ts="1551835258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="stop_watch.bld"/>
      <outfile xil_pn:name="stop_watch.ngd"/>
      <outfile xil_pn:name="stop_watch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551835276" xil_pn:in_ck="-1713353263186883150" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1551835265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="stop_watch.pcf"/>
      <outfile xil_pn:name="stop_watch_map.map"/>
      <outfile xil_pn:name="stop_watch_map.mrp"/>
      <outfile xil_pn:name="stop_watch_map.ncd"/>
      <outfile xil_pn:name="stop_watch_map.ngm"/>
      <outfile xil_pn:name="stop_watch_map.xrpt"/>
      <outfile xil_pn:name="stop_watch_summary.xml"/>
      <outfile xil_pn:name="stop_watch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551835293" xil_pn:in_ck="4088179340610480356" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1551835276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="stop_watch.ncd"/>
      <outfile xil_pn:name="stop_watch.pad"/>
      <outfile xil_pn:name="stop_watch.par"/>
      <outfile xil_pn:name="stop_watch.ptwx"/>
      <outfile xil_pn:name="stop_watch.unroutes"/>
      <outfile xil_pn:name="stop_watch.xpi"/>
      <outfile xil_pn:name="stop_watch_pad.csv"/>
      <outfile xil_pn:name="stop_watch_pad.txt"/>
      <outfile xil_pn:name="stop_watch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551835309" xil_pn:in_ck="8224652192660967252" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1551835295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="stop_watch.bgn"/>
      <outfile xil_pn:name="stop_watch.bit"/>
      <outfile xil_pn:name="stop_watch.drc"/>
      <outfile xil_pn:name="stop_watch.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551745679" xil_pn:in_ck="-1245217701241282135" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1551745678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1551835318" xil_pn:in_ck="-1245217701241282135" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1551835316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551835293" xil_pn:in_ck="-7667267915406475094" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1551835286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="stop_watch.twr"/>
      <outfile xil_pn:name="stop_watch.twx"/>
    </transform>
  </transforms>

</generated_project>
