$date
	Tue Dec 23 13:26:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Single_Cycle_Top_Tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module Single_Cycle_Top $end
$var wire 3 # ALUControl_Top [2:0] $end
$var wire 32 $ ALUResult [31:0] $end
$var wire 1 % ALUSrc $end
$var wire 2 & ImmSrc [1:0] $end
$var wire 32 ' Imm_Ext_Top [31:0] $end
$var wire 1 ( MemWrite $end
$var wire 32 ) PCPlus4 [31:0] $end
$var wire 32 * PC_Top [31:0] $end
$var wire 32 + RD1_Top [31:0] $end
$var wire 32 , RD2_Top [31:0] $end
$var wire 32 - RD_Instr [31:0] $end
$var wire 32 . ReadData [31:0] $end
$var wire 1 / RegWrite $end
$var wire 32 0 Result [31:0] $end
$var wire 1 1 ResultSrc $end
$var wire 32 2 SrcB [31:0] $end
$var wire 1 3 clk $end
$var wire 1 4 rst $end
$scope module PC $end
$var wire 32 5 PC_Next [31:0] $end
$var wire 1 3 clk $end
$var wire 1 4 rst $end
$var reg 32 6 PC [31:0] $end
$upscope $end
$scope module PC_Adder $end
$var wire 32 7 a [31:0] $end
$var wire 32 8 b [31:0] $end
$var wire 32 9 c [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 : A [31:0] $end
$var wire 32 ; RD [31:0] $end
$var wire 1 4 rst $end
$upscope $end
$scope module Register_File $end
$var wire 5 < A1 [4:0] $end
$var wire 5 = A2 [4:0] $end
$var wire 5 > A3 [4:0] $end
$var wire 32 ? RD1 [31:0] $end
$var wire 32 @ RD2 [31:0] $end
$var wire 32 A WD3 [31:0] $end
$var wire 1 / WE3 $end
$var wire 1 3 clk $end
$var wire 1 4 rst $end
$upscope $end
$scope module Sign_Extend $end
$var wire 1 B ImmSrc $end
$var wire 32 C Imm_Ext [31:0] $end
$var wire 32 D In [31:0] $end
$upscope $end
$scope module Mux_Register_to_ALU $end
$var wire 32 E a [31:0] $end
$var wire 32 F b [31:0] $end
$var wire 32 G c [31:0] $end
$var wire 1 % s $end
$upscope $end
$scope module ALU $end
$var wire 32 H A [31:0] $end
$var wire 3 I ALUControl [2:0] $end
$var wire 32 J B [31:0] $end
$var wire 1 K Carry $end
$var wire 1 L Cout $end
$var wire 1 M Negative $end
$var wire 1 N OverFlow $end
$var wire 32 O Result [31:0] $end
$var wire 32 P Sum [31:0] $end
$var wire 1 Q Zero $end
$upscope $end
$scope module Control_Unit_Top $end
$var wire 3 R ALUControl [2:0] $end
$var wire 2 S ALUOp [1:0] $end
$var wire 1 % ALUSrc $end
$var wire 1 T Branch $end
$var wire 2 U ImmSrc [1:0] $end
$var wire 1 ( MemWrite $end
$var wire 7 V Op [6:0] $end
$var wire 1 / RegWrite $end
$var wire 1 1 ResultSrc $end
$var wire 3 W funct3 [2:0] $end
$var wire 7 X funct7 [6:0] $end
$scope module Main_Decoder $end
$var wire 2 Y ALUOp [1:0] $end
$var wire 1 % ALUSrc $end
$var wire 1 T Branch $end
$var wire 2 Z ImmSrc [1:0] $end
$var wire 1 ( MemWrite $end
$var wire 7 [ Op [6:0] $end
$var wire 1 / RegWrite $end
$var wire 1 1 ResultSrc $end
$upscope $end
$scope module ALU_Decoder $end
$var wire 3 \ ALUControl [2:0] $end
$var wire 2 ] ALUOp [1:0] $end
$var wire 3 ^ funct3 [2:0] $end
$var wire 7 _ funct7 [6:0] $end
$var wire 7 ` op [6:0] $end
$upscope $end
$upscope $end
$scope module Data_Memory $end
$var wire 32 a A [31:0] $end
$var wire 32 b RD [31:0] $end
$var wire 32 c WD [31:0] $end
$var wire 1 ( WE $end
$var wire 1 3 clk $end
$var wire 1 4 rst $end
$upscope $end
$scope module Mux_DataMemory_to_Register $end
$var wire 32 d a [31:0] $end
$var wire 32 e b [31:0] $end
$var wire 32 f c [31:0] $end
$var wire 1 1 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
b0 S
b0 R
1Q
b0 P
b0 O
0N
0M
0L
0K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
0B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
bx :
bx 9
b100 8
bx 7
bx 6
bx 5
04
03
b0 2
01
b0 0
0/
b0 .
b0 -
b0 ,
b0 +
bx *
bx )
0(
b0 '
b0 &
0%
b0 $
b0 #
0"
0!
$end
#50
b0 6
b100 )
b100 5
b100 9
b0 *
b0 7
b0 :
1!
13
#100
0!
03
#150
xM
xQ
bx 0
bx A
bx f
bx $
bx O
bx a
bx d
xK
xN
1/
1%
bx P
xL
b11111111111111111111111111111100 '
b11111111111111111111111111111100 C
b11111111111111111111111111111100 F
11
b11 X
b11 _
b10 W
b10 ^
b11 V
b11 [
b11 `
b110 >
b11100 =
b1001 <
b11111111111111111111111111111100 2
b11111111111111111111111111111100 G
b11111111111111111111111111111100 J
b11111111110001001010001100000011 -
b11111111110001001010001100000011 ;
b11111111110001001010001100000011 D
bx +
bx ?
bx H
bx ,
bx @
bx E
bx c
bx .
bx b
bx e
1"
14
1!
13
#200
0!
03
#250
bx 2
bx G
bx J
x/
xB
x%
bx #
bx I
bx R
bx \
bx '
bx C
bx F
bx &
bx U
bx Z
x(
x1
xT
bx S
bx Y
bx ]
bx X
bx _
bx W
bx ^
bx V
bx [
bx `
bx >
bx =
bx <
bx -
bx ;
bx D
b100 6
b1000 )
b1000 5
b1000 9
b100 *
b100 7
b100 :
1!
13
#300
0!
03
#350
b1000 6
b1100 )
b1100 5
b1100 9
b1000 *
b1000 7
b1000 :
1!
13
#400
0!
03
#450
b1100 6
b10000 )
b10000 5
b10000 9
b1100 *
b1100 7
b1100 :
1!
13
#500
0!
03
#550
b10000 6
b10100 )
b10100 5
b10100 9
b10000 *
b10000 7
b10000 :
1!
13
#600
0!
03
