#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000020c34b2b720 .scope module, "reg_file_tb" "reg_file_tb" 2 11;
 .timescale 0 0;
v0000020c34bb2b50_0 .var "CLK", 0 0;
v0000020c34bb2dd0_0 .var "READREG1", 2 0;
v0000020c34bb2650_0 .var "READREG2", 2 0;
v0000020c34bb2330_0 .net "REGOUT1", 7 0, L_0000020c34ba6dd0;  1 drivers
v0000020c34bb3050_0 .net "REGOUT2", 7 0, L_0000020c34ba65f0;  1 drivers
v0000020c34bb2bf0_0 .var "RESET", 0 0;
v0000020c34bb2790_0 .var "WRITEDATA", 7 0;
v0000020c34bb2c90_0 .var "WRITEENABLE", 0 0;
v0000020c34bb2830_0 .var "WRITEREG", 2 0;
S_0000020c34ba8c30 .scope module, "regfile" "reg_file" 2 21, 3 18 0, S_0000020c34b2b720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000020c34ba6dd0/d .functor BUFZ 8, L_0000020c34bb2fb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020c34ba6dd0 .delay 8 (2,2,2) L_0000020c34ba6dd0/d;
L_0000020c34ba65f0/d .functor BUFZ 8, L_0000020c34bb2a10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020c34ba65f0 .delay 8 (2,2,2) L_0000020c34ba65f0/d;
v0000020c34b2a230_0 .net "CLK", 0 0, v0000020c34bb2b50_0;  1 drivers
v0000020c34b2b8b0_0 .net "IN", 7 0, v0000020c34bb2790_0;  1 drivers
v0000020c34ba8dc0_0 .net "INADDRESS", 2 0, v0000020c34bb2830_0;  1 drivers
v0000020c34ba8e60_0 .net "OUT1", 7 0, L_0000020c34ba6dd0;  alias, 1 drivers
v0000020c34ba8f00_0 .net "OUT1ADDRESS", 2 0, v0000020c34bb2dd0_0;  1 drivers
v0000020c34ba8fa0_0 .net "OUT2", 7 0, L_0000020c34ba65f0;  alias, 1 drivers
v0000020c34b82d20_0 .net "OUT2ADDRESS", 2 0, v0000020c34bb2650_0;  1 drivers
v0000020c34b82dc0_0 .net "RESET", 0 0, v0000020c34bb2bf0_0;  1 drivers
v0000020c34b82e60_0 .net "WRITE", 0 0, v0000020c34bb2c90_0;  1 drivers
v0000020c34bb2970_0 .net *"_ivl_0", 7 0, L_0000020c34bb2fb0;  1 drivers
v0000020c34bb2e70_0 .net *"_ivl_10", 4 0, L_0000020c34bb2150;  1 drivers
L_0000020c34c13050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c34bb2d30_0 .net *"_ivl_13", 1 0, L_0000020c34c13050;  1 drivers
v0000020c34bb2f10_0 .net *"_ivl_2", 4 0, L_0000020c34bb2290;  1 drivers
L_0000020c34c13008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c34bb26f0_0 .net *"_ivl_5", 1 0, L_0000020c34c13008;  1 drivers
v0000020c34bb2470_0 .net *"_ivl_8", 7 0, L_0000020c34bb2a10;  1 drivers
v0000020c34bb28d0 .array "registers", 0 7, 7 0;
E_0000020c34bab1d0 .event posedge, v0000020c34b2a230_0;
L_0000020c34bb2fb0 .array/port v0000020c34bb28d0, L_0000020c34bb2290;
L_0000020c34bb2290 .concat [ 3 2 0 0], v0000020c34bb2dd0_0, L_0000020c34c13008;
L_0000020c34bb2a10 .array/port v0000020c34bb28d0, L_0000020c34bb2150;
L_0000020c34bb2150 .concat [ 3 2 0 0], v0000020c34bb2650_0, L_0000020c34c13050;
    .scope S_0000020c34ba8c30;
T_0 ;
    %wait E_0000020c34bab1d0;
    %load/vec4 v0000020c34b82e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000020c34b82dc0_0;
    %inv;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000020c34ba8dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.3 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.4 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.5 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.6 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.7 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.8 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.9 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.10 ;
    %delay 1, 0;
    %load/vec4 v0000020c34b2b8b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.0 ;
    %load/vec4 v0000020c34b82dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c34bb28d0, 4, 0;
T_0.13 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020c34b2b720;
T_1 ;
    %vpi_call 2 25 "$monitor", $time, "WRITEDATA = %d | REGOUT1 = %d, REGOUT2 = %d | WRITEREG =  %d, READREG1 = %d, READREG2 = %d | WRITEENABLE = %d, CLK = %d, RESET %d", v0000020c34bb2790_0, v0000020c34bb2330_0, v0000020c34bb3050_0, v0000020c34bb2830_0, v0000020c34bb2dd0_0, v0000020c34bb2650_0, v0000020c34bb2c90_0, v0000020c34bb2b50_0, v0000020c34bb2bf0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020c34b2b720;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2b50_0, 0, 1;
    %vpi_call 2 33 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020c34b2b720 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020c34bb2dd0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020c34bb2650_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2bf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020c34bb2830_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0000020c34bb2790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020c34bb2dd0_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020c34bb2830_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000020c34bb2790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020c34bb2dd0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020c34bb2830_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000020c34bb2790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000020c34bb2790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000020c34bb2830_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000020c34bb2790_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c34bb2c90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020c34b2b720;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0000020c34bb2b50_0;
    %inv;
    %store/vec4 v0000020c34bb2b50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file1.v";
