#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15b604da0 .scope module, "tb_regfile" "tb_regfile" 2 7;
 .timescale -9 -10;
P_0x6000014a9a80 .param/l "SZA" 1 2 20, +C4<00000000000000000000000000010000>;
P_0x6000014a9ac0 .param/l "UPP" 1 2 21, +C4<00000000000000010000000000000000>;
v0x6000008aa1c0_0 .var "addr_inst", 3 0;
v0x6000008aa250_0 .var "addr_rd", 3 0;
v0x6000008aa2e0_0 .var "addr_rs0", 3 0;
v0x6000008aa370_0 .var "addr_rs1", 3 0;
v0x6000008aa400_0 .var "clock", 0 0;
v0x6000008aa490_0 .var "d", 15 0;
v0x6000008aa520_0 .var "en_mv", 0 0;
v0x6000008aa5b0_0 .var/i "i", 31 0;
v0x6000008aa640_0 .var/i "ia", 31 0;
v0x6000008aa6d0_0 .var/i "ib", 31 0;
v0x6000008aa760_0 .net "q", 15 0, L_0x6000011aa8b0;  1 drivers
v0x6000008aa7f0_0 .var "rd", 15 0;
v0x6000008aa880_0 .var "rd_we", 0 0;
v0x6000008aa910_0 .var "reset", 0 0;
v0x6000008aa9a0_0 .net "rs0", 15 0, L_0x6000011aa7d0;  1 drivers
v0x6000008aaa30_0 .net "rs1", 15 0, L_0x6000011aa840;  1 drivers
v0x6000008aaac0_0 .var "write_inst", 0 0;
S_0x15b604f10 .scope module, "dreg" "regfile" 2 37, 3 3 0, S_0x15b604da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_we";
    .port_info 3 /INPUT 1 "en_mv";
    .port_info 4 /INPUT 4 "addr_rs0";
    .port_info 5 /INPUT 4 "addr_rs1";
    .port_info 6 /INPUT 4 "addr_rd";
    .port_info 7 /INPUT 16 "rd";
    .port_info 8 /OUTPUT 16 "rs0";
    .port_info 9 /OUTPUT 16 "rs1";
P_0x600000fa95c0 .param/l "BIT" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x600000fa9600 .param/l "SZA" 1 3 18, +C4<00000000000000000000000000010000>;
P_0x600000fa9640 .param/l "SZB" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x6000011aa7d0 .functor BUFZ 16, L_0x600000ba8280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000011aa840 .functor BUFZ 16, L_0x600000ba83c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000008a8c60_0 .net *"_ivl_0", 15 0, L_0x600000ba8280;  1 drivers
v0x6000008a8bd0_0 .net *"_ivl_10", 5 0, L_0x600000ba8460;  1 drivers
L_0x160078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008a8f30_0 .net *"_ivl_13", 1 0, L_0x160078058;  1 drivers
v0x6000008a8fc0_0 .net *"_ivl_2", 5 0, L_0x600000ba8320;  1 drivers
L_0x160078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008a9050_0 .net *"_ivl_5", 1 0, L_0x160078010;  1 drivers
v0x6000008a90e0_0 .net *"_ivl_8", 15 0, L_0x600000ba83c0;  1 drivers
v0x6000008a9170_0 .net "addr_rd", 3 0, v0x6000008aa250_0;  1 drivers
v0x6000008a9200_0 .net "addr_rs0", 3 0, v0x6000008aa2e0_0;  1 drivers
v0x6000008a9290_0 .net "addr_rs1", 3 0, v0x6000008aa370_0;  1 drivers
v0x6000008a9320_0 .net "clock", 0 0, v0x6000008aa400_0;  1 drivers
v0x6000008a93b0_0 .net "en_mv", 0 0, v0x6000008aa520_0;  1 drivers
v0x6000008a9440_0 .net "rd", 15 0, v0x6000008aa7f0_0;  1 drivers
v0x6000008a94d0_0 .net "rd_we", 0 0, v0x6000008aa880_0;  1 drivers
v0x6000008a9560 .array "regf", 15 0, 15 0;
v0x6000008a95f0_0 .net "reset", 0 0, v0x6000008aa910_0;  1 drivers
v0x6000008a9680_0 .var/i "ri", 31 0;
v0x6000008a9710_0 .net "rs0", 15 0, L_0x6000011aa7d0;  alias, 1 drivers
v0x6000008a97a0_0 .net "rs1", 15 0, L_0x6000011aa840;  alias, 1 drivers
E_0x6000034aed30 .event posedge, v0x6000008a95f0_0, v0x6000008a9320_0;
L_0x600000ba8280 .array/port v0x6000008a9560, L_0x600000ba8320;
L_0x600000ba8320 .concat [ 4 2 0 0], v0x6000008aa2e0_0, L_0x160078010;
L_0x600000ba83c0 .array/port v0x6000008a9560, L_0x600000ba8460;
L_0x600000ba8460 .concat [ 4 2 0 0], v0x6000008aa370_0, L_0x160078058;
S_0x15b6046e0 .scope module, "ireg" "regfile" 2 54, 3 3 0, S_0x15b604da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_we";
    .port_info 3 /INPUT 1 "en_mv";
    .port_info 4 /INPUT 4 "addr_rs0";
    .port_info 5 /INPUT 4 "addr_rs1";
    .port_info 6 /INPUT 4 "addr_rd";
    .port_info 7 /INPUT 16 "rd";
    .port_info 8 /OUTPUT 16 "rs0";
    .port_info 9 /OUTPUT 16 "rs1";
P_0x600000fa9680 .param/l "BIT" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x600000fa96c0 .param/l "SZA" 1 3 18, +C4<00000000000000000000000000010000>;
P_0x600000fa9700 .param/l "SZB" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x6000011aa8b0 .functor BUFZ 16, L_0x600000ba8500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000011aa920 .functor BUFZ 16, L_0x600000ba8640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000008a9830_0 .net *"_ivl_0", 15 0, L_0x600000ba8500;  1 drivers
L_0x160078178 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6000008a98c0_0 .net *"_ivl_10", 5 0, L_0x160078178;  1 drivers
v0x6000008a9950_0 .net *"_ivl_2", 5 0, L_0x600000ba85a0;  1 drivers
L_0x1600780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008a99e0_0 .net *"_ivl_5", 1 0, L_0x1600780a0;  1 drivers
v0x6000008a9a70_0 .net *"_ivl_8", 15 0, L_0x600000ba8640;  1 drivers
v0x6000008a9b00_0 .net "addr_rd", 3 0, v0x6000008aa1c0_0;  1 drivers
v0x6000008a9b90_0 .net "addr_rs0", 3 0, v0x6000008aa1c0_0;  alias, 1 drivers
L_0x160078130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008a9c20_0 .net "addr_rs1", 3 0, L_0x160078130;  1 drivers
v0x6000008a9cb0_0 .net "clock", 0 0, v0x6000008aa400_0;  alias, 1 drivers
L_0x1600780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008a9d40_0 .net "en_mv", 0 0, L_0x1600780e8;  1 drivers
v0x6000008a9dd0_0 .net "rd", 15 0, v0x6000008aa490_0;  1 drivers
v0x6000008a9e60_0 .net "rd_we", 0 0, v0x6000008aaac0_0;  1 drivers
v0x6000008a9ef0 .array "regf", 15 0, 15 0;
v0x6000008a9f80_0 .net "reset", 0 0, v0x6000008aa910_0;  alias, 1 drivers
v0x6000008aa010_0 .var/i "ri", 31 0;
v0x6000008aa0a0_0 .net "rs0", 15 0, L_0x6000011aa8b0;  alias, 1 drivers
v0x6000008aa130_0 .net "rs1", 15 0, L_0x6000011aa920;  1 drivers
L_0x600000ba8500 .array/port v0x6000008a9ef0, L_0x600000ba85a0;
L_0x600000ba85a0 .concat [ 4 2 0 0], v0x6000008aa1c0_0, L_0x1600780a0;
L_0x600000ba8640 .array/port v0x6000008a9ef0, L_0x160078178;
    .scope S_0x15b604f10;
T_0 ;
    %wait E_0x6000034aed30;
    %load/vec4 v0x6000008a95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008a9680_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x6000008a9680_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000008a9680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9560, 0, 4;
    %load/vec4 v0x6000008a9680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008a9680_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000008a94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6000008a9440_0;
    %load/vec4 v0x6000008a9170_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9560, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000008a93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x6000008a9200_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000008a9560, 4;
    %load/vec4 v0x6000008a9170_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9560, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008a9560, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9560, 0, 4;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15b6046e0;
T_1 ;
    %wait E_0x6000034aed30;
    %load/vec4 v0x6000008a9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008aa010_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000008aa010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000008aa010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9ef0, 0, 4;
    %load/vec4 v0x6000008aa010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008aa010_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000008a9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000008a9dd0_0;
    %load/vec4 v0x6000008a9b00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9ef0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x6000008a9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x6000008a9b90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000008a9ef0, 4;
    %load/vec4 v0x6000008a9b00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9ef0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008a9ef0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a9ef0, 0, 4;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15b604da0;
T_2 ;
    %vpi_call 2 12 "$dumpfile", "testbench/regfile.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x15b604da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa400_0, 0;
    %end;
    .thread T_3;
    .scope S_0x15b604da0;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0x6000008aa400_0;
    %inv;
    %assign/vec4 v0x6000008aa400_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b604da0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008aa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008aa2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008aa370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008aa250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008aa1c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008aa7f0_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008aa880_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008aa5b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x6000008aa5b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 100, 0;
    %load/vec4 v0x6000008aa5b0_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa2e0_0, 0;
    %load/vec4 v0x6000008aa5b0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %assign/vec4 v0x6000008aa370_0, 0;
    %load/vec4 v0x6000008aa5b0_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa250_0, 0;
    %load/vec4 v0x6000008aa5b0_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa1c0_0, 0;
    %vpi_func 2 107 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %assign/vec4 v0x6000008aa7f0_0, 0;
    %load/vec4 v0x6000008aa5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008aa5b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_func 2 111 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %assign/vec4 v0x6000008aa640_0, 0;
    %vpi_func 2 112 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %assign/vec4 v0x6000008aa6d0_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008aa520_0, 0;
    %load/vec4 v0x6000008aa640_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa2e0_0, 0;
    %load/vec4 v0x6000008aa6d0_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa370_0, 0;
    %load/vec4 v0x6000008aa6d0_0;
    %pad/s 4;
    %assign/vec4 v0x6000008aa250_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa520_0, 0;
    %delay 100, 0;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15b604da0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aaac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aaac0_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008aaac0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 4113, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 8224, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 12800, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 17168, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 21554, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 25906, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 30258, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 34610, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 38962, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 43314, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 47666, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 52018, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 56370, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 60722, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 65074, 0, 16;
    %assign/vec4 v0x6000008aa490_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aaac0_0, 0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_regfile.v";
    "././regfile.v";
