// Seed: 2802826653
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  type_5(
      1, 1 - 1, id_1
  ); type_6(
      1, 1, id_3
  );
  logic id_4;
  assign id_4 = 1;
endmodule
