// Seed: 898443838
module module_0 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    input supply0 id_10
    , id_36,
    input tri0 id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply0 id_15,
    input tri id_16,
    output wand id_17,
    input tri1 id_18,
    output uwire id_19,
    output wire id_20,
    output wire id_21,
    input wand id_22,
    input uwire id_23
    , id_37,
    input wire id_24,
    input tri1 id_25,
    input wor id_26,
    input wor id_27,
    input wand id_28,
    input wire id_29,
    input supply1 id_30,
    input wor id_31,
    input tri0 id_32,
    input tri1 id_33,
    output tri id_34
);
  supply1 id_38 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    output logic id_8
);
  initial begin
    id_6 = id_3;
    id_8 <= 1;
  end
  module_0(
      id_3,
      id_6,
      id_1,
      id_0,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_6,
      id_2,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_2,
      id_5,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_5,
      id_2,
      id_0,
      id_0,
      id_6
  );
endmodule
