<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_ssp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_ssp.h</h1><a href="lpc17xx__ssp_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**********************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* $Id$          lpc17xx_ssp.h                           2010-06-18</span>
<a name="l00003"></a>00003 <span class="comment">*/</span>
<a name="l00027"></a>00027 <span class="comment">/* Peripheral group ----------------------------------------------------------- */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#ifndef LPC17XX_SSP_H_</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define LPC17XX_SSP_H_</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="comment">/* Includes ------------------------------------------------------------------- */</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include "<a class="code" href="_l_p_c17xx_8h.html" title="CMSIS Cortex-M3 Core Peripheral Access Layer Header File for NXP LPC17xx Device Series...">LPC17xx.h</a>"</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include "<a class="code" href="lpc__types_8h.html" title="Contains the NXP ABL typedefs for C standard types. It is intended to be used in...">lpc_types.h</a>"</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">"C"</span>
<a name="l00043"></a>00043 {
<a name="l00044"></a>00044 <span class="preprocessor">#endif</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="comment">/* Public Macros -------------------------------------------------------------- */</span>
<a name="l00051"></a>00051 <span class="comment">/*********************************************************************/</span>
<a name="l00055"></a><a class="code" href="group___s_s_p___public___macros.html#g6333b5eaf9d5301431fc0399c0d417d5">00055</a> <span class="preprocessor">#define SSP_CPHA_FIRST                  ((uint32_t)(0))</span>
<a name="l00056"></a><a class="code" href="group___s_s_p___public___macros.html#g04ad38295445819979f55503eed5c177">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_CPHA_SECOND                 SSP_CR0_CPHA_SECOND</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 
<a name="l00060"></a>00060 <span class="comment">/* There's no bug here!!!</span>
<a name="l00061"></a>00061 <span class="comment"> * - If bit[6] in SSPnCR0 is 0: SSP controller maintains the bus clock low between frames.</span>
<a name="l00062"></a>00062 <span class="comment"> * That means the active clock is in HI state.</span>
<a name="l00063"></a>00063 <span class="comment"> * - If bit[6] in SSPnCR0 is 1 (SSP_CR0_CPOL_HI): SSP controller maintains the bus clock</span>
<a name="l00064"></a>00064 <span class="comment"> * high between frames. That means the active clock is in LO state.</span>
<a name="l00065"></a>00065 <span class="comment"> */</span>
<a name="l00066"></a><a class="code" href="group___s_s_p___public___macros.html#gf64aec37a92ca6c14c23af6fc0052ccb">00066</a> <span class="preprocessor">#define SSP_CPOL_HI                             ((uint32_t)(0))</span>
<a name="l00067"></a><a class="code" href="group___s_s_p___public___macros.html#g1e10eccdb2b293607764028aab1b98a9">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_CPOL_LO                             SSP_CR0_CPOL_HI</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00070"></a><a class="code" href="group___s_s_p___public___macros.html#gc6bc4b92810caa934b2d7116390098c6">00070</a> <span class="preprocessor">#define SSP_SLAVE_MODE                  SSP_CR1_SLAVE_EN</span>
<a name="l00071"></a><a class="code" href="group___s_s_p___public___macros.html#g3c9cbd4f4b8169253d26f4d40cdc414d">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_MASTER_MODE                 ((uint32_t)(0))</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00074"></a><a class="code" href="group___s_s_p___public___macros.html#g238b6583278a25eba784cc4084ecd87f">00074</a> <span class="preprocessor">#define SSP_DATABIT_4           SSP_CR0_DSS(4)                  </span>
<a name="l00075"></a><a class="code" href="group___s_s_p___public___macros.html#gaab22a8bc9a3fdbf77451c0a71970f29">00075</a> <span class="preprocessor">#define SSP_DATABIT_5           SSP_CR0_DSS(5)                  </span>
<a name="l00076"></a><a class="code" href="group___s_s_p___public___macros.html#gab15bd61146f368a6eae98cb47586aa9">00076</a> <span class="preprocessor">#define SSP_DATABIT_6           SSP_CR0_DSS(6)                  </span>
<a name="l00077"></a><a class="code" href="group___s_s_p___public___macros.html#g22e347ea7a0a898ff97b6ca200aa5cd0">00077</a> <span class="preprocessor">#define SSP_DATABIT_7           SSP_CR0_DSS(7)                  </span>
<a name="l00078"></a><a class="code" href="group___s_s_p___public___macros.html#gd5351b3c8a625149e6ff44bf96c0c71b">00078</a> <span class="preprocessor">#define SSP_DATABIT_8           SSP_CR0_DSS(8)                  </span>
<a name="l00079"></a><a class="code" href="group___s_s_p___public___macros.html#g63076fc45604c634c7935aa8310d9a4d">00079</a> <span class="preprocessor">#define SSP_DATABIT_9           SSP_CR0_DSS(9)                  </span>
<a name="l00080"></a><a class="code" href="group___s_s_p___public___macros.html#g8e8220666e083d725cb5ca12863e3398">00080</a> <span class="preprocessor">#define SSP_DATABIT_10          SSP_CR0_DSS(10)                 </span>
<a name="l00081"></a><a class="code" href="group___s_s_p___public___macros.html#g4c54d482586fe521fc51fe2f660d92db">00081</a> <span class="preprocessor">#define SSP_DATABIT_11          SSP_CR0_DSS(11)                 </span>
<a name="l00082"></a><a class="code" href="group___s_s_p___public___macros.html#g60cef3d2aa9a028b4e648abca8a20ea6">00082</a> <span class="preprocessor">#define SSP_DATABIT_12          SSP_CR0_DSS(12)                 </span>
<a name="l00083"></a><a class="code" href="group___s_s_p___public___macros.html#g6e7696139bcc6ffbea4c7633db5691bc">00083</a> <span class="preprocessor">#define SSP_DATABIT_13          SSP_CR0_DSS(13)                 </span>
<a name="l00084"></a><a class="code" href="group___s_s_p___public___macros.html#g23092c43aa47e79b5c540e1c8bcfb43f">00084</a> <span class="preprocessor">#define SSP_DATABIT_14          SSP_CR0_DSS(14)                 </span>
<a name="l00085"></a><a class="code" href="group___s_s_p___public___macros.html#gfb96efb2ad42b6804003beb416bf513f">00085</a> <span class="preprocessor">#define SSP_DATABIT_15          SSP_CR0_DSS(15)                 </span>
<a name="l00086"></a><a class="code" href="group___s_s_p___public___macros.html#g8a5285b118c9dc1a7f2ce6c4caa3b962">00086</a> <span class="preprocessor">#define SSP_DATABIT_16          SSP_CR0_DSS(16)                 </span>
<a name="l00090"></a><a class="code" href="group___s_s_p___public___macros.html#ge60b1441f3ecdb03755304c320d89337">00090</a> <span class="preprocessor">#define SSP_FRAME_SPI           SSP_CR0_FRF_SPI</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a><a class="code" href="group___s_s_p___public___macros.html#gcc8028fc65d645b5c0ac06863bc8cd9c">00092</a> <span class="preprocessor">#define SSP_FRAME_TI            SSP_CR0_FRF_TI</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a><a class="code" href="group___s_s_p___public___macros.html#gb908ae3d749411618396107e2e0c635e">00094</a> <span class="preprocessor">#define SSP_FRAME_MICROWIRE     SSP_CR0_FRF_MICROWIRE</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/*********************************************************************/</span>
<a name="l00100"></a><a class="code" href="group___s_s_p___public___macros.html#gdb3e00bb8249856e4ace28ea931bb177">00100</a> <span class="preprocessor">#define SSP_STAT_TXFIFO_EMPTY           SSP_SR_TFE</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a><a class="code" href="group___s_s_p___public___macros.html#g9a88c97aaba7a01be0842d099cf7958c">00102</a> <span class="preprocessor">#define SSP_STAT_TXFIFO_NOTFULL         SSP_SR_TNF</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a><a class="code" href="group___s_s_p___public___macros.html#g3b0ac9bf74e9d93e0a60a225ada68504">00104</a> <span class="preprocessor">#define SSP_STAT_RXFIFO_NOTEMPTY        SSP_SR_RNE</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a><a class="code" href="group___s_s_p___public___macros.html#g12ae92a4672cd13f9e3c4b1330384d0e">00106</a> <span class="preprocessor">#define SSP_STAT_RXFIFO_FULL            SSP_SR_RFF</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a><a class="code" href="group___s_s_p___public___macros.html#g618e52f34a11a7e9414d18a2e56be63c">00108</a> <span class="preprocessor">#define SSP_STAT_BUSY                           SSP_SR_BSY</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="comment">/*********************************************************************/</span>
<a name="l00114"></a><a class="code" href="group___s_s_p___public___macros.html#g7db87dea06af8ba8368be4dcccfd97d3">00114</a> <span class="preprocessor">#define SSP_INTCFG_ROR          SSP_IMSC_ROR</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a><a class="code" href="group___s_s_p___public___macros.html#g4716c2b633cc0698f6e515ffb7abedbd">00116</a> <span class="preprocessor">#define SSP_INTCFG_RT           SSP_IMSC_RT</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="group___s_s_p___public___macros.html#g20c9695e3dde083db7f54d6715c5573c">00118</a> <span class="preprocessor">#define SSP_INTCFG_RX           SSP_IMSC_RX</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a><a class="code" href="group___s_s_p___public___macros.html#g12314c10c13b5663431e2f3d794d8e6d">00120</a> <span class="preprocessor">#define SSP_INTCFG_TX           SSP_IMSC_TX</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="comment">/*********************************************************************/</span>
<a name="l00126"></a><a class="code" href="group___s_s_p___public___macros.html#g849060f3ae22fc69e37410b1607c6d49">00126</a> <span class="preprocessor">#define SSP_INTSTAT_ROR         SSP_MIS_ROR</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="group___s_s_p___public___macros.html#gec7fec10a4c64bd3391c91c832e040c5">00128</a> <span class="preprocessor">#define SSP_INTSTAT_RT          SSP_MIS_RT</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a><a class="code" href="group___s_s_p___public___macros.html#gcf36c76c863756c8bfda4057637cc034">00130</a> <span class="preprocessor">#define SSP_INTSTAT_RX          SSP_MIS_RX</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="group___s_s_p___public___macros.html#g76c22817987e49834f2280f48c7b3c64">00132</a> <span class="preprocessor">#define SSP_INTSTAT_TX          SSP_MIS_TX</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="comment">/*********************************************************************/</span>
<a name="l00138"></a><a class="code" href="group___s_s_p___public___macros.html#gfee0d65700b9a2ef6e508755bfacb32e">00138</a> <span class="preprocessor">#define SSP_INTSTAT_RAW_ROR             SSP_RIS_ROR</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="group___s_s_p___public___macros.html#ga7d981043c996b7721a7c729d0c065df">00140</a> <span class="preprocessor">#define SSP_INTSTAT_RAW_RT              SSP_RIS_RT</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a><a class="code" href="group___s_s_p___public___macros.html#gf52e1a3479fa4d119a298302ca1a3e9e">00142</a> <span class="preprocessor">#define SSP_INTSTAT_RAW_RX              SSP_RIS_RX</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="group___s_s_p___public___macros.html#g45e392f2778d7ad3ddc710006ce16c96">00144</a> <span class="preprocessor">#define SSP_INTSTAT_RAW_TX              SSP_RIS_TX</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="comment">/*********************************************************************/</span>
<a name="l00151"></a><a class="code" href="group___s_s_p___public___macros.html#gb79665cc09989a9730abb6b5452df1d7">00151</a> <span class="preprocessor">#define SSP_INTCLR_ROR          SSP_ICR_ROR</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="group___s_s_p___public___macros.html#g36b024118d27e68540e8e403b897ed75">00154</a> <span class="preprocessor">#define SSP_INTCLR_RT           SSP_ICR_RT</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">/*********************************************************************/</span>
<a name="l00160"></a><a class="code" href="group___s_s_p___public___macros.html#gc294ff35d73ad16084bd157fec3bcfc6">00160</a> <span class="preprocessor">#define SSP_DMA_RX              SSP_DMA_RXDMA_EN</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a><a class="code" href="group___s_s_p___public___macros.html#g442c2b693b567292aaa17bdba6789094">00162</a> <span class="preprocessor">#define SSP_DMA_TX              SSP_DMA_TXDMA_EN</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="comment">/* SSP Status Implementation definitions */</span>
<a name="l00165"></a><a class="code" href="group___s_s_p___public___macros.html#g50dbb53cd4d651137a9826f1cee0156b">00165</a> <span class="preprocessor">#define SSP_STAT_DONE           (1UL&lt;&lt;8)                </span>
<a name="l00166"></a><a class="code" href="group___s_s_p___public___macros.html#g6fadaf52886e10c84c3461b43c216de4">00166</a> <span class="preprocessor">#define SSP_STAT_ERROR          (1UL&lt;&lt;9)                </span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="comment">/* Private Macros ------------------------------------------------------------- */</span>
<a name="l00173"></a>00173 
<a name="l00177"></a>00177 <span class="comment">/* --------------------- BIT DEFINITIONS -------------------------------------- */</span>
<a name="l00178"></a>00178 <span class="comment">/*********************************************************************/</span>
<a name="l00182"></a><a class="code" href="group___s_s_p___private___macros.html#g691ba9dbc6a0722a81ed4734c7f7ac8f">00182</a> <span class="preprocessor">#define SSP_CR0_DSS(n)                  ((uint32_t)((n-1)&amp;0xF))</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="group___s_s_p___private___macros.html#g4f0f58a8f4b87af0f18e84b981c31a74">00184</a> <span class="preprocessor">#define SSP_CR0_FRF_SPI                 ((uint32_t)(0&lt;&lt;4))</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="group___s_s_p___private___macros.html#g54c718a1a75a1e5e06417b9f8267ee27">00186</a> <span class="preprocessor">#define SSP_CR0_FRF_TI                  ((uint32_t)(1&lt;&lt;4))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a><a class="code" href="group___s_s_p___private___macros.html#g7ca858fcf0f529a38e1e1bf0a69d4486">00188</a> <span class="preprocessor">#define SSP_CR0_FRF_MICROWIRE   ((uint32_t)(2&lt;&lt;4))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00191"></a><a class="code" href="group___s_s_p___private___macros.html#g36d7ad75edb14d318d710f964384f466">00191</a> <span class="preprocessor">#define SSP_CR0_CPOL_HI         ((uint32_t)(1&lt;&lt;6))</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00194"></a><a class="code" href="group___s_s_p___private___macros.html#ge4150d0b2513ff70568be15c2170c9ea">00194</a> <span class="preprocessor">#define SSP_CR0_CPHA_SECOND     ((uint32_t)(1&lt;&lt;7))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00197"></a><a class="code" href="group___s_s_p___private___macros.html#g10f56047b6024ff848675f9463f1b989">00197</a> <span class="preprocessor">#define SSP_CR0_SCR(n)          ((uint32_t)((n&amp;0xFF)&lt;&lt;8))</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a><a class="code" href="group___s_s_p___private___macros.html#g90be93bebdbdfee011d90ea6e054260a">00199</a> <span class="preprocessor">#define SSP_CR0_BITMASK         ((uint32_t)(0xFFFF))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="comment">/*********************************************************************/</span>
<a name="l00205"></a><a class="code" href="group___s_s_p___private___macros.html#gc0e5bef37b94df5ad96bf270aa802dcd">00205</a> <span class="preprocessor">#define SSP_CR1_LBM_EN          ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a><a class="code" href="group___s_s_p___private___macros.html#gad500ed8cec6c1734a12a7f55ff6ec26">00207</a> <span class="preprocessor">#define SSP_CR1_SSP_EN          ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a><a class="code" href="group___s_s_p___private___macros.html#g483d570ffc25bc917c99b3e8ece75649">00209</a> <span class="preprocessor">#define SSP_CR1_SLAVE_EN        ((uint32_t)(1&lt;&lt;2))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00212"></a><a class="code" href="group___s_s_p___private___macros.html#gf8cd75ca0bf07a236b992cca4769b4dc">00212</a> <span class="preprocessor">#define SSP_CR1_SO_DISABLE      ((uint32_t)(1&lt;&lt;3))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>
<a name="l00214"></a><a class="code" href="group___s_s_p___private___macros.html#gd90a9c1c97a5c4e19e048e9686a4d8fa">00214</a> <span class="preprocessor">#define SSP_CR1_BITMASK         ((uint32_t)(0x0F))</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="comment">/*********************************************************************/</span>
<a name="l00220"></a><a class="code" href="group___s_s_p___private___macros.html#gca7cab2d530cc7dbaa9e9d3e9dc61b53">00220</a> <span class="preprocessor">#define SSP_DR_BITMASK(n)   ((n)&amp;0xFFFF)</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 <span class="comment">/*********************************************************************/</span>
<a name="l00226"></a><a class="code" href="group___s_s_p___private___macros.html#ga56cadbf2604cf3d9706f3583be99f63">00226</a> <span class="preprocessor">#define SSP_SR_TFE      ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>
<a name="l00228"></a><a class="code" href="group___s_s_p___private___macros.html#gbde0199183f2a747cd039c66d40cf534">00228</a> <span class="preprocessor">#define SSP_SR_TNF      ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a><a class="code" href="group___s_s_p___private___macros.html#g67740be98d73a50bf341ca3e2c25da6e">00230</a> <span class="preprocessor">#define SSP_SR_RNE      ((uint32_t)(1&lt;&lt;2))</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a><a class="code" href="group___s_s_p___private___macros.html#gcb3442f8b9ec2dbb3be63f154cc58940">00232</a> <span class="preprocessor">#define SSP_SR_RFF      ((uint32_t)(1&lt;&lt;3))</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a><a class="code" href="group___s_s_p___private___macros.html#gc57c889d98458cfbde35f0ab63b499c2">00234</a> <span class="preprocessor">#define SSP_SR_BSY      ((uint32_t)(1&lt;&lt;4))</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a><a class="code" href="group___s_s_p___private___macros.html#g0fe66130dd87296b6e16cd9fbcf7daf1">00236</a> <span class="preprocessor">#define SSP_SR_BITMASK  ((uint32_t)(0x1F))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238 <span class="comment">/*********************************************************************/</span>
<a name="l00242"></a><a class="code" href="group___s_s_p___private___macros.html#g12dda8829af64148222e9c139b0b4190">00242</a> <span class="preprocessor">#define SSP_CPSR_CPDVSR(n)      ((uint32_t)(n&amp;0xFF))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a><a class="code" href="group___s_s_p___private___macros.html#gd90cbeb91495d457ae2dd8bda909a2a9">00244</a> <span class="preprocessor">#define SSP_CPSR_BITMASK        ((uint32_t)(0xFF))</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span>
<a name="l00246"></a>00246 <span class="comment">/*********************************************************************/</span>
<a name="l00250"></a><a class="code" href="group___s_s_p___private___macros.html#ga004d331d2d6bf2fc123de80d6e18a95">00250</a> <span class="preprocessor">#define SSP_IMSC_ROR    ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a><a class="code" href="group___s_s_p___private___macros.html#g0396910287899ff6ab730425a8a332c7">00252</a> <span class="preprocessor">#define SSP_IMSC_RT             ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>
<a name="l00254"></a><a class="code" href="group___s_s_p___private___macros.html#g9f4d1fa05f49655cc6e5548b11dfe092">00254</a> <span class="preprocessor">#define SSP_IMSC_RX             ((uint32_t)(1&lt;&lt;2))</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00256"></a><a class="code" href="group___s_s_p___private___macros.html#g0e1c817c6d276a0fd17b0c4d21668818">00256</a> <span class="preprocessor">#define SSP_IMSC_TX             ((uint32_t)(1&lt;&lt;3))</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>
<a name="l00258"></a><a class="code" href="group___s_s_p___private___macros.html#gaaf58d4122c6641ca6d1e6d18c5ef7be">00258</a> <span class="preprocessor">#define SSP_IMSC_BITMASK        ((uint32_t)(0x0F))</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a>00260 <span class="comment">/*********************************************************************/</span>
<a name="l00264"></a><a class="code" href="group___s_s_p___private___macros.html#g0556e3aaa7aefef2c8ed76e1efbf277c">00264</a> <span class="preprocessor">#define SSP_RIS_ROR             ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>
<a name="l00266"></a><a class="code" href="group___s_s_p___private___macros.html#gf3ca75688f2b02dc4df0c1812d246baf">00266</a> <span class="preprocessor">#define SSP_RIS_RT              ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00268"></a><a class="code" href="group___s_s_p___private___macros.html#gd5b9b44272a78e2dcfa4f11b560a1ac5">00268</a> <span class="preprocessor">#define SSP_RIS_RX              ((uint32_t)(1&lt;&lt;2))</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>
<a name="l00270"></a><a class="code" href="group___s_s_p___private___macros.html#gf2019e37460395bc0ee5fe12cd6e2226">00270</a> <span class="preprocessor">#define SSP_RIS_TX              ((uint32_t)(1&lt;&lt;3))</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a><a class="code" href="group___s_s_p___private___macros.html#gaf0114701def5c9b0e291cdf29fab22d">00272</a> <span class="preprocessor">#define SSP_RIS_BITMASK ((uint32_t)(0x0F))</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>
<a name="l00274"></a>00274 <span class="comment">/*********************************************************************/</span>
<a name="l00278"></a><a class="code" href="group___s_s_p___private___macros.html#g5ab078b780d3ab049afbc4bf1d548164">00278</a> <span class="preprocessor">#define SSP_MIS_ROR             ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>
<a name="l00280"></a><a class="code" href="group___s_s_p___private___macros.html#gc656007811dd29f2448a6a534aee04a3">00280</a> <span class="preprocessor">#define SSP_MIS_RT              ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a><a class="code" href="group___s_s_p___private___macros.html#gae1efd94a8b66679f1793a3c5458a777">00282</a> <span class="preprocessor">#define SSP_MIS_RX              ((uint32_t)(1&lt;&lt;2))</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span>
<a name="l00284"></a><a class="code" href="group___s_s_p___private___macros.html#g1db3ebd72dfe222733297a3fb5ca37af">00284</a> <span class="preprocessor">#define SSP_MIS_TX              ((uint32_t)(1&lt;&lt;3))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a><a class="code" href="group___s_s_p___private___macros.html#g9571d63a5315c056b7a54e2f4736c1d7">00286</a> <span class="preprocessor">#define SSP_MIS_BITMASK ((uint32_t)(0x0F))</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>
<a name="l00288"></a>00288 <span class="comment">/*********************************************************************/</span>
<a name="l00293"></a><a class="code" href="group___s_s_p___private___macros.html#g12339c82c252077d3c53bad546a68c75">00293</a> <span class="preprocessor">#define SSP_ICR_ROR             ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00296"></a><a class="code" href="group___s_s_p___private___macros.html#g6917b6687bd6c914134afe3d86b10fb0">00296</a> <span class="preprocessor">#define SSP_ICR_RT              ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>
<a name="l00298"></a><a class="code" href="group___s_s_p___private___macros.html#g5ce108586bfd5b77c849aa9969c8973c">00298</a> <span class="preprocessor">#define SSP_ICR_BITMASK ((uint32_t)(0x03))</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>
<a name="l00300"></a>00300 <span class="comment">/*********************************************************************/</span>
<a name="l00304"></a><a class="code" href="group___s_s_p___private___macros.html#g0508ccc6f92325452fb24fa4d7a4c202">00304</a> <span class="preprocessor">#define SSP_DMA_RXDMA_EN        ((uint32_t)(1&lt;&lt;0))</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a><a class="code" href="group___s_s_p___private___macros.html#gafe065e1865ad37d436c5f000f9653ab">00306</a> <span class="preprocessor">#define SSP_DMA_TXDMA_EN        ((uint32_t)(1&lt;&lt;1))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span>
<a name="l00308"></a><a class="code" href="group___s_s_p___private___macros.html#g7ba88e5e9bd61c60806ce262fcc8838a">00308</a> <span class="preprocessor">#define SSP_DMA_BITMASK         ((uint32_t)(0x03))</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="comment">/* ---------------- CHECK PARAMETER DEFINITIONS ---------------------------- */</span>
<a name="l00313"></a><a class="code" href="group___s_s_p___private___macros.html#g432c9213e5328a9ebefa11f6bc161ca3">00313</a> <span class="preprocessor">#define PARAM_SSPx(n)   ((((uint32_t *)n)==((uint32_t *)LPC_SSP0)) \</span>
<a name="l00314"></a>00314 <span class="preprocessor">|| (((uint32_t *)n)==((uint32_t *)LPC_SSP1)))</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>
<a name="l00317"></a><a class="code" href="group___s_s_p___private___macros.html#g7930ba703ed262731feec2cc68a2b595">00317</a> <span class="preprocessor">#define PARAM_SSP_CPHA(n)               ((n==SSP_CPHA_FIRST) || (n==SSP_CPHA_SECOND))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00320"></a><a class="code" href="group___s_s_p___private___macros.html#ge8e93c95432b38bef8df82680eb91f11">00320</a> <span class="preprocessor">#define PARAM_SSP_CPOL(n)               ((n==SSP_CPOL_HI) || (n==SSP_CPOL_LO))</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>
<a name="l00322"></a>00322 <span class="comment">/* Macro check master/slave mode */</span>
<a name="l00323"></a><a class="code" href="group___s_s_p___private___macros.html#ga48648b1c2e39b0b23336a278af973cf">00323</a> <span class="preprocessor">#define PARAM_SSP_MODE(n)               ((n==SSP_SLAVE_MODE) || (n==SSP_MASTER_MODE))</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>
<a name="l00325"></a>00325 <span class="comment">/* Macro check databit value */</span>
<a name="l00326"></a><a class="code" href="group___s_s_p___private___macros.html#gc5e8b4305019ad0e61feb91045a98022">00326</a> <span class="preprocessor">#define PARAM_SSP_DATABIT(n)    ((n==SSP_DATABIT_4) || (n==SSP_DATABIT_5) \</span>
<a name="l00327"></a>00327 <span class="preprocessor">|| (n==SSP_DATABIT_6) || (n==SSP_DATABIT_16) \</span>
<a name="l00328"></a>00328 <span class="preprocessor">|| (n==SSP_DATABIT_7) || (n==SSP_DATABIT_8) \</span>
<a name="l00329"></a>00329 <span class="preprocessor">|| (n==SSP_DATABIT_9) || (n==SSP_DATABIT_10) \</span>
<a name="l00330"></a>00330 <span class="preprocessor">|| (n==SSP_DATABIT_11) || (n==SSP_DATABIT_12) \</span>
<a name="l00331"></a>00331 <span class="preprocessor">|| (n==SSP_DATABIT_13) || (n==SSP_DATABIT_14) \</span>
<a name="l00332"></a>00332 <span class="preprocessor">|| (n==SSP_DATABIT_15))</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="comment">/* Macro check frame type */</span>
<a name="l00335"></a><a class="code" href="group___s_s_p___private___macros.html#g8699cff5eabd7c0ee2adeb9a664a87df">00335</a> <span class="preprocessor">#define PARAM_SSP_FRAME(n) ((n==SSP_FRAME_SPI) || (n==SSP_FRAME_TI)\</span>
<a name="l00336"></a>00336 <span class="preprocessor">|| (n==SSP_FRAME_MICROWIRE))</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00338"></a>00338 <span class="comment">/* Macro check SSP status */</span>
<a name="l00339"></a><a class="code" href="group___s_s_p___private___macros.html#g4fd35df4ab7870902e22527cd3154a65">00339</a> <span class="preprocessor">#define PARAM_SSP_STAT(n) ((n==SSP_STAT_TXFIFO_EMPTY) || (n==SSP_STAT_TXFIFO_NOTFULL) \</span>
<a name="l00340"></a>00340 <span class="preprocessor">|| (n==SSP_STAT_RXFIFO_NOTEMPTY) || (n==SSP_STAT_RXFIFO_FULL) \</span>
<a name="l00341"></a>00341 <span class="preprocessor">|| (n==SSP_STAT_BUSY))</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>
<a name="l00343"></a>00343 <span class="comment">/* Macro check interrupt configuration */</span>
<a name="l00344"></a><a class="code" href="group___s_s_p___private___macros.html#g9bb68b8215a45161f425780001e07e7a">00344</a> <span class="preprocessor">#define PARAM_SSP_INTCFG(n)     ((n==SSP_INTCFG_ROR) || (n==SSP_INTCFG_RT) \</span>
<a name="l00345"></a>00345 <span class="preprocessor">|| (n==SSP_INTCFG_RX) || (n==SSP_INTCFG_TX))</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span>
<a name="l00347"></a>00347 <span class="comment">/* Macro check interrupt status value */</span>
<a name="l00348"></a><a class="code" href="group___s_s_p___private___macros.html#gd0db59c15bcaf47f49b54f52098365c8">00348</a> <span class="preprocessor">#define PARAM_SSP_INTSTAT(n) ((n==SSP_INTSTAT_ROR) || (n==SSP_INTSTAT_RT) \</span>
<a name="l00349"></a>00349 <span class="preprocessor">|| (n==SSP_INTSTAT_RX) || (n==SSP_INTSTAT_TX))</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00351"></a>00351 <span class="comment">/* Macro check interrupt status raw value */</span>
<a name="l00352"></a><a class="code" href="group___s_s_p___private___macros.html#gefeae7a57d23eb3f1fa9f36804fbcb06">00352</a> <span class="preprocessor">#define PARAM_SSP_INTSTAT_RAW(n)        ((n==SSP_INTSTAT_RAW_ROR) || (n==SSP_INTSTAT_RAW_RT) \</span>
<a name="l00353"></a>00353 <span class="preprocessor">|| (n==SSP_INTSTAT_RAW_RX) || (n==SSP_INTSTAT_RAW_TX))</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>
<a name="l00355"></a>00355 <span class="comment">/* Macro check interrupt clear mode */</span>
<a name="l00356"></a><a class="code" href="group___s_s_p___private___macros.html#g2f7034b2420cb7163a93f6a101a5e660">00356</a> <span class="preprocessor">#define PARAM_SSP_INTCLR(n)     ((n==SSP_INTCLR_ROR) || (n==SSP_INTCLR_RT))</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>
<a name="l00358"></a>00358 <span class="comment">/* Macro check DMA mode */</span>
<a name="l00359"></a><a class="code" href="group___s_s_p___private___macros.html#g871436ce24c4d561060ecc7a56a508a5">00359</a> <span class="preprocessor">#define PARAM_SSP_DMA(n)        ((n==SSP_DMA_TX) || (n==SSP_DMA_RX))</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>
<a name="l00365"></a>00365 <span class="comment">/* Public Types --------------------------------------------------------------- */</span>
<a name="l00371"></a><a class="code" href="struct_s_s_p___c_f_g___type.html">00371</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00372"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#e6be88a1e133b08293e77dcdf397709c">00372</a>         uint32_t Databit;               
<a name="l00374"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#af6c43320ad2ac7b0bc0dac11374232e">00374</a>         uint32_t CPHA;                  
<a name="l00377"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#816478ce3c6267bc9f66be53517dec36">00377</a>         uint32_t CPOL;                  
<a name="l00380"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#0ffc93ec511ed9cf1663f6939bd3e839">00380</a>         uint32_t Mode;                  
<a name="l00383"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#099f32a38e2d169d866e738d746627a0">00383</a>         uint32_t FrameFormat;   
<a name="l00387"></a><a class="code" href="struct_s_s_p___c_f_g___type.html#af211678a520cef3af44d35737f7466e">00387</a>         uint32_t ClockRate;             
<a name="l00388"></a>00388 } <a class="code" href="struct_s_s_p___c_f_g___type.html" title="SSP configuration structure.">SSP_CFG_Type</a>;
<a name="l00389"></a>00389 
<a name="l00393"></a><a class="code" href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f">00393</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {
<a name="l00394"></a><a class="code" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fcbf9f348aff60d888fc8d156c57dd17e">00394</a>         <a class="code" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fcbf9f348aff60d888fc8d156c57dd17e">SSP_TRANSFER_POLLING</a> = 0,       
<a name="l00395"></a><a class="code" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fd400016c53e56670b957e0b09638c7a2">00395</a>         <a class="code" href="group___s_s_p___public___types.html#gg34f9cea91f43d14807778072c5f3c20fd400016c53e56670b957e0b09638c7a2">SSP_TRANSFER_INTERRUPT</a>          
<a name="l00396"></a>00396 } <a class="code" href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f" title="SSP Transfer Type definitions.">SSP_TRANSFER_Type</a>;
<a name="l00397"></a>00397 
<a name="l00401"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html">00401</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00402"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#c5b2b9db8286b9c85c956556cfa42b92">00402</a>         <span class="keywordtype">void</span> *tx_data;                          
<a name="l00403"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#0441520d3f5ed5b07bfb4889dd495b86">00403</a>         uint32_t tx_cnt;                        
<a name="l00404"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#145057319bd95286db0e0ad0e635f93f">00404</a>         <span class="keywordtype">void</span> *rx_data;                          
<a name="l00405"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#3b1e23a496d25dd87f7b1f223fe0d60c">00405</a>         uint32_t rx_cnt;                        
<a name="l00406"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#ebb70c2aab3407a9f05334c47131a43b">00406</a>         uint32_t length;                        
<a name="l00407"></a><a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html#de20423e91627f07e610924cb0081623">00407</a>         uint32_t status;                        
<a name="l00408"></a>00408 } <a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html" title="SPI Data configuration structure definitions.">SSP_DATA_SETUP_Type</a>;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 
<a name="l00416"></a>00416 <span class="comment">/* Public Functions ----------------------------------------------------------- */</span>
<a name="l00421"></a>00421 <span class="comment">/* SSP Init/DeInit functions --------------------------------------------------*/</span>
<a name="l00422"></a>00422 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g27795785a9e9370ea2c17d65d3e2fcd6" title="Initializes the SSPx peripheral according to the specified parameters in the SSP_ConfigStruct...">SSP_Init</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, <a class="code" href="struct_s_s_p___c_f_g___type.html" title="SSP configuration structure.">SSP_CFG_Type</a> *<a class="code" href="group___s_s_p__dma.html#ga65f8f8d78a0db4212e11c8fa3c238ac">SSP_ConfigStruct</a>);
<a name="l00423"></a>00423 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g7075ef3eb4f2714ade40f59eec228fb2" title="De-initializes the SSPx peripheral registers to their default reset values.">SSP_DeInit</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx);
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 <span class="comment">/* SSP configure functions ----------------------------------------------------*/</span>
<a name="l00426"></a>00426 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g99c27d390c1b6e12864b1fd459ff7f69" title="Fills each SSP_InitStruct member with its default value:CPHA = SSP_CPHA_FIRSTCPOL...">SSP_ConfigStructInit</a>(<a class="code" href="struct_s_s_p___c_f_g___type.html" title="SSP configuration structure.">SSP_CFG_Type</a> *SSP_InitStruct);
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="comment">/* SSP enable/disable functions -----------------------------------------------*/</span>
<a name="l00429"></a>00429 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g64abe237d8715fa5641936db6ebc1165" title="Enable or disable SSP peripheral&amp;#39;s operation.">SSP_Cmd</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState);
<a name="l00430"></a>00430 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g9f13c0eaf5f3f561d094f76aafdd3eed" title="Enable or disable Loop Back mode function in SSP peripheral.">SSP_LoopBackCmd</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState);
<a name="l00431"></a>00431 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#ge371c17d5ddbd71d199224463445f767" title="Enable or disable Slave Output function in SSP peripheral.">SSP_SlaveOutputCmd</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState);
<a name="l00432"></a>00432 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#gc69f6e59bf67fdef7a38bdbaa8d3e8ae" title="Enable/Disable DMA function for SSP peripheral.">SSP_DMACmd</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, uint32_t DMAMode, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState);
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="comment">/* SSP get information functions ----------------------------------------------*/</span>
<a name="l00435"></a>00435 <a class="code" href="group___l_p_c___types___public___types.html#g89136caac2e14c55151f527ac02daaff" title="Flag Status and Interrupt Flag Status type definition.">FlagStatus</a> <a class="code" href="group___s_s_p___public___functions.html#gc2aa0464f444c6e57bf09104aa05a135" title="Checks whether the specified SSP status flag is set or not.">SSP_GetStatus</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx, uint32_t FlagType);
<a name="l00436"></a>00436 uint8_t <a class="code" href="group___s_s_p___public___functions.html#g4fc40b79a0bd2b6057803fe6ccd97ebb" title="Get data size bit selected.">SSP_GetDataSize</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx);
<a name="l00437"></a>00437 <a class="code" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a> <a class="code" href="group___s_s_p___public___functions.html#gde02a6e43332586e8120f782b588dfdc" title="Check whether the specified Raw interrupt status flag is set or not.">SSP_GetRawIntStatus</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, uint32_t RawIntType);
<a name="l00438"></a>00438 uint32_t <a class="code" href="group___s_s_p___public___functions.html#g49e82b4a7010ad2de022399475e1f60b" title="Get Raw Interrupt Status register.">SSP_GetRawIntStatusReg</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx);
<a name="l00439"></a>00439 <a class="code" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a> <a class="code" href="group___s_s_p___public___functions.html#ge3f869e56a14351d6c4e2485131273e8" title="Check whether the specified interrupt status flag is set or not.">SSP_GetIntStatus</a> (<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType);
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="comment">/* SSP transfer data functions ------------------------------------------------*/</span>
<a name="l00442"></a>00442 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g6a77261500e4fa65b0ecdfb70ccd8c00" title="Transmit a single data through SSPx peripheral.">SSP_SendData</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx, uint16_t Data);
<a name="l00443"></a>00443 uint16_t <a class="code" href="group___s_s_p___public___functions.html#g14e9bdfc76b1398e4fdb09775fd6c240" title="Receive a single data from SSPx peripheral.">SSP_ReceiveData</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>* SSPx);
<a name="l00444"></a>00444 int32_t <a class="code" href="group___s_s_p___public___functions.html#gd7af61596a83ee98af9935421480612e" title="SSP Read write data function.">SSP_ReadWrite</a> (<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, <a class="code" href="struct_s_s_p___d_a_t_a___s_e_t_u_p___type.html" title="SPI Data configuration structure definitions.">SSP_DATA_SETUP_Type</a> *dataCfg, \
<a name="l00445"></a>00445                                                 <a class="code" href="group___s_s_p___public___types.html#g34f9cea91f43d14807778072c5f3c20f" title="SSP Transfer Type definitions.">SSP_TRANSFER_Type</a> xfType);
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 <span class="comment">/* SSP IRQ function ------------------------------------------------------------*/</span>
<a name="l00448"></a>00448 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g565b514ade8cdf734f008041df72a946" title="Enable or disable specified interrupt type in SSP peripheral.">SSP_IntConfig</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState);
<a name="l00449"></a>00449 <span class="keywordtype">void</span> <a class="code" href="group___s_s_p___public___functions.html#g746ab6c5b143261a45082008b83e6dc8" title="Clear specified interrupt pending in SSP peripheral.">SSP_ClearIntPending</a>(<a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a> *SSPx, uint32_t IntType);
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 
<a name="l00456"></a>00456 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>}
<a name="l00458"></a>00458 <span class="preprocessor">#endif</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>
<a name="l00460"></a>00460 <span class="preprocessor">#endif </span><span class="comment">/* LPC17XX_SSP_H_ */</span>
<a name="l00461"></a>00461 
<a name="l00466"></a>00466 <span class="comment">/* --------------------------------- End Of File ------------------------------ */</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:58:55 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
