<stg><name>createRandomTape</name>


<trans_list>

<trans id="450" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="11" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="32" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="34" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="34" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="72" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="77" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="78" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="80" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="80" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="81" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="86" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i:0  %playerNumber_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %playerNumber)

]]></Node>
<StgValue><ssdm name="playerNumber_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i:1  %roundNumber_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %roundNumber)

]]></Node>
<StgValue><ssdm name="roundNumber_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i:2  %seed_offset1_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %seed_offset1)

]]></Node>
<StgValue><ssdm name="seed_offset1_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i:3  %seed_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %seed_offset)

]]></Node>
<StgValue><ssdm name="seed_offset_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i:4  %zext_ln234 = zext i2 %seed_offset1_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i:5  %zext_ln234_6 = zext i8 %seed_offset_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_6"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i.i:6  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %seed_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader.i.i.i.i:7  %zext_ln234_7 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i:8  %sub_ln234 = sub i11 %zext_ln234_7, %zext_ln234_6

]]></Node>
<StgValue><ssdm name="sub_ln234"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i.i:9  %add_ln234_10 = add i11 %sub_ln234, %zext_ln234

]]></Node>
<StgValue><ssdm name="add_ln234_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader2.preheader.i.i.i.i:10  %tmp_47_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln234_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:11  %stateAsWords_4 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_4"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:12  %stateAsWords_6 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:13  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:14  %stateAsWords_1 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:15  %stateAsWords_5 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:16  %stateAsWords_7 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_7"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:17  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i.i:18  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i = phi i8 [ 0, %.preheader2.preheader.i.i.i.i ], [ %loop_28, %1 ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139 = icmp eq i8 %loop_0_i, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_28 = add i8 %loop_0_i, 1

]]></Node>
<StgValue><ssdm name="loop_28"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %KeccakP1600_Initialize.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140 = zext i8 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:1  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit:2  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i:0  %phi_ln194 = phi i1 [ true, %KeccakP1600_Initialize.exit ], [ %icmp_ln244, %._crit_edge6.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln194"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i.i:1  %ctx_sponge_byteIOInd_16 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_16"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i:3  br i1 %phi_ln194, label %._crit_edge.i.i.i.i, label %HashInit.exit62

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:0  %add_ln226 = add i32 %ctx_sponge_byteIOInd_16, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:1  %icmp_ln226_1 = icmp ugt i32 %add_ln226, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:2  %partialBlock = sub i32 168, %ctx_sponge_byteIOInd_16

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:3  %select_ln226 = select i1 %icmp_ln226_1, i32 %partialBlock, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
HashInit.exit62:0  %offset_assign_6 = alloca i32

]]></Node>
<StgValue><ssdm name="offset_assign_6"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashInit.exit62:1  store i32 %ctx_sponge_byteIOInd_16, i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit62:2  br label %.preheader2.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i.i ], [ %loop, %KeccakP1600_AddByte.exit.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i_i"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233 = icmp eq i32 %loop_1_i_i_i_i, %select_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop = add nsw i32 %loop_1_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %3, label %KeccakP1600_AddByte.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:0  %add_ln234_11 = add i32 %ctx_sponge_byteIOInd_16, %loop_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_11"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:1  %zext_ln149 = zext i32 %add_ln234_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:2  %ctx_sponge_state_add_9 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_9, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_17 = add i32 %ctx_sponge_byteIOInd_16, %select_ln226

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_17"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239 = icmp eq i32 %ctx_sponge_byteIOInd_17, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239, label %4, label %.._crit_edge6.i.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_17, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_9, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:4  %xor_ln149 = xor i8 %ctx_sponge_state_loa, 2

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:5  store i8 %xor_ln149, i8* %ctx_sponge_state_add_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="168" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="169" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="170" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="171" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i:0  %icmp_ln244 = icmp eq i32 %select_ln226, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i:1  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i37:0  %i_0_i_i_i35 = phi i33 [ 0, %HashInit.exit62 ], [ %i, %._crit_edge6.i.i.i56 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i35"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i37:1  %p_01_rec_i_i_i36 = phi i64 [ 0, %HashInit.exit62 ], [ %p_2_rec_i_i_i59, %._crit_edge6.i.i.i56 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i36"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i37:2  %tmp_52 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i35, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i37:3  %icmp_ln194 = icmp eq i29 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i37:4  br i1 %icmp_ln194, label %._crit_edge.i.i.i49, label %HashUpdate.exit60

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i49:1  %trunc_ln225 = trunc i33 %i_0_i_i_i35 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i49:2  %partialBlock_7 = sub i5 -16, %trunc_ln225

]]></Node>
<StgValue><ssdm name="partialBlock_7"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:0  %offset_assign_6_load_2 = load i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="offset_assign_6_load_2"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit60:1  %zext_ln149_1 = zext i32 %offset_assign_6_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit60:2  %ctx_sponge_state_add_11 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_11"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit60:3  %ctx_sponge_state_loa_9 = load i8* %ctx_sponge_state_add_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i49:0  %offset_assign_6_load_1 = load i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="offset_assign_6_load_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i49:3  %zext_ln225 = zext i5 %partialBlock_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:4  %add_ln226_1 = add i32 %offset_assign_6_load_1, %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:5  %icmp_ln226_2 = icmp ugt i32 %add_ln226_1, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:6  %partialBlock_8 = sub i32 168, %offset_assign_6_load_1

]]></Node>
<StgValue><ssdm name="partialBlock_8"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i49:7  %select_ln226_4 = select i1 %icmp_ln226_2, i32 %partialBlock_8, i32 %zext_ln225

]]></Node>
<StgValue><ssdm name="select_ln226_4"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i49:8  %zext_ln231 = zext i32 %select_ln226_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i49:9  %zext_ln231_4 = zext i32 %select_ln226_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i49:10  %i = add i33 %zext_ln231_4, %i_0_i_i_i35

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i49:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i52 = phi i32 [ 0, %._crit_edge.i.i.i49 ], [ %loop_29, %KeccakP1600_AddByte.exit.i.i.i55 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i52"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_1 = icmp eq i32 %loop_1_i_i_i52, %select_ln226_4

]]></Node>
<StgValue><ssdm name="icmp_ln233_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_29 = add nsw i32 %loop_1_i_i_i52, 1

]]></Node>
<StgValue><ssdm name="loop_29"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_1, label %6, label %KeccakP1600_AddByte.exit.i.i.i55

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:0  %offset_assign_6_load_3 = load i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="offset_assign_6_load_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:1  %trunc_ln234 = trunc i32 %loop_1_i_i_i52 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:2  %trunc_ln194 = trunc i64 %p_01_rec_i_i_i36 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:3  %add_ln234_2 = add i6 %trunc_ln234, %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln234_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:4  %zext_ln234_8 = zext i6 %add_ln234_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln234_8"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:5  %add_ln234_12 = add i15 %tmp_47_cast, %zext_ln234_8

]]></Node>
<StgValue><ssdm name="add_ln234_12"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:6  %zext_ln234_9 = zext i15 %add_ln234_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_9"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:7  %seed_addr = getelementptr [10512 x i8]* %seed, i64 0, i64 %zext_ln234_9

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:9  %add_ln234_13 = add i32 %loop_1_i_i_i52, %offset_assign_6_load_3

]]></Node>
<StgValue><ssdm name="add_ln234_13"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:10  %zext_ln149_2 = zext i32 %add_ln234_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:11  %ctx_sponge_state_add_10 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_2

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_10"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:12  %ctx_sponge_state_loa_8 = load i8* %ctx_sponge_state_add_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_8"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_6_load = load i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="offset_assign_6_load"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_18 = add i32 %offset_assign_6_load, %select_ln226_4

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_18"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_1 = icmp eq i32 %ctx_sponge_byteIOInd_18, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_1"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_1, label %7, label %.._crit_edge6.i.i.i56_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i56_crit_edge:0  store i32 %ctx_sponge_byteIOInd_18, i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i56_crit_edge:1  br label %._crit_edge6.i.i.i56

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_1, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %offset_assign_6

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="221" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:12  %ctx_sponge_state_loa_8 = load i8* %ctx_sponge_state_add_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_8"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:13  %xor_ln149_2 = xor i8 %ctx_sponge_state_loa_8, %seed_load

]]></Node>
<StgValue><ssdm name="xor_ln149_2"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:14  store i8 %xor_ln149_2, i8* %ctx_sponge_state_add_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:15  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="226" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_1, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="227" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="228" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="229" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i56

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i56:0  %p_2_rec_i_i_i59 = add i64 %zext_ln231, %p_01_rec_i_i_i36

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i59"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i56:1  br label %.preheader2.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="234" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit60:3  %ctx_sponge_state_loa_9 = load i8* %ctx_sponge_state_add_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_9"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit60:4  %xor_ln149_1 = xor i8 %ctx_sponge_state_loa_9, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_1"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit60:5  store i8 %xor_ln149_1, i8* %ctx_sponge_state_add_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit60:6  %ctx_sponge_state_add_12 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_12"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:7  %ctx_sponge_state_loa_10 = load i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="239" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:7  %ctx_sponge_state_loa_10 = load i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_10"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit60:8  %xor_ln149_4 = xor i8 %ctx_sponge_state_loa_10, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_4"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit60:9  store i8 %xor_ln149_4, i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="242" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit60:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_4, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit60:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_4, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit60:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit60:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="246" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit60:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="247" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit60:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit60:13  call fastcc void @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state, [36 x i8]* %tape_0, [36 x i8]* %tape_1, [36 x i8]* %tape_2, [36 x i8]* %tape_3, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="249" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit60:13  call fastcc void @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state, [36 x i8]* %tape_0, [36 x i8]* %tape_1, [36 x i8]* %tape_2, [36 x i8]* %tape_3, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit60:14  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="251" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i3 = phi i8 [ 0, %HashUpdate.exit60 ], [ %loop_30, %9 ]

]]></Node>
<StgValue><ssdm name="loop_0_i3"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139_2 = icmp eq i8 %loop_0_i3, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139_2"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_30 = add i8 %loop_0_i3, 1

]]></Node>
<StgValue><ssdm name="loop_30"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139_2, label %KeccakP1600_Initialize.exit8, label %9

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140_2 = zext i8 %loop_0_i3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add_13 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140_2

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_13"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="261" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit8:0  %ctx_sponge_byteIOInd_19 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_19"/></StgValue>
</operation>

<operation id="262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit8:1  store i32 0, i32* %ctx_sponge_byteIOInd_19

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="263" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit8:2  br label %.preheader2.i.i.i7

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i7:0  %i_0_i_i_i5 = phi i32 [ 0, %KeccakP1600_Initialize.exit8 ], [ %add_ln231, %._crit_edge6.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i5"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i7:1  %p_01_rec_i_i_i6 = phi i32 [ 0, %KeccakP1600_Initialize.exit8 ], [ %p_2_rec_i_i_i29, %._crit_edge6.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i6"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i7:2  %ctx_sponge_byteIOInd_20 = load i32* %ctx_sponge_byteIOInd_19

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_20"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i7:3  %tmp_53 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_0_i_i_i5, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader2.i.i.i7:4  %icmp_ln194_3 = icmp eq i27 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_3"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i7:5  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i7:6  br i1 %icmp_ln194_3, label %._crit_edge.i.i.i19, label %HashUpdate.exit30

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i19:0  %trunc_ln225_3 = trunc i32 %i_0_i_i_i5 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_3"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i19:1  %partialBlock_9 = sub i6 -32, %trunc_ln225_3

]]></Node>
<StgValue><ssdm name="partialBlock_9"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate.exit30:0  %ctx_sponge_byteIOInd_22 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_22"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate.exit30:1  store i32 %ctx_sponge_byteIOInd_20, i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit30:2  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="276" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i19:2  %zext_ln225_3 = zext i6 %partialBlock_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_3"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:3  %add_ln226_2 = add i32 %ctx_sponge_byteIOInd_20, %zext_ln225_3

]]></Node>
<StgValue><ssdm name="add_ln226_2"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:4  %icmp_ln226_3 = icmp ugt i32 %add_ln226_2, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_3"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:5  %partialBlock_10 = sub i32 168, %ctx_sponge_byteIOInd_20

]]></Node>
<StgValue><ssdm name="partialBlock_10"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i19:6  %select_ln226_5 = select i1 %icmp_ln226_3, i32 %partialBlock_10, i32 %zext_ln225_3

]]></Node>
<StgValue><ssdm name="select_ln226_5"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:7  %add_ln231 = add i32 %select_ln226_5, %i_0_i_i_i5

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i19:8  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i22 = phi i32 [ 0, %._crit_edge.i.i.i19 ], [ %loop_31, %KeccakP1600_AddByte.exit.i.i.i25 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i22"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_2 = icmp eq i32 %loop_1_i_i_i22, %select_ln226_5

]]></Node>
<StgValue><ssdm name="icmp_ln233_2"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_31 = add nsw i32 %loop_1_i_i_i22, 1

]]></Node>
<StgValue><ssdm name="loop_31"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_2, label %11, label %KeccakP1600_AddByte.exit.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="34" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:0  %sext_ln234 = sext i32 %loop_1_i_i_i22 to i34

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="34" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:1  %zext_ln194 = zext i32 %p_01_rec_i_i_i6 to i34

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:2  %add_ln234 = add i34 %zext_ln194, %sext_ln234

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="38" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:18  %add_ln234_14 = add i32 %ctx_sponge_byteIOInd_20, %loop_1_i_i_i22

]]></Node>
<StgValue><ssdm name="add_ln234_14"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:19  %zext_ln149_5 = zext i32 %add_ln234_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:20  %ctx_sponge_state_add_14 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_5

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_14"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_21 = add i32 %ctx_sponge_byteIOInd_20, %select_ln226_5

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_21"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_2 = icmp eq i32 %ctx_sponge_byteIOInd_21, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_2"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_2, label %12, label %.._crit_edge6.i.i.i26_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i26_crit_edge:0  store i32 %ctx_sponge_byteIOInd_21, i32* %ctx_sponge_byteIOInd_19

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i26_crit_edge:1  br label %._crit_edge6.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_5, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_19

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="69" op_0_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:3  %zext_ln234_10 = zext i34 %add_ln234 to i69

]]></Node>
<StgValue><ssdm name="zext_ln234_10"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:4  %mul_ln234 = mul i69 %zext_ln234_10, 30541989661

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="29" op_0_bw="29" op_1_bw="69" op_2_bw="32" op_3_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:5  %tmp_55 = call i29 @_ssdm_op_PartSelect.i29.i69.i32.i32(i69 %mul_ln234, i32 40, i32 68)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="37" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="305" st_id="36" stage="36" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="306" st_id="37" stage="35" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="307" st_id="38" stage="34" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="308" st_id="39" stage="33" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="309" st_id="40" stage="32" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="310" st_id="41" stage="31" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="311" st_id="42" stage="30" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="312" st_id="43" stage="29" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="313" st_id="44" stage="28" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="314" st_id="45" stage="27" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="315" st_id="46" stage="26" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="316" st_id="47" stage="25" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="317" st_id="48" stage="24" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="318" st_id="49" stage="23" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="319" st_id="50" stage="22" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="320" st_id="51" stage="21" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="321" st_id="52" stage="20" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="322" st_id="53" stage="19" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="323" st_id="54" stage="18" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="324" st_id="55" stage="17" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="325" st_id="56" stage="16" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="326" st_id="57" stage="15" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="327" st_id="58" stage="14" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="328" st_id="59" stage="13" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="329" st_id="60" stage="12" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="330" st_id="61" stage="11" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="331" st_id="62" stage="10" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="332" st_id="63" stage="9" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="333" st_id="64" stage="8" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="334" st_id="65" stage="7" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="335" st_id="66" stage="6" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="336" st_id="67" stage="5" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="337" st_id="68" stage="4" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="338" st_id="69" stage="3" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="339" st_id="70" stage="2" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="340" st_id="71" stage="1" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %urem_ln234 = urem i34 %add_ln234, 36

]]></Node>
<StgValue><ssdm name="urem_ln234"/></StgValue>
</operation>

<operation id="341" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="34">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:8  %zext_ln234_4 = zext i34 %urem_ln234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_4"/></StgValue>
</operation>

<operation id="342" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:9  %tape_0_addr = getelementptr [36 x i8]* %tape_0, i64 0, i64 %zext_ln234_4

]]></Node>
<StgValue><ssdm name="tape_0_addr"/></StgValue>
</operation>

<operation id="343" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:10  %tape_0_load = load i8* %tape_0_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_0_load"/></StgValue>
</operation>

<operation id="344" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:11  %tape_1_addr = getelementptr [36 x i8]* %tape_1, i64 0, i64 %zext_ln234_4

]]></Node>
<StgValue><ssdm name="tape_1_addr"/></StgValue>
</operation>

<operation id="345" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:12  %tape_1_load = load i8* %tape_1_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_1_load"/></StgValue>
</operation>

<operation id="346" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:13  %tape_2_addr = getelementptr [36 x i8]* %tape_2, i64 0, i64 %zext_ln234_4

]]></Node>
<StgValue><ssdm name="tape_2_addr"/></StgValue>
</operation>

<operation id="347" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:14  %tape_2_load = load i8* %tape_2_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_2_load"/></StgValue>
</operation>

<operation id="348" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:15  %tape_3_addr = getelementptr [36 x i8]* %tape_3, i64 0, i64 %zext_ln234_4

]]></Node>
<StgValue><ssdm name="tape_3_addr"/></StgValue>
</operation>

<operation id="349" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:16  %tape_3_load = load i8* %tape_3_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_3_load"/></StgValue>
</operation>

<operation id="350" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:21  %ctx_sponge_state_loa_11 = load i8* %ctx_sponge_state_add_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="351" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="29">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:6  %zext_ln234_3 = zext i29 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_3"/></StgValue>
</operation>

<operation id="352" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:10  %tape_0_load = load i8* %tape_0_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_0_load"/></StgValue>
</operation>

<operation id="353" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:12  %tape_1_load = load i8* %tape_1_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_1_load"/></StgValue>
</operation>

<operation id="354" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:14  %tape_2_load = load i8* %tape_2_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_2_load"/></StgValue>
</operation>

<operation id="355" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:16  %tape_3_load = load i8* %tape_3_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_3_load"/></StgValue>
</operation>

<operation id="356" st_id="72" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:17  %byte_assign_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %tape_0_load, i8 %tape_1_load, i8 %tape_2_load, i8 %tape_3_load, i64 %zext_ln234_3)

]]></Node>
<StgValue><ssdm name="byte_assign_3"/></StgValue>
</operation>

<operation id="357" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:21  %ctx_sponge_state_loa_11 = load i8* %ctx_sponge_state_add_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_11"/></StgValue>
</operation>

<operation id="358" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:22  %xor_ln149_5 = xor i8 %ctx_sponge_state_loa_11, %byte_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln149_5"/></StgValue>
</operation>

<operation id="359" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:23  store i8 %xor_ln149_5, i8* %ctx_sponge_state_add_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="360" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:24  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="361" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_5, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="362" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="363" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="364" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="365" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="366" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="367" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i26:0  %p_2_rec_i_i_i29 = add i32 %select_ln226_5, %p_01_rec_i_i_i6

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i29"/></StgValue>
</operation>

<operation id="368" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i26:1  br label %.preheader2.i.i.i7

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="369" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:0  %i_0_i_i_i = phi i33 [ 0, %HashUpdate.exit30 ], [ %i_14, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="370" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:1  %p_01_rec_i_i_i = phi i64 [ 0, %HashUpdate.exit30 ], [ %p_2_rec_i_i_i, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i"/></StgValue>
</operation>

<operation id="371" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i:2  %tmp_54 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="372" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i:3  %icmp_ln194_4 = icmp eq i28 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_4"/></StgValue>
</operation>

<operation id="373" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i:4  br i1 %icmp_ln194_4, label %._crit_edge.i.i.i, label %HashUpdate.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="374" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i:1  %trunc_ln225_4 = trunc i33 %i_0_i_i_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_4"/></StgValue>
</operation>

<operation id="375" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i:2  %partialBlock_11 = sub i6 -32, %trunc_ln225_4

]]></Node>
<StgValue><ssdm name="partialBlock_11"/></StgValue>
</operation>

<operation id="376" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit:0  %ctx_sponge_byteIOInd_27 = load i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_27"/></StgValue>
</operation>

<operation id="377" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8">
<![CDATA[
HashUpdate.exit:1  %zext_ln241 = zext i8 %roundNumber_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="378" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_byteIOInd_28 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_27, i9 %zext_ln241)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_28"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="379" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i:0  %ctx_sponge_byteIOInd_23 = load i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_23"/></StgValue>
</operation>

<operation id="380" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i:3  %zext_ln225_4 = zext i6 %partialBlock_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_4"/></StgValue>
</operation>

<operation id="381" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %add_ln226_3 = add i32 %ctx_sponge_byteIOInd_23, %zext_ln225_4

]]></Node>
<StgValue><ssdm name="add_ln226_3"/></StgValue>
</operation>

<operation id="382" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %icmp_ln226 = icmp ugt i32 %add_ln226_3, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="383" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %partialBlock_12 = sub i32 168, %ctx_sponge_byteIOInd_23

]]></Node>
<StgValue><ssdm name="partialBlock_12"/></StgValue>
</operation>

<operation id="384" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %select_ln226_6 = select i1 %icmp_ln226, i32 %partialBlock_12, i32 %zext_ln225_4

]]></Node>
<StgValue><ssdm name="select_ln226_6"/></StgValue>
</operation>

<operation id="385" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %zext_ln231_2 = zext i32 %select_ln226_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="386" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:9  %zext_ln231_5 = zext i32 %select_ln226_6 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_5"/></StgValue>
</operation>

<operation id="387" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i:10  %i_14 = add i33 %zext_ln231_5, %i_0_i_i_i

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="388" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:11  br label %13

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="389" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i ], [ %loop_32, %KeccakP1600_AddByte.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i"/></StgValue>
</operation>

<operation id="390" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_3 = icmp eq i32 %loop_1_i_i_i, %select_ln226_6

]]></Node>
<StgValue><ssdm name="icmp_ln233_3"/></StgValue>
</operation>

<operation id="391" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_32 = add nsw i32 %loop_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_32"/></StgValue>
</operation>

<operation id="392" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_3, label %14, label %KeccakP1600_AddByte.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="393" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:0  %ctx_sponge_byteIOInd_24 = load i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_24"/></StgValue>
</operation>

<operation id="394" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:1  %trunc_ln234_3 = trunc i32 %loop_1_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234_3"/></StgValue>
</operation>

<operation id="395" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:2  %trunc_ln194_3 = trunc i64 %p_01_rec_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194_3"/></StgValue>
</operation>

<operation id="396" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:3  %add_ln234_6 = add i7 %trunc_ln194_3, %trunc_ln234_3

]]></Node>
<StgValue><ssdm name="add_ln234_6"/></StgValue>
</operation>

<operation id="397" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %zext_ln234_5 = zext i7 %add_ln234_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_5"/></StgValue>
</operation>

<operation id="398" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %salt_0_addr = getelementptr [32 x i8]* %salt_0, i64 0, i64 %zext_ln234_5

]]></Node>
<StgValue><ssdm name="salt_0_addr"/></StgValue>
</operation>

<operation id="399" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="400" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %add_ln234_15 = add i32 %ctx_sponge_byteIOInd_24, %loop_1_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_15"/></StgValue>
</operation>

<operation id="401" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %zext_ln149_7 = zext i32 %add_ln234_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_7"/></StgValue>
</operation>

<operation id="402" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %ctx_sponge_state_add_15 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_15"/></StgValue>
</operation>

<operation id="403" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %ctx_sponge_state_loa_12 = load i8* %ctx_sponge_state_add_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_12"/></StgValue>
</operation>

<operation id="404" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_25 = load i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_25"/></StgValue>
</operation>

<operation id="405" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_26 = add i32 %ctx_sponge_byteIOInd_25, %select_ln226_6

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_26"/></StgValue>
</operation>

<operation id="406" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_3 = icmp eq i32 %ctx_sponge_byteIOInd_26, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_3"/></StgValue>
</operation>

<operation id="407" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_3, label %15, label %.._crit_edge6.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="408" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_26, i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="409" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="410" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_7, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="411" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_22

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="412" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="413" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %ctx_sponge_state_loa_12 = load i8* %ctx_sponge_state_add_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_12"/></StgValue>
</operation>

<operation id="414" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  %xor_ln149_8 = xor i8 %ctx_sponge_state_loa_12, %salt_0_load

]]></Node>
<StgValue><ssdm name="xor_ln149_8"/></StgValue>
</operation>

<operation id="415" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:12  store i8 %xor_ln149_8, i8* %ctx_sponge_state_add_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:13  br label %13

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="417" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_7, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="418" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_7)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="419" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_7)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="420" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_7)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="421" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_7)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="422" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="423" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i:0  %p_2_rec_i_i_i = add i64 %zext_ln231_2, %p_01_rec_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i"/></StgValue>
</operation>

<operation id="424" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i:1  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="425" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_byteIOInd_28 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_27, i9 %zext_ln241)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_28"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="426" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="2">
<![CDATA[
HashUpdate.exit:3  %zext_ln242 = zext i2 %playerNumber_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="427" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:4  %ctx_sponge_byteIOInd_29 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_28, i9 %zext_ln242)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_29"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="428" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:4  %ctx_sponge_byteIOInd_29 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_28, i9 %zext_ln242)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_29"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="429" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:5  %ctx_sponge_byteIOInd_30 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_29, i9 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_30"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="430" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:5  %ctx_sponge_byteIOInd_30 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_29, i9 91)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_30"/></StgValue>
</operation>

<operation id="431" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit:6  %zext_ln149_6 = zext i32 %ctx_sponge_byteIOInd_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_6"/></StgValue>
</operation>

<operation id="432" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit:7  %ctx_sponge_state_add_16 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_6

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="433" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate.exit:8  %ctx_sponge_state_loa_13 = load i8* %ctx_sponge_state_add_16, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_13"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="434" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate.exit:8  %ctx_sponge_state_loa_13 = load i8* %ctx_sponge_state_add_16, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_13"/></StgValue>
</operation>

<operation id="435" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:9  %xor_ln149_7 = xor i8 %ctx_sponge_state_loa_13, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_7"/></StgValue>
</operation>

<operation id="436" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:10  store i8 %xor_ln149_7, i8* %ctx_sponge_state_add_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="437" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:11  %ctx_sponge_state_loa_14 = load i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="438" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:11  %ctx_sponge_state_loa_14 = load i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_14"/></StgValue>
</operation>

<operation id="439" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:12  %xor_ln149_9 = xor i8 %ctx_sponge_state_loa_14, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_9"/></StgValue>
</operation>

<operation id="440" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:13  store i8 %xor_ln149_9, i8* %ctx_sponge_state_add_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="441" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:14  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_6, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="442" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:14  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_6, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="443" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:15  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_6)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="444" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:15  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_6)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="445" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:16  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_6)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="446" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:16  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_6)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="447" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
HashUpdate.exit:17  call fastcc void @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state, [36 x i8]* %tape_0, [36 x i8]* %tape_1, [36 x i8]* %tape_2, [36 x i8]* %tape_3, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="448" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
HashUpdate.exit:17  call fastcc void @KeccakWidth1600_Spon.5([200 x i8]* %ctx_sponge_state, [36 x i8]* %tape_0, [36 x i8]* %tape_1, [36 x i8]* %tape_2, [36 x i8]* %tape_3, i8 91)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="449" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0">
<![CDATA[
HashUpdate.exit:18  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
