{
	"id": 66097892,
	"body": "\u003ca id=\"c4\"\u003e\u003c/a\u003eComment 4:\n\n\u003cpre\u003eFrom which signal does (*os.File).write's EINTR come? It lacks a comment but retries on\nEINTR.\n\nI see SIGPIPE might be SA_RESTART. Not sure why, though.\n\nI'll try to reproduce this on a program repeatedly flushing its buffer+dentry cache and\ndoing I/O and doing Lstats with another child barraging it with signals. I kinda doubt\nthis is ARM-specific, but I bet ARM devices are just slower enough to make triggering it\neasier? No clue.\u003c/pre\u003e",
	"user": {
		"login": "bradfitz",
		"id": 2621,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2014-10-01T04:19:44Z",
	"updated_at": "2014-12-08T10:47:30Z"
}
