`timescale 1ns / 1ps
module andMod(	input a, b,
				output x);
assign x = a&b;
endmodule