
I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000408c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008408c  0008408c  0001408c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b18  20070000  00084094  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001a8  20070b18  00084bac  00020b18  2**2
                  ALLOC
  4 .stack        00002000  20070cc0  00084d54  00020b18  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b18  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b41  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017aa5  00000000  00000000  00020b9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003882  00000000  00000000  0003863f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004f56  00000000  00000000  0003bec1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b48  00000000  00000000  00040e17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a70  00000000  00000000  0004195f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a4e8  00000000  00000000  000423cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001165f  00000000  00000000  0005c8b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00064b17  00000000  00000000  0006df16  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000025ec  00000000  00000000  000d2a30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 2c 07 20 a1 0d 08 00 9d 0d 08 00 9d 0d 08 00     .,. ............
   80010:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 00 00 00 00     ................
	...
   8002c:	9d 0d 08 00 9d 0d 08 00 00 00 00 00 9d 0d 08 00     ................
   8003c:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   8004c:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   8005c:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 00 00 00 00     ................
   8006c:	11 0c 08 00 25 0c 08 00 39 0c 08 00 4d 0c 08 00     ....%...9...M...
	...
   80084:	dd 05 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   80094:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   800a4:	00 00 00 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   800b4:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   800c4:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   800d4:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................
   800e4:	9d 0d 08 00 9d 0d 08 00 9d 0d 08 00 9d 0d 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b18 	.word	0x20070b18
   80110:	00000000 	.word	0x00000000
   80114:	00084094 	.word	0x00084094

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084094 	.word	0x00084094
   80154:	20070b1c 	.word	0x20070b1c
   80158:	00084094 	.word	0x00084094
   8015c:	00000000 	.word	0x00000000

00080160 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80160:	b5f0      	push	{r4, r5, r6, r7, lr}
   80162:	b083      	sub	sp, #12
   80164:	4604      	mov	r4, r0
   80166:	460d      	mov	r5, r1
	uint32_t val = 0;
   80168:	2300      	movs	r3, #0
   8016a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8016c:	4b20      	ldr	r3, [pc, #128]	; (801f0 <usart_serial_getchar+0x90>)
   8016e:	4298      	cmp	r0, r3
   80170:	d00d      	beq.n	8018e <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80172:	4b20      	ldr	r3, [pc, #128]	; (801f4 <usart_serial_getchar+0x94>)
   80174:	4298      	cmp	r0, r3
   80176:	d012      	beq.n	8019e <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80178:	4b1f      	ldr	r3, [pc, #124]	; (801f8 <usart_serial_getchar+0x98>)
   8017a:	4298      	cmp	r0, r3
   8017c:	d019      	beq.n	801b2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8017e:	4b1f      	ldr	r3, [pc, #124]	; (801fc <usart_serial_getchar+0x9c>)
   80180:	429c      	cmp	r4, r3
   80182:	d020      	beq.n	801c6 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80184:	4b1e      	ldr	r3, [pc, #120]	; (80200 <usart_serial_getchar+0xa0>)
   80186:	429c      	cmp	r4, r3
   80188:	d027      	beq.n	801da <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   8018a:	b003      	add	sp, #12
   8018c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   8018e:	461f      	mov	r7, r3
   80190:	4e1c      	ldr	r6, [pc, #112]	; (80204 <usart_serial_getchar+0xa4>)
   80192:	4629      	mov	r1, r5
   80194:	4638      	mov	r0, r7
   80196:	47b0      	blx	r6
   80198:	2800      	cmp	r0, #0
   8019a:	d1fa      	bne.n	80192 <usart_serial_getchar+0x32>
   8019c:	e7ef      	b.n	8017e <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   8019e:	461f      	mov	r7, r3
   801a0:	4e19      	ldr	r6, [pc, #100]	; (80208 <usart_serial_getchar+0xa8>)
   801a2:	a901      	add	r1, sp, #4
   801a4:	4638      	mov	r0, r7
   801a6:	47b0      	blx	r6
   801a8:	2800      	cmp	r0, #0
   801aa:	d1fa      	bne.n	801a2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   801ac:	9b01      	ldr	r3, [sp, #4]
   801ae:	702b      	strb	r3, [r5, #0]
   801b0:	e7e8      	b.n	80184 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   801b2:	461e      	mov	r6, r3
   801b4:	4c14      	ldr	r4, [pc, #80]	; (80208 <usart_serial_getchar+0xa8>)
   801b6:	a901      	add	r1, sp, #4
   801b8:	4630      	mov	r0, r6
   801ba:	47a0      	blx	r4
   801bc:	2800      	cmp	r0, #0
   801be:	d1fa      	bne.n	801b6 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   801c0:	9b01      	ldr	r3, [sp, #4]
   801c2:	702b      	strb	r3, [r5, #0]
   801c4:	e7e1      	b.n	8018a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   801c6:	461e      	mov	r6, r3
   801c8:	4c0f      	ldr	r4, [pc, #60]	; (80208 <usart_serial_getchar+0xa8>)
   801ca:	a901      	add	r1, sp, #4
   801cc:	4630      	mov	r0, r6
   801ce:	47a0      	blx	r4
   801d0:	2800      	cmp	r0, #0
   801d2:	d1fa      	bne.n	801ca <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   801d4:	9b01      	ldr	r3, [sp, #4]
   801d6:	702b      	strb	r3, [r5, #0]
   801d8:	e7d7      	b.n	8018a <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   801da:	461e      	mov	r6, r3
   801dc:	4c0a      	ldr	r4, [pc, #40]	; (80208 <usart_serial_getchar+0xa8>)
   801de:	a901      	add	r1, sp, #4
   801e0:	4630      	mov	r0, r6
   801e2:	47a0      	blx	r4
   801e4:	2800      	cmp	r0, #0
   801e6:	d1fa      	bne.n	801de <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   801e8:	9b01      	ldr	r3, [sp, #4]
   801ea:	702b      	strb	r3, [r5, #0]
}
   801ec:	e7cd      	b.n	8018a <usart_serial_getchar+0x2a>
   801ee:	bf00      	nop
   801f0:	400e0800 	.word	0x400e0800
   801f4:	40098000 	.word	0x40098000
   801f8:	4009c000 	.word	0x4009c000
   801fc:	400a0000 	.word	0x400a0000
   80200:	400a4000 	.word	0x400a4000
   80204:	0008089f 	.word	0x0008089f
   80208:	000805c5 	.word	0x000805c5

0008020c <usart_serial_putchar>:
{
   8020c:	b570      	push	{r4, r5, r6, lr}
   8020e:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80210:	4b1e      	ldr	r3, [pc, #120]	; (8028c <usart_serial_putchar+0x80>)
   80212:	4298      	cmp	r0, r3
   80214:	d00d      	beq.n	80232 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80216:	4b1e      	ldr	r3, [pc, #120]	; (80290 <usart_serial_putchar+0x84>)
   80218:	4298      	cmp	r0, r3
   8021a:	d013      	beq.n	80244 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   8021c:	4b1d      	ldr	r3, [pc, #116]	; (80294 <usart_serial_putchar+0x88>)
   8021e:	4298      	cmp	r0, r3
   80220:	d019      	beq.n	80256 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80222:	4b1d      	ldr	r3, [pc, #116]	; (80298 <usart_serial_putchar+0x8c>)
   80224:	4298      	cmp	r0, r3
   80226:	d01f      	beq.n	80268 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80228:	4b1c      	ldr	r3, [pc, #112]	; (8029c <usart_serial_putchar+0x90>)
   8022a:	4298      	cmp	r0, r3
   8022c:	d025      	beq.n	8027a <usart_serial_putchar+0x6e>
	return 0;
   8022e:	2000      	movs	r0, #0
}
   80230:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80232:	461e      	mov	r6, r3
   80234:	4d1a      	ldr	r5, [pc, #104]	; (802a0 <usart_serial_putchar+0x94>)
   80236:	4621      	mov	r1, r4
   80238:	4630      	mov	r0, r6
   8023a:	47a8      	blx	r5
   8023c:	2800      	cmp	r0, #0
   8023e:	d1fa      	bne.n	80236 <usart_serial_putchar+0x2a>
		return 1;
   80240:	2001      	movs	r0, #1
   80242:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80244:	461e      	mov	r6, r3
   80246:	4d17      	ldr	r5, [pc, #92]	; (802a4 <usart_serial_putchar+0x98>)
   80248:	4621      	mov	r1, r4
   8024a:	4630      	mov	r0, r6
   8024c:	47a8      	blx	r5
   8024e:	2800      	cmp	r0, #0
   80250:	d1fa      	bne.n	80248 <usart_serial_putchar+0x3c>
		return 1;
   80252:	2001      	movs	r0, #1
   80254:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80256:	461e      	mov	r6, r3
   80258:	4d12      	ldr	r5, [pc, #72]	; (802a4 <usart_serial_putchar+0x98>)
   8025a:	4621      	mov	r1, r4
   8025c:	4630      	mov	r0, r6
   8025e:	47a8      	blx	r5
   80260:	2800      	cmp	r0, #0
   80262:	d1fa      	bne.n	8025a <usart_serial_putchar+0x4e>
		return 1;
   80264:	2001      	movs	r0, #1
   80266:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80268:	461e      	mov	r6, r3
   8026a:	4d0e      	ldr	r5, [pc, #56]	; (802a4 <usart_serial_putchar+0x98>)
   8026c:	4621      	mov	r1, r4
   8026e:	4630      	mov	r0, r6
   80270:	47a8      	blx	r5
   80272:	2800      	cmp	r0, #0
   80274:	d1fa      	bne.n	8026c <usart_serial_putchar+0x60>
		return 1;
   80276:	2001      	movs	r0, #1
   80278:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8027a:	461e      	mov	r6, r3
   8027c:	4d09      	ldr	r5, [pc, #36]	; (802a4 <usart_serial_putchar+0x98>)
   8027e:	4621      	mov	r1, r4
   80280:	4630      	mov	r0, r6
   80282:	47a8      	blx	r5
   80284:	2800      	cmp	r0, #0
   80286:	d1fa      	bne.n	8027e <usart_serial_putchar+0x72>
		return 1;
   80288:	2001      	movs	r0, #1
   8028a:	bd70      	pop	{r4, r5, r6, pc}
   8028c:	400e0800 	.word	0x400e0800
   80290:	40098000 	.word	0x40098000
   80294:	4009c000 	.word	0x4009c000
   80298:	400a0000 	.word	0x400a0000
   8029c:	400a4000 	.word	0x400a4000
   802a0:	0008088f 	.word	0x0008088f
   802a4:	000805b1 	.word	0x000805b1

000802a8 <test_fs_8>:
	else
		printf("test_fs_7() = NOT PASSED");
}

void test_fs_8()
{
   802a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ok = 1;
	while(ok) 
	{
		printf("Test package from Påbyggnad:\n");
   802ac:	f8df 9050 	ldr.w	r9, [pc, #80]	; 80300 <test_fs_8+0x58>
   802b0:	4f0d      	ldr	r7, [pc, #52]	; (802e8 <test_fs_8+0x40>)
		bool rec_package_pab = read_package(TWI_SLAVE_ADR_PAB);
		delay_ms(3000);
   802b2:	4e0e      	ldr	r6, [pc, #56]	; (802ec <test_fs_8+0x44>)
		printf("Test package from Påbyggnad:\n");
   802b4:	4648      	mov	r0, r9
   802b6:	47b8      	blx	r7
		bool rec_package_pab = read_package(TWI_SLAVE_ADR_PAB);
   802b8:	2008      	movs	r0, #8
   802ba:	4d0d      	ldr	r5, [pc, #52]	; (802f0 <test_fs_8+0x48>)
   802bc:	47a8      	blx	r5
   802be:	4680      	mov	r8, r0
		delay_ms(3000);
   802c0:	4630      	mov	r0, r6
   802c2:	4c0c      	ldr	r4, [pc, #48]	; (802f4 <test_fs_8+0x4c>)
   802c4:	47a0      	blx	r4
		printf("Test package from Positionering:\n");
   802c6:	480c      	ldr	r0, [pc, #48]	; (802f8 <test_fs_8+0x50>)
   802c8:	47b8      	blx	r7
		bool rec_package_pos = read_package(TWI_SLAVE_ADR_POS);
   802ca:	2010      	movs	r0, #16
   802cc:	47a8      	blx	r5
   802ce:	4605      	mov	r5, r0
		delay_ms(3000);
   802d0:	4630      	mov	r0, r6
   802d2:	47a0      	blx	r4
		if(!rec_package_pos || !rec_package_pab) 
   802d4:	b115      	cbz	r5, 802dc <test_fs_8+0x34>
   802d6:	f1b8 0f00 	cmp.w	r8, #0
   802da:	d1eb      	bne.n	802b4 <test_fs_8+0xc>
			ok = 0;
	}
	printf("test_fs_8 not passed");
   802dc:	4807      	ldr	r0, [pc, #28]	; (802fc <test_fs_8+0x54>)
   802de:	4b02      	ldr	r3, [pc, #8]	; (802e8 <test_fs_8+0x40>)
   802e0:	4798      	blx	r3
   802e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   802e6:	bf00      	nop
   802e8:	00081025 	.word	0x00081025
   802ec:	0112a880 	.word	0x0112a880
   802f0:	000806e9 	.word	0x000806e9
   802f4:	20070001 	.word	0x20070001
   802f8:	00083e94 	.word	0x00083e94
   802fc:	00083eb8 	.word	0x00083eb8
   80300:	00083e74 	.word	0x00083e74

00080304 <console_init>:
	else
		printf("test_s_7() = NOT PASSED");
}

int console_init(void)
{
   80304:	b530      	push	{r4, r5, lr}
   80306:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80308:	2008      	movs	r0, #8
   8030a:	4d15      	ldr	r5, [pc, #84]	; (80360 <console_init+0x5c>)
   8030c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8030e:	4c15      	ldr	r4, [pc, #84]	; (80364 <console_init+0x60>)
   80310:	4b15      	ldr	r3, [pc, #84]	; (80368 <console_init+0x64>)
   80312:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80314:	4a15      	ldr	r2, [pc, #84]	; (8036c <console_init+0x68>)
   80316:	4b16      	ldr	r3, [pc, #88]	; (80370 <console_init+0x6c>)
   80318:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8031a:	4a16      	ldr	r2, [pc, #88]	; (80374 <console_init+0x70>)
   8031c:	4b16      	ldr	r3, [pc, #88]	; (80378 <console_init+0x74>)
   8031e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80320:	4b16      	ldr	r3, [pc, #88]	; (8037c <console_init+0x78>)
   80322:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80324:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80328:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8032a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8032e:	9303      	str	r3, [sp, #12]
   80330:	2008      	movs	r0, #8
   80332:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80334:	a901      	add	r1, sp, #4
   80336:	4620      	mov	r0, r4
   80338:	4b11      	ldr	r3, [pc, #68]	; (80380 <console_init+0x7c>)
   8033a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   8033c:	4d11      	ldr	r5, [pc, #68]	; (80384 <console_init+0x80>)
   8033e:	682b      	ldr	r3, [r5, #0]
   80340:	2100      	movs	r1, #0
   80342:	6898      	ldr	r0, [r3, #8]
   80344:	4c10      	ldr	r4, [pc, #64]	; (80388 <console_init+0x84>)
   80346:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80348:	682b      	ldr	r3, [r5, #0]
   8034a:	2100      	movs	r1, #0
   8034c:	6858      	ldr	r0, [r3, #4]
   8034e:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80350:	480e      	ldr	r0, [pc, #56]	; (8038c <console_init+0x88>)
   80352:	4c0f      	ldr	r4, [pc, #60]	; (80390 <console_init+0x8c>)
   80354:	47a0      	blx	r4
	printf("=============\n");
   80356:	480f      	ldr	r0, [pc, #60]	; (80394 <console_init+0x90>)
   80358:	47a0      	blx	r4
	return 0;
   8035a:	2000      	movs	r0, #0
   8035c:	b005      	add	sp, #20
   8035e:	bd30      	pop	{r4, r5, pc}
   80360:	00080d49 	.word	0x00080d49
   80364:	400e0800 	.word	0x400e0800
   80368:	20070c94 	.word	0x20070c94
   8036c:	0008020d 	.word	0x0008020d
   80370:	20070c90 	.word	0x20070c90
   80374:	00080161 	.word	0x00080161
   80378:	20070c8c 	.word	0x20070c8c
   8037c:	0501bd00 	.word	0x0501bd00
   80380:	00080859 	.word	0x00080859
   80384:	20070168 	.word	0x20070168
   80388:	000810e9 	.word	0x000810e9
   8038c:	00083e54 	.word	0x00083e54
   80390:	00081025 	.word	0x00081025
   80394:	00083e64 	.word	0x00083e64

00080398 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   8039c:	b980      	cbnz	r0, 803c0 <_read+0x28>
   8039e:	460c      	mov	r4, r1
   803a0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   803a2:	2a00      	cmp	r2, #0
   803a4:	dd0f      	ble.n	803c6 <_read+0x2e>
   803a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   803a8:	4e08      	ldr	r6, [pc, #32]	; (803cc <_read+0x34>)
   803aa:	4d09      	ldr	r5, [pc, #36]	; (803d0 <_read+0x38>)
   803ac:	6830      	ldr	r0, [r6, #0]
   803ae:	4621      	mov	r1, r4
   803b0:	682b      	ldr	r3, [r5, #0]
   803b2:	4798      	blx	r3
		ptr++;
   803b4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   803b6:	42bc      	cmp	r4, r7
   803b8:	d1f8      	bne.n	803ac <_read+0x14>
		nChars++;
	}
	return nChars;
}
   803ba:	4640      	mov	r0, r8
   803bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   803c0:	f04f 38ff 	mov.w	r8, #4294967295
   803c4:	e7f9      	b.n	803ba <_read+0x22>
	for (; len > 0; --len) {
   803c6:	4680      	mov	r8, r0
   803c8:	e7f7      	b.n	803ba <_read+0x22>
   803ca:	bf00      	nop
   803cc:	20070c94 	.word	0x20070c94
   803d0:	20070c8c 	.word	0x20070c8c

000803d4 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   803d4:	4b2a      	ldr	r3, [pc, #168]	; (80480 <twi_set_speed+0xac>)
   803d6:	4299      	cmp	r1, r3
   803d8:	d849      	bhi.n	8046e <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   803da:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   803de:	4299      	cmp	r1, r3
   803e0:	d92b      	bls.n	8043a <twi_set_speed+0x66>
{
   803e2:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   803e4:	4c27      	ldr	r4, [pc, #156]	; (80484 <twi_set_speed+0xb0>)
   803e6:	fba4 3402 	umull	r3, r4, r4, r2
   803ea:	0ba4      	lsrs	r4, r4, #14
   803ec:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   803ee:	4b26      	ldr	r3, [pc, #152]	; (80488 <twi_set_speed+0xb4>)
   803f0:	440b      	add	r3, r1
   803f2:	009b      	lsls	r3, r3, #2
   803f4:	fbb2 f2f3 	udiv	r2, r2, r3
   803f8:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   803fa:	2cff      	cmp	r4, #255	; 0xff
   803fc:	d939      	bls.n	80472 <twi_set_speed+0x9e>
   803fe:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
   80400:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80402:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80404:	2cff      	cmp	r4, #255	; 0xff
   80406:	d90d      	bls.n	80424 <twi_set_speed+0x50>
   80408:	2907      	cmp	r1, #7
   8040a:	d1f9      	bne.n	80400 <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   8040c:	0213      	lsls	r3, r2, #8
   8040e:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
   80410:	0409      	lsls	r1, r1, #16
   80412:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80416:	430b      	orrs	r3, r1
   80418:	b2e4      	uxtb	r4, r4
   8041a:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
   8041c:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   8041e:	2000      	movs	r0, #0
}
   80420:	bc10      	pop	{r4}
   80422:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80424:	2aff      	cmp	r2, #255	; 0xff
   80426:	d9f1      	bls.n	8040c <twi_set_speed+0x38>
   80428:	2906      	cmp	r1, #6
   8042a:	d8ef      	bhi.n	8040c <twi_set_speed+0x38>
			ckdiv++;
   8042c:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
   8042e:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80430:	2aff      	cmp	r2, #255	; 0xff
   80432:	d9eb      	bls.n	8040c <twi_set_speed+0x38>
   80434:	2906      	cmp	r1, #6
   80436:	d9f9      	bls.n	8042c <twi_set_speed+0x58>
   80438:	e7e8      	b.n	8040c <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8043a:	0049      	lsls	r1, r1, #1
   8043c:	fbb2 f2f1 	udiv	r2, r2, r1
   80440:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80442:	2aff      	cmp	r2, #255	; 0xff
   80444:	d911      	bls.n	8046a <twi_set_speed+0x96>
   80446:	2300      	movs	r3, #0
			ckdiv++;
   80448:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
   8044a:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8044c:	2aff      	cmp	r2, #255	; 0xff
   8044e:	d901      	bls.n	80454 <twi_set_speed+0x80>
   80450:	2b07      	cmp	r3, #7
   80452:	d1f9      	bne.n	80448 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80454:	0211      	lsls	r1, r2, #8
   80456:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
   80458:	041b      	lsls	r3, r3, #16
   8045a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8045e:	430b      	orrs	r3, r1
   80460:	b2d2      	uxtb	r2, r2
   80462:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80464:	6102      	str	r2, [r0, #16]
	return PASS;
   80466:	2000      	movs	r0, #0
   80468:	4770      	bx	lr
	uint32_t ckdiv = 0;
   8046a:	2300      	movs	r3, #0
   8046c:	e7f2      	b.n	80454 <twi_set_speed+0x80>
		return FAIL;
   8046e:	2001      	movs	r0, #1
   80470:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80472:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
   80474:	bf88      	it	hi
   80476:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80478:	d8d8      	bhi.n	8042c <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
   8047a:	2100      	movs	r1, #0
   8047c:	e7c6      	b.n	8040c <twi_set_speed+0x38>
   8047e:	bf00      	nop
   80480:	00061a80 	.word	0x00061a80
   80484:	057619f1 	.word	0x057619f1
   80488:	3ffd1200 	.word	0x3ffd1200

0008048c <twi_master_init>:
{
   8048c:	b538      	push	{r3, r4, r5, lr}
   8048e:	4604      	mov	r4, r0
   80490:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
   80492:	f04f 33ff 	mov.w	r3, #4294967295
   80496:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   80498:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8049a:	2380      	movs	r3, #128	; 0x80
   8049c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8049e:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
   804a0:	2308      	movs	r3, #8
   804a2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   804a4:	2320      	movs	r3, #32
   804a6:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
   804a8:	2304      	movs	r3, #4
   804aa:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   804ac:	680a      	ldr	r2, [r1, #0]
   804ae:	6849      	ldr	r1, [r1, #4]
   804b0:	4b05      	ldr	r3, [pc, #20]	; (804c8 <twi_master_init+0x3c>)
   804b2:	4798      	blx	r3
   804b4:	2801      	cmp	r0, #1
   804b6:	bf14      	ite	ne
   804b8:	2000      	movne	r0, #0
   804ba:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
   804bc:	7a6b      	ldrb	r3, [r5, #9]
   804be:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   804c0:	bf04      	itt	eq
   804c2:	2340      	moveq	r3, #64	; 0x40
   804c4:	6023      	streq	r3, [r4, #0]
}
   804c6:	bd38      	pop	{r3, r4, r5, pc}
   804c8:	000803d5 	.word	0x000803d5

000804cc <twi_mk_addr>:
	if (len == 0)
   804cc:	460a      	mov	r2, r1
   804ce:	b159      	cbz	r1, 804e8 <twi_mk_addr+0x1c>
	val = addr[0];
   804d0:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   804d2:	2901      	cmp	r1, #1
		val |= addr[1];
   804d4:	bfc4      	itt	gt
   804d6:	7841      	ldrbgt	r1, [r0, #1]
   804d8:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
   804dc:	2a02      	cmp	r2, #2
   804de:	dd04      	ble.n	804ea <twi_mk_addr+0x1e>
		val |= addr[2];
   804e0:	7882      	ldrb	r2, [r0, #2]
   804e2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   804e6:	e000      	b.n	804ea <twi_mk_addr+0x1e>
		return 0;
   804e8:	2300      	movs	r3, #0
}
   804ea:	4618      	mov	r0, r3
   804ec:	4770      	bx	lr
	...

000804f0 <twi_master_read>:
{
   804f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
   804f2:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
   804f4:	2c00      	cmp	r4, #0
   804f6:	d04f      	beq.n	80598 <twi_master_read+0xa8>
   804f8:	460b      	mov	r3, r1
   804fa:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
   804fc:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
   804fe:	2000      	movs	r0, #0
   80500:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80502:	684a      	ldr	r2, [r1, #4]
   80504:	0212      	lsls	r2, r2, #8
   80506:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   8050a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   8050e:	7c09      	ldrb	r1, [r1, #16]
   80510:	0409      	lsls	r1, r1, #16
   80512:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   80516:	430a      	orrs	r2, r1
   80518:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
   8051a:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8051c:	6859      	ldr	r1, [r3, #4]
   8051e:	4618      	mov	r0, r3
   80520:	4b22      	ldr	r3, [pc, #136]	; (805ac <twi_master_read+0xbc>)
   80522:	4798      	blx	r3
   80524:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
   80526:	2c01      	cmp	r4, #1
   80528:	d00f      	beq.n	8054a <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
   8052a:	2301      	movs	r3, #1
   8052c:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   8052e:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
   80530:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80532:	f413 7f80 	tst.w	r3, #256	; 0x100
   80536:	d136      	bne.n	805a6 <twi_master_read+0xb6>
   80538:	f247 512f 	movw	r1, #29999	; 0x752f
		timeout = TWI_TIMEOUT;
   8053c:	f247 5730 	movw	r7, #30000	; 0x7530
		if (!(status & TWI_SR_RXRDY)) {
   80540:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
   80544:	f04f 0c02 	mov.w	ip, #2
   80548:	e019      	b.n	8057e <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8054a:	2303      	movs	r3, #3
   8054c:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   8054e:	2001      	movs	r0, #1
   80550:	e7ee      	b.n	80530 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
   80552:	460a      	mov	r2, r1
   80554:	4670      	mov	r0, lr
   80556:	e00c      	b.n	80572 <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
   80558:	b908      	cbnz	r0, 8055e <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
   8055a:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
   8055e:	f013 0f02 	tst.w	r3, #2
   80562:	d0f6      	beq.n	80552 <twi_master_read+0x62>
   80564:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
   80566:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80568:	7033      	strb	r3, [r6, #0]
		cnt--;
   8056a:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
   8056c:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
   8056e:	463a      	mov	r2, r7
	while (cnt > 0) {
   80570:	b164      	cbz	r4, 8058c <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
   80572:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80574:	f413 7f80 	tst.w	r3, #256	; 0x100
   80578:	d111      	bne.n	8059e <twi_master_read+0xae>
		if (!timeout--) {
   8057a:	1e51      	subs	r1, r2, #1
   8057c:	b18a      	cbz	r2, 805a2 <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
   8057e:	2c01      	cmp	r4, #1
   80580:	d0ea      	beq.n	80558 <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
   80582:	f013 0f02 	tst.w	r3, #2
   80586:	d1ee      	bne.n	80566 <twi_master_read+0x76>
   80588:	460a      	mov	r2, r1
   8058a:	e7f1      	b.n	80570 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8058c:	6a2b      	ldr	r3, [r5, #32]
   8058e:	f013 0f01 	tst.w	r3, #1
   80592:	d0fb      	beq.n	8058c <twi_master_read+0x9c>
	p_twi->TWI_SR;
   80594:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
   80596:	e000      	b.n	8059a <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
   80598:	2401      	movs	r4, #1
}
   8059a:	4620      	mov	r0, r4
   8059c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
   8059e:	2405      	movs	r4, #5
   805a0:	e7fb      	b.n	8059a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
   805a2:	2409      	movs	r4, #9
   805a4:	e7f9      	b.n	8059a <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
   805a6:	2405      	movs	r4, #5
   805a8:	e7f7      	b.n	8059a <twi_master_read+0xaa>
   805aa:	bf00      	nop
   805ac:	000804cd 	.word	0x000804cd

000805b0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   805b0:	6943      	ldr	r3, [r0, #20]
   805b2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   805b6:	bf1d      	ittte	ne
   805b8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   805bc:	61c1      	strne	r1, [r0, #28]
	return 0;
   805be:	2000      	movne	r0, #0
		return 1;
   805c0:	2001      	moveq	r0, #1
}
   805c2:	4770      	bx	lr

000805c4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   805c4:	6943      	ldr	r3, [r0, #20]
   805c6:	f013 0f01 	tst.w	r3, #1
   805ca:	d005      	beq.n	805d8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   805cc:	6983      	ldr	r3, [r0, #24]
   805ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
   805d2:	600b      	str	r3, [r1, #0]

	return 0;
   805d4:	2000      	movs	r0, #0
   805d6:	4770      	bx	lr
		return 1;
   805d8:	2001      	movs	r0, #1
}
   805da:	4770      	bx	lr

000805dc <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   805dc:	b500      	push	{lr}
   805de:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   805e0:	2201      	movs	r2, #1
   805e2:	f10d 0107 	add.w	r1, sp, #7
   805e6:	4810      	ldr	r0, [pc, #64]	; (80628 <USART0_Handler+0x4c>)
   805e8:	4b10      	ldr	r3, [pc, #64]	; (8062c <USART0_Handler+0x50>)
   805ea:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   805ec:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   805ee:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   805f2:	2200      	movs	r2, #0
   805f4:	4b0e      	ldr	r3, [pc, #56]	; (80630 <USART0_Handler+0x54>)
   805f6:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   805f8:	4b0e      	ldr	r3, [pc, #56]	; (80634 <USART0_Handler+0x58>)
   805fa:	781b      	ldrb	r3, [r3, #0]
   805fc:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80600:	4a0d      	ldr	r2, [pc, #52]	; (80638 <USART0_Handler+0x5c>)
   80602:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80604:	2b9b      	cmp	r3, #155	; 0x9b
   80606:	d00b      	beq.n	80620 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   80608:	3301      	adds	r3, #1
   8060a:	4a0a      	ldr	r2, [pc, #40]	; (80634 <USART0_Handler+0x58>)
   8060c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8060e:	2201      	movs	r2, #1
   80610:	4b07      	ldr	r3, [pc, #28]	; (80630 <USART0_Handler+0x54>)
   80612:	701a      	strb	r2, [r3, #0]
   80614:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80618:	b662      	cpsie	i
}
   8061a:	b003      	add	sp, #12
   8061c:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   80620:	2200      	movs	r2, #0
   80622:	4b04      	ldr	r3, [pc, #16]	; (80634 <USART0_Handler+0x58>)
   80624:	701a      	strb	r2, [r3, #0]
   80626:	e7f2      	b.n	8060e <USART0_Handler+0x32>
   80628:	40098000 	.word	0x40098000
   8062c:	00080791 	.word	0x00080791
   80630:	20070160 	.word	0x20070160
   80634:	20070bd0 	.word	0x20070bd0
   80638:	20070b34 	.word	0x20070b34

0008063c <init_twi>:

/*
 *	Setup due as the master
 */
uint8_t init_twi(void)
{
   8063c:	b500      	push	{lr}
   8063e:	b085      	sub	sp, #20
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   80640:	4b0d      	ldr	r3, [pc, #52]	; (80678 <init_twi+0x3c>)
   80642:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80644:	4b0d      	ldr	r3, [pc, #52]	; (8067c <init_twi+0x40>)
   80646:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   80648:	2300      	movs	r3, #0
   8064a:	f88d 300d 	strb.w	r3, [sp, #13]
   8064e:	2017      	movs	r0, #23
   80650:	4b0b      	ldr	r3, [pc, #44]	; (80680 <init_twi+0x44>)
   80652:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80654:	a901      	add	r1, sp, #4
   80656:	480b      	ldr	r0, [pc, #44]	; (80684 <init_twi+0x48>)
   80658:	4b0b      	ldr	r3, [pc, #44]	; (80688 <init_twi+0x4c>)
   8065a:	4798      	blx	r3
	if(twi_master_setup(TWI_PORT, &opt) == TWI_SUCCESS) 
   8065c:	b130      	cbz	r0, 8066c <init_twi+0x30>
		printf("MASTER SETUP OK\n");
		return 1;
	}
	else
	{
		printf("MASTER SETUP NOT OK\n");
   8065e:	480b      	ldr	r0, [pc, #44]	; (8068c <init_twi+0x50>)
   80660:	4b0b      	ldr	r3, [pc, #44]	; (80690 <init_twi+0x54>)
   80662:	4798      	blx	r3
		return 0;
   80664:	2000      	movs	r0, #0
	}
		
}
   80666:	b005      	add	sp, #20
   80668:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("MASTER SETUP OK\n");
   8066c:	4809      	ldr	r0, [pc, #36]	; (80694 <init_twi+0x58>)
   8066e:	4b08      	ldr	r3, [pc, #32]	; (80690 <init_twi+0x54>)
   80670:	4798      	blx	r3
		return 1;
   80672:	2001      	movs	r0, #1
   80674:	e7f7      	b.n	80666 <init_twi+0x2a>
   80676:	bf00      	nop
   80678:	000186a0 	.word	0x000186a0
   8067c:	0501bd00 	.word	0x0501bd00
   80680:	00080d49 	.word	0x00080d49
   80684:	40090000 	.word	0x40090000
   80688:	0008048d 	.word	0x0008048d
   8068c:	00083ee4 	.word	0x00083ee4
   80690:	00081025 	.word	0x00081025
   80694:	00083ed0 	.word	0x00083ed0

00080698 <twi_read>:
	else
		return !TWI_SUCCESS;
}

uint8_t twi_read(uint8_t rec_data[], uint8_t data_length, twi_packet_t packet_rec)
{
   80698:	b082      	sub	sp, #8
   8069a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8069c:	4605      	mov	r5, r0
   8069e:	460e      	mov	r6, r1
   806a0:	a906      	add	r1, sp, #24
   806a2:	e881 000c 	stmia.w	r1, {r2, r3}
	if(twi_master_read(TWI_PORT, &packet_rec) == TWI_SUCCESS)
   806a6:	480c      	ldr	r0, [pc, #48]	; (806d8 <twi_read+0x40>)
   806a8:	4b0c      	ldr	r3, [pc, #48]	; (806dc <twi_read+0x44>)
   806aa:	4798      	blx	r3
   806ac:	b978      	cbnz	r0, 806ce <twi_read+0x36>
	{
		for(int i = 0; i < data_length; i++)
   806ae:	b186      	cbz	r6, 806d2 <twi_read+0x3a>
   806b0:	462c      	mov	r4, r5
   806b2:	4435      	add	r5, r6
			printf("%i\n", rec_data[i]);
   806b4:	4f0a      	ldr	r7, [pc, #40]	; (806e0 <twi_read+0x48>)
   806b6:	4e0b      	ldr	r6, [pc, #44]	; (806e4 <twi_read+0x4c>)
   806b8:	f814 1b01 	ldrb.w	r1, [r4], #1
   806bc:	4638      	mov	r0, r7
   806be:	47b0      	blx	r6
		for(int i = 0; i < data_length; i++)
   806c0:	42a5      	cmp	r5, r4
   806c2:	d1f9      	bne.n	806b8 <twi_read+0x20>
		return DATA_READ;
   806c4:	2001      	movs	r0, #1
	}
	else
		return DATA_NOT_READ;
   806c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   806ca:	b002      	add	sp, #8
   806cc:	4770      	bx	lr
		return DATA_NOT_READ;
   806ce:	2000      	movs	r0, #0
   806d0:	e7f9      	b.n	806c6 <twi_read+0x2e>
		return DATA_READ;
   806d2:	2001      	movs	r0, #1
   806d4:	e7f7      	b.n	806c6 <twi_read+0x2e>
   806d6:	bf00      	nop
   806d8:	40090000 	.word	0x40090000
   806dc:	000804f1 	.word	0x000804f1
   806e0:	00083efc 	.word	0x00083efc
   806e4:	00081025 	.word	0x00081025

000806e8 <read_package>:
{
   806e8:	b510      	push	{r4, lr}
   806ea:	b084      	sub	sp, #16
	if (slave == TWI_SLAVE_ADR_PAB)
   806ec:	2808      	cmp	r0, #8
   806ee:	d004      	beq.n	806fa <read_package+0x12>
	else if (slave == TWI_SLAVE_ADR_POS)
   806f0:	2810      	cmp	r0, #16
   806f2:	d00e      	beq.n	80712 <read_package+0x2a>
		return !TWI_SUCCESS;
   806f4:	2001      	movs	r0, #1
}
   806f6:	b004      	add	sp, #16
   806f8:	bd10      	pop	{r4, pc}
		return twi_read(rec_data_pab, TWI_DATA_REC_LENGTH_PA, packet_rec_pab);
   806fa:	4b0c      	ldr	r3, [pc, #48]	; (8072c <read_package+0x44>)
   806fc:	f103 0208 	add.w	r2, r3, #8
   80700:	ca07      	ldmia	r2, {r0, r1, r2}
   80702:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
   80706:	cb0c      	ldmia	r3, {r2, r3}
   80708:	2105      	movs	r1, #5
   8070a:	4809      	ldr	r0, [pc, #36]	; (80730 <read_package+0x48>)
   8070c:	4c09      	ldr	r4, [pc, #36]	; (80734 <read_package+0x4c>)
   8070e:	47a0      	blx	r4
   80710:	e7f1      	b.n	806f6 <read_package+0xe>
		return twi_read(rec_data_pos, TWI_DATA_REC_LENGTH_POS, packet_rec_pos);
   80712:	4b09      	ldr	r3, [pc, #36]	; (80738 <read_package+0x50>)
   80714:	f103 0208 	add.w	r2, r3, #8
   80718:	ca07      	ldmia	r2, {r0, r1, r2}
   8071a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
   8071e:	cb0c      	ldmia	r3, {r2, r3}
   80720:	2105      	movs	r1, #5
   80722:	4806      	ldr	r0, [pc, #24]	; (8073c <read_package+0x54>)
   80724:	4c03      	ldr	r4, [pc, #12]	; (80734 <read_package+0x4c>)
   80726:	47a0      	blx	r4
   80728:	e7e5      	b.n	806f6 <read_package+0xe>
   8072a:	bf00      	nop
   8072c:	20070138 	.word	0x20070138
   80730:	20070bd4 	.word	0x20070bd4
   80734:	00080699 	.word	0x00080699
   80738:	2007014c 	.word	0x2007014c
   8073c:	20070bdc 	.word	0x20070bdc

00080740 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80740:	3801      	subs	r0, #1
   80742:	2802      	cmp	r0, #2
   80744:	d815      	bhi.n	80772 <_write+0x32>
{
   80746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8074a:	460e      	mov	r6, r1
   8074c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   8074e:	b19a      	cbz	r2, 80778 <_write+0x38>
   80750:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80752:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8078c <_write+0x4c>
   80756:	4f0c      	ldr	r7, [pc, #48]	; (80788 <_write+0x48>)
   80758:	f8d8 0000 	ldr.w	r0, [r8]
   8075c:	f815 1b01 	ldrb.w	r1, [r5], #1
   80760:	683b      	ldr	r3, [r7, #0]
   80762:	4798      	blx	r3
   80764:	2800      	cmp	r0, #0
   80766:	db0a      	blt.n	8077e <_write+0x3e>
   80768:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   8076a:	3c01      	subs	r4, #1
   8076c:	d1f4      	bne.n	80758 <_write+0x18>
   8076e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80772:	f04f 30ff 	mov.w	r0, #4294967295
   80776:	4770      	bx	lr
	for (; len != 0; --len) {
   80778:	4610      	mov	r0, r2
   8077a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   8077e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80786:	bf00      	nop
   80788:	20070c90 	.word	0x20070c90
   8078c:	20070c94 	.word	0x20070c94

00080790 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80790:	2a00      	cmp	r2, #0
   80792:	d051      	beq.n	80838 <usart_serial_read_packet+0xa8>
{
   80794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80798:	b083      	sub	sp, #12
   8079a:	4605      	mov	r5, r0
   8079c:	460c      	mov	r4, r1
   8079e:	4692      	mov	sl, r2
   807a0:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   807a2:	4f26      	ldr	r7, [pc, #152]	; (8083c <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   807a4:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80850 <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   807a8:	4e25      	ldr	r6, [pc, #148]	; (80840 <usart_serial_read_packet+0xb0>)
   807aa:	e01d      	b.n	807e8 <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   807ac:	4621      	mov	r1, r4
   807ae:	4638      	mov	r0, r7
   807b0:	47c8      	blx	r9
   807b2:	2800      	cmp	r0, #0
   807b4:	d1fa      	bne.n	807ac <usart_serial_read_packet+0x1c>
   807b6:	e021      	b.n	807fc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   807b8:	469b      	mov	fp, r3
   807ba:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80854 <usart_serial_read_packet+0xc4>
   807be:	a901      	add	r1, sp, #4
   807c0:	4658      	mov	r0, fp
   807c2:	47c0      	blx	r8
   807c4:	2800      	cmp	r0, #0
   807c6:	d1fa      	bne.n	807be <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   807c8:	9b01      	ldr	r3, [sp, #4]
   807ca:	7023      	strb	r3, [r4, #0]
   807cc:	e019      	b.n	80802 <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   807ce:	469b      	mov	fp, r3
   807d0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80854 <usart_serial_read_packet+0xc4>
   807d4:	a901      	add	r1, sp, #4
   807d6:	4658      	mov	r0, fp
   807d8:	47c0      	blx	r8
   807da:	2800      	cmp	r0, #0
   807dc:	d1fa      	bne.n	807d4 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   807de:	9b01      	ldr	r3, [sp, #4]
   807e0:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   807e2:	3401      	adds	r4, #1
	while (len) {
   807e4:	4554      	cmp	r4, sl
   807e6:	d023      	beq.n	80830 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   807e8:	2300      	movs	r3, #0
   807ea:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   807ec:	42bd      	cmp	r5, r7
   807ee:	d0dd      	beq.n	807ac <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   807f0:	4b14      	ldr	r3, [pc, #80]	; (80844 <usart_serial_read_packet+0xb4>)
   807f2:	429d      	cmp	r5, r3
   807f4:	d0e0      	beq.n	807b8 <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   807f6:	4b14      	ldr	r3, [pc, #80]	; (80848 <usart_serial_read_packet+0xb8>)
   807f8:	429d      	cmp	r5, r3
   807fa:	d0e8      	beq.n	807ce <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   807fc:	4b13      	ldr	r3, [pc, #76]	; (8084c <usart_serial_read_packet+0xbc>)
   807fe:	429d      	cmp	r5, r3
   80800:	d00b      	beq.n	8081a <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   80802:	42b5      	cmp	r5, r6
   80804:	d1ed      	bne.n	807e2 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80806:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80854 <usart_serial_read_packet+0xc4>
   8080a:	a901      	add	r1, sp, #4
   8080c:	4630      	mov	r0, r6
   8080e:	47c0      	blx	r8
   80810:	2800      	cmp	r0, #0
   80812:	d1fa      	bne.n	8080a <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80814:	9b01      	ldr	r3, [sp, #4]
   80816:	7023      	strb	r3, [r4, #0]
   80818:	e7e3      	b.n	807e2 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8081a:	469b      	mov	fp, r3
   8081c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80854 <usart_serial_read_packet+0xc4>
   80820:	a901      	add	r1, sp, #4
   80822:	4658      	mov	r0, fp
   80824:	47c0      	blx	r8
   80826:	2800      	cmp	r0, #0
   80828:	d1fa      	bne.n	80820 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   8082a:	9b01      	ldr	r3, [sp, #4]
   8082c:	7023      	strb	r3, [r4, #0]
   8082e:	e7d8      	b.n	807e2 <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   80830:	2000      	movs	r0, #0
   80832:	b003      	add	sp, #12
   80834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80838:	2000      	movs	r0, #0
   8083a:	4770      	bx	lr
   8083c:	400e0800 	.word	0x400e0800
   80840:	400a4000 	.word	0x400a4000
   80844:	40098000 	.word	0x40098000
   80848:	4009c000 	.word	0x4009c000
   8084c:	400a0000 	.word	0x400a0000
   80850:	0008089f 	.word	0x0008089f
   80854:	000805c5 	.word	0x000805c5

00080858 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80858:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8085a:	23ac      	movs	r3, #172	; 0xac
   8085c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8085e:	680b      	ldr	r3, [r1, #0]
   80860:	684a      	ldr	r2, [r1, #4]
   80862:	fbb3 f3f2 	udiv	r3, r3, r2
   80866:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80868:	1e5c      	subs	r4, r3, #1
   8086a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8086e:	4294      	cmp	r4, r2
   80870:	d80b      	bhi.n	8088a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80872:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80874:	688b      	ldr	r3, [r1, #8]
   80876:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80878:	f240 2302 	movw	r3, #514	; 0x202
   8087c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80880:	2350      	movs	r3, #80	; 0x50
   80882:	6003      	str	r3, [r0, #0]

	return 0;
   80884:	2000      	movs	r0, #0
}
   80886:	bc10      	pop	{r4}
   80888:	4770      	bx	lr
		return 1;
   8088a:	2001      	movs	r0, #1
   8088c:	e7fb      	b.n	80886 <uart_init+0x2e>

0008088e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8088e:	6943      	ldr	r3, [r0, #20]
   80890:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80894:	bf1a      	itte	ne
   80896:	61c1      	strne	r1, [r0, #28]
	return 0;
   80898:	2000      	movne	r0, #0
		return 1;
   8089a:	2001      	moveq	r0, #1
}
   8089c:	4770      	bx	lr

0008089e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8089e:	6943      	ldr	r3, [r0, #20]
   808a0:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   808a4:	bf1d      	ittte	ne
   808a6:	6983      	ldrne	r3, [r0, #24]
   808a8:	700b      	strbne	r3, [r1, #0]
	return 0;
   808aa:	2000      	movne	r0, #0
		return 1;
   808ac:	2001      	moveq	r0, #1
}
   808ae:	4770      	bx	lr

000808b0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   808b0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   808b2:	480e      	ldr	r0, [pc, #56]	; (808ec <sysclk_init+0x3c>)
   808b4:	4b0e      	ldr	r3, [pc, #56]	; (808f0 <sysclk_init+0x40>)
   808b6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   808b8:	213e      	movs	r1, #62	; 0x3e
   808ba:	2000      	movs	r0, #0
   808bc:	4b0d      	ldr	r3, [pc, #52]	; (808f4 <sysclk_init+0x44>)
   808be:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   808c0:	4c0d      	ldr	r4, [pc, #52]	; (808f8 <sysclk_init+0x48>)
   808c2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   808c4:	2800      	cmp	r0, #0
   808c6:	d0fc      	beq.n	808c2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   808c8:	4b0c      	ldr	r3, [pc, #48]	; (808fc <sysclk_init+0x4c>)
   808ca:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   808cc:	4a0c      	ldr	r2, [pc, #48]	; (80900 <sysclk_init+0x50>)
   808ce:	4b0d      	ldr	r3, [pc, #52]	; (80904 <sysclk_init+0x54>)
   808d0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   808d2:	4c0d      	ldr	r4, [pc, #52]	; (80908 <sysclk_init+0x58>)
   808d4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   808d6:	2800      	cmp	r0, #0
   808d8:	d0fc      	beq.n	808d4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   808da:	2010      	movs	r0, #16
   808dc:	4b0b      	ldr	r3, [pc, #44]	; (8090c <sysclk_init+0x5c>)
   808de:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   808e0:	4b0b      	ldr	r3, [pc, #44]	; (80910 <sysclk_init+0x60>)
   808e2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   808e4:	4801      	ldr	r0, [pc, #4]	; (808ec <sysclk_init+0x3c>)
   808e6:	4b02      	ldr	r3, [pc, #8]	; (808f0 <sysclk_init+0x40>)
   808e8:	4798      	blx	r3
   808ea:	bd10      	pop	{r4, pc}
   808ec:	0501bd00 	.word	0x0501bd00
   808f0:	200700b1 	.word	0x200700b1
   808f4:	00080cc5 	.word	0x00080cc5
   808f8:	00080d19 	.word	0x00080d19
   808fc:	00080d29 	.word	0x00080d29
   80900:	200d3f01 	.word	0x200d3f01
   80904:	400e0600 	.word	0x400e0600
   80908:	00080d39 	.word	0x00080d39
   8090c:	00080c61 	.word	0x00080c61
   80910:	00080e39 	.word	0x00080e39

00080914 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80914:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80916:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8091a:	4b1e      	ldr	r3, [pc, #120]	; (80994 <board_init+0x80>)
   8091c:	605a      	str	r2, [r3, #4]
   8091e:	200b      	movs	r0, #11
   80920:	4c1d      	ldr	r4, [pc, #116]	; (80998 <board_init+0x84>)
   80922:	47a0      	blx	r4
   80924:	200c      	movs	r0, #12
   80926:	47a0      	blx	r4
   80928:	200d      	movs	r0, #13
   8092a:	47a0      	blx	r4
   8092c:	200e      	movs	r0, #14
   8092e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80930:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80934:	203b      	movs	r0, #59	; 0x3b
   80936:	4c19      	ldr	r4, [pc, #100]	; (8099c <board_init+0x88>)
   80938:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8093a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8093e:	2055      	movs	r0, #85	; 0x55
   80940:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80942:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80946:	2056      	movs	r0, #86	; 0x56
   80948:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8094a:	4915      	ldr	r1, [pc, #84]	; (809a0 <board_init+0x8c>)
   8094c:	2068      	movs	r0, #104	; 0x68
   8094e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80950:	4914      	ldr	r1, [pc, #80]	; (809a4 <board_init+0x90>)
   80952:	205c      	movs	r0, #92	; 0x5c
   80954:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80956:	4a14      	ldr	r2, [pc, #80]	; (809a8 <board_init+0x94>)
   80958:	f44f 7140 	mov.w	r1, #768	; 0x300
   8095c:	4813      	ldr	r0, [pc, #76]	; (809ac <board_init+0x98>)
   8095e:	4b14      	ldr	r3, [pc, #80]	; (809b0 <board_init+0x9c>)
   80960:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   80962:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80966:	2011      	movs	r0, #17
   80968:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   8096a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8096e:	2012      	movs	r0, #18
   80970:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   80972:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80976:	202c      	movs	r0, #44	; 0x2c
   80978:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   8097a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8097e:	202d      	movs	r0, #45	; 0x2d
   80980:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80982:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80986:	202b      	movs	r0, #43	; 0x2b
   80988:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8098a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8098e:	202a      	movs	r0, #42	; 0x2a
   80990:	47a0      	blx	r4
   80992:	bd10      	pop	{r4, pc}
   80994:	400e1a50 	.word	0x400e1a50
   80998:	00080d49 	.word	0x00080d49
   8099c:	00080a55 	.word	0x00080a55
   809a0:	28000079 	.word	0x28000079
   809a4:	28000001 	.word	0x28000001
   809a8:	08000001 	.word	0x08000001
   809ac:	400e0e00 	.word	0x400e0e00
   809b0:	00080b25 	.word	0x00080b25

000809b4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   809b4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   809b6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   809ba:	d016      	beq.n	809ea <pio_set_peripheral+0x36>
   809bc:	d80b      	bhi.n	809d6 <pio_set_peripheral+0x22>
   809be:	b149      	cbz	r1, 809d4 <pio_set_peripheral+0x20>
   809c0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   809c4:	d105      	bne.n	809d2 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   809c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   809c8:	6f01      	ldr	r1, [r0, #112]	; 0x70
   809ca:	400b      	ands	r3, r1
   809cc:	ea23 0302 	bic.w	r3, r3, r2
   809d0:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   809d2:	6042      	str	r2, [r0, #4]
   809d4:	4770      	bx	lr
	switch (ul_type) {
   809d6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   809da:	d0fb      	beq.n	809d4 <pio_set_peripheral+0x20>
   809dc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   809e0:	d0f8      	beq.n	809d4 <pio_set_peripheral+0x20>
   809e2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   809e6:	d1f4      	bne.n	809d2 <pio_set_peripheral+0x1e>
   809e8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   809ea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   809ec:	4313      	orrs	r3, r2
   809ee:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   809f0:	e7ef      	b.n	809d2 <pio_set_peripheral+0x1e>

000809f2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   809f2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   809f4:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   809f8:	bf14      	ite	ne
   809fa:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   809fc:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   809fe:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80a02:	bf14      	ite	ne
   80a04:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80a06:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80a08:	f012 0f02 	tst.w	r2, #2
   80a0c:	d107      	bne.n	80a1e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80a0e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80a12:	bf18      	it	ne
   80a14:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80a18:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80a1a:	6001      	str	r1, [r0, #0]
   80a1c:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80a1e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80a22:	e7f9      	b.n	80a18 <pio_set_input+0x26>

00080a24 <pio_set_output>:
{
   80a24:	b410      	push	{r4}
   80a26:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80a28:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80a2a:	b944      	cbnz	r4, 80a3e <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80a2c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80a2e:	b143      	cbz	r3, 80a42 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80a30:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80a32:	b942      	cbnz	r2, 80a46 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80a34:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80a36:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80a38:	6001      	str	r1, [r0, #0]
}
   80a3a:	bc10      	pop	{r4}
   80a3c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80a3e:	6641      	str	r1, [r0, #100]	; 0x64
   80a40:	e7f5      	b.n	80a2e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80a42:	6541      	str	r1, [r0, #84]	; 0x54
   80a44:	e7f5      	b.n	80a32 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80a46:	6301      	str	r1, [r0, #48]	; 0x30
   80a48:	e7f5      	b.n	80a36 <pio_set_output+0x12>

00080a4a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80a4a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80a4c:	4770      	bx	lr

00080a4e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80a4e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80a50:	4770      	bx	lr
	...

00080a54 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80a54:	b570      	push	{r4, r5, r6, lr}
   80a56:	b082      	sub	sp, #8
   80a58:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80a5a:	0943      	lsrs	r3, r0, #5
   80a5c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80a60:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80a64:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80a66:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80a6a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80a6e:	d031      	beq.n	80ad4 <pio_configure_pin+0x80>
   80a70:	d816      	bhi.n	80aa0 <pio_configure_pin+0x4c>
   80a72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80a76:	d01b      	beq.n	80ab0 <pio_configure_pin+0x5c>
   80a78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80a7c:	d116      	bne.n	80aac <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80a7e:	f000 001f 	and.w	r0, r0, #31
   80a82:	2601      	movs	r6, #1
   80a84:	4086      	lsls	r6, r0
   80a86:	4632      	mov	r2, r6
   80a88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a8c:	4620      	mov	r0, r4
   80a8e:	4b22      	ldr	r3, [pc, #136]	; (80b18 <pio_configure_pin+0xc4>)
   80a90:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80a92:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a96:	bf14      	ite	ne
   80a98:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80a9a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80a9c:	2001      	movs	r0, #1
   80a9e:	e017      	b.n	80ad0 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80aa0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80aa4:	d021      	beq.n	80aea <pio_configure_pin+0x96>
   80aa6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80aaa:	d01e      	beq.n	80aea <pio_configure_pin+0x96>
		return 0;
   80aac:	2000      	movs	r0, #0
   80aae:	e00f      	b.n	80ad0 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80ab0:	f000 001f 	and.w	r0, r0, #31
   80ab4:	2601      	movs	r6, #1
   80ab6:	4086      	lsls	r6, r0
   80ab8:	4632      	mov	r2, r6
   80aba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80abe:	4620      	mov	r0, r4
   80ac0:	4b15      	ldr	r3, [pc, #84]	; (80b18 <pio_configure_pin+0xc4>)
   80ac2:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80ac4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ac8:	bf14      	ite	ne
   80aca:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80acc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80ace:	2001      	movs	r0, #1
}
   80ad0:	b002      	add	sp, #8
   80ad2:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80ad4:	f000 011f 	and.w	r1, r0, #31
   80ad8:	2601      	movs	r6, #1
   80ada:	462a      	mov	r2, r5
   80adc:	fa06 f101 	lsl.w	r1, r6, r1
   80ae0:	4620      	mov	r0, r4
   80ae2:	4b0e      	ldr	r3, [pc, #56]	; (80b1c <pio_configure_pin+0xc8>)
   80ae4:	4798      	blx	r3
	return 1;
   80ae6:	4630      	mov	r0, r6
		break;
   80ae8:	e7f2      	b.n	80ad0 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80aea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80aee:	f000 011f 	and.w	r1, r0, #31
   80af2:	2601      	movs	r6, #1
   80af4:	ea05 0306 	and.w	r3, r5, r6
   80af8:	9300      	str	r3, [sp, #0]
   80afa:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80afe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80b02:	bf14      	ite	ne
   80b04:	2200      	movne	r2, #0
   80b06:	2201      	moveq	r2, #1
   80b08:	fa06 f101 	lsl.w	r1, r6, r1
   80b0c:	4620      	mov	r0, r4
   80b0e:	4c04      	ldr	r4, [pc, #16]	; (80b20 <pio_configure_pin+0xcc>)
   80b10:	47a0      	blx	r4
	return 1;
   80b12:	4630      	mov	r0, r6
		break;
   80b14:	e7dc      	b.n	80ad0 <pio_configure_pin+0x7c>
   80b16:	bf00      	nop
   80b18:	000809b5 	.word	0x000809b5
   80b1c:	000809f3 	.word	0x000809f3
   80b20:	00080a25 	.word	0x00080a25

00080b24 <pio_configure_pin_group>:
{
   80b24:	b570      	push	{r4, r5, r6, lr}
   80b26:	b082      	sub	sp, #8
   80b28:	4605      	mov	r5, r0
   80b2a:	460e      	mov	r6, r1
   80b2c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   80b2e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80b32:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80b36:	d027      	beq.n	80b88 <pio_configure_pin_group+0x64>
   80b38:	d811      	bhi.n	80b5e <pio_configure_pin_group+0x3a>
   80b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80b3e:	d016      	beq.n	80b6e <pio_configure_pin_group+0x4a>
   80b40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80b44:	d111      	bne.n	80b6a <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80b46:	460a      	mov	r2, r1
   80b48:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b4c:	4b19      	ldr	r3, [pc, #100]	; (80bb4 <pio_configure_pin_group+0x90>)
   80b4e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80b50:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80b54:	bf14      	ite	ne
   80b56:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80b58:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80b5a:	2001      	movs	r0, #1
   80b5c:	e012      	b.n	80b84 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80b5e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80b62:	d015      	beq.n	80b90 <pio_configure_pin_group+0x6c>
   80b64:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80b68:	d012      	beq.n	80b90 <pio_configure_pin_group+0x6c>
		return 0;
   80b6a:	2000      	movs	r0, #0
   80b6c:	e00a      	b.n	80b84 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80b6e:	460a      	mov	r2, r1
   80b70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b74:	4b0f      	ldr	r3, [pc, #60]	; (80bb4 <pio_configure_pin_group+0x90>)
   80b76:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80b78:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80b7c:	bf14      	ite	ne
   80b7e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80b80:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80b82:	2001      	movs	r0, #1
}
   80b84:	b002      	add	sp, #8
   80b86:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80b88:	4b0b      	ldr	r3, [pc, #44]	; (80bb8 <pio_configure_pin_group+0x94>)
   80b8a:	4798      	blx	r3
	return 1;
   80b8c:	2001      	movs	r0, #1
		break;
   80b8e:	e7f9      	b.n	80b84 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80b90:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80b94:	f004 0301 	and.w	r3, r4, #1
   80b98:	9300      	str	r3, [sp, #0]
   80b9a:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80b9e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80ba2:	bf14      	ite	ne
   80ba4:	2200      	movne	r2, #0
   80ba6:	2201      	moveq	r2, #1
   80ba8:	4631      	mov	r1, r6
   80baa:	4628      	mov	r0, r5
   80bac:	4c03      	ldr	r4, [pc, #12]	; (80bbc <pio_configure_pin_group+0x98>)
   80bae:	47a0      	blx	r4
	return 1;
   80bb0:	2001      	movs	r0, #1
		break;
   80bb2:	e7e7      	b.n	80b84 <pio_configure_pin_group+0x60>
   80bb4:	000809b5 	.word	0x000809b5
   80bb8:	000809f3 	.word	0x000809f3
   80bbc:	00080a25 	.word	0x00080a25

00080bc0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80bc4:	4604      	mov	r4, r0
   80bc6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80bc8:	4b0e      	ldr	r3, [pc, #56]	; (80c04 <pio_handler_process+0x44>)
   80bca:	4798      	blx	r3
   80bcc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80bce:	4620      	mov	r0, r4
   80bd0:	4b0d      	ldr	r3, [pc, #52]	; (80c08 <pio_handler_process+0x48>)
   80bd2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80bd4:	4005      	ands	r5, r0
   80bd6:	d013      	beq.n	80c00 <pio_handler_process+0x40>
   80bd8:	4c0c      	ldr	r4, [pc, #48]	; (80c0c <pio_handler_process+0x4c>)
   80bda:	f104 0660 	add.w	r6, r4, #96	; 0x60
   80bde:	e003      	b.n	80be8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80be0:	42b4      	cmp	r4, r6
   80be2:	d00d      	beq.n	80c00 <pio_handler_process+0x40>
   80be4:	3410      	adds	r4, #16
		while (status != 0) {
   80be6:	b15d      	cbz	r5, 80c00 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80be8:	6820      	ldr	r0, [r4, #0]
   80bea:	4540      	cmp	r0, r8
   80bec:	d1f8      	bne.n	80be0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80bee:	6861      	ldr	r1, [r4, #4]
   80bf0:	4229      	tst	r1, r5
   80bf2:	d0f5      	beq.n	80be0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80bf4:	68e3      	ldr	r3, [r4, #12]
   80bf6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80bf8:	6863      	ldr	r3, [r4, #4]
   80bfa:	ea25 0503 	bic.w	r5, r5, r3
   80bfe:	e7ef      	b.n	80be0 <pio_handler_process+0x20>
   80c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c04:	00080a4b 	.word	0x00080a4b
   80c08:	00080a4f 	.word	0x00080a4f
   80c0c:	20070be4 	.word	0x20070be4

00080c10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80c10:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80c12:	210b      	movs	r1, #11
   80c14:	4801      	ldr	r0, [pc, #4]	; (80c1c <PIOA_Handler+0xc>)
   80c16:	4b02      	ldr	r3, [pc, #8]	; (80c20 <PIOA_Handler+0x10>)
   80c18:	4798      	blx	r3
   80c1a:	bd08      	pop	{r3, pc}
   80c1c:	400e0e00 	.word	0x400e0e00
   80c20:	00080bc1 	.word	0x00080bc1

00080c24 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80c24:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80c26:	210c      	movs	r1, #12
   80c28:	4801      	ldr	r0, [pc, #4]	; (80c30 <PIOB_Handler+0xc>)
   80c2a:	4b02      	ldr	r3, [pc, #8]	; (80c34 <PIOB_Handler+0x10>)
   80c2c:	4798      	blx	r3
   80c2e:	bd08      	pop	{r3, pc}
   80c30:	400e1000 	.word	0x400e1000
   80c34:	00080bc1 	.word	0x00080bc1

00080c38 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80c38:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80c3a:	210d      	movs	r1, #13
   80c3c:	4801      	ldr	r0, [pc, #4]	; (80c44 <PIOC_Handler+0xc>)
   80c3e:	4b02      	ldr	r3, [pc, #8]	; (80c48 <PIOC_Handler+0x10>)
   80c40:	4798      	blx	r3
   80c42:	bd08      	pop	{r3, pc}
   80c44:	400e1200 	.word	0x400e1200
   80c48:	00080bc1 	.word	0x00080bc1

00080c4c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80c4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80c4e:	210e      	movs	r1, #14
   80c50:	4801      	ldr	r0, [pc, #4]	; (80c58 <PIOD_Handler+0xc>)
   80c52:	4b02      	ldr	r3, [pc, #8]	; (80c5c <PIOD_Handler+0x10>)
   80c54:	4798      	blx	r3
   80c56:	bd08      	pop	{r3, pc}
   80c58:	400e1400 	.word	0x400e1400
   80c5c:	00080bc1 	.word	0x00080bc1

00080c60 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80c60:	4a17      	ldr	r2, [pc, #92]	; (80cc0 <pmc_switch_mck_to_pllack+0x60>)
   80c62:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80c68:	4318      	orrs	r0, r3
   80c6a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c6c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80c6e:	f013 0f08 	tst.w	r3, #8
   80c72:	d10a      	bne.n	80c8a <pmc_switch_mck_to_pllack+0x2a>
   80c74:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80c78:	4911      	ldr	r1, [pc, #68]	; (80cc0 <pmc_switch_mck_to_pllack+0x60>)
   80c7a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80c7c:	f012 0f08 	tst.w	r2, #8
   80c80:	d103      	bne.n	80c8a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80c82:	3b01      	subs	r3, #1
   80c84:	d1f9      	bne.n	80c7a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80c86:	2001      	movs	r0, #1
   80c88:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80c8a:	4a0d      	ldr	r2, [pc, #52]	; (80cc0 <pmc_switch_mck_to_pllack+0x60>)
   80c8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80c8e:	f023 0303 	bic.w	r3, r3, #3
   80c92:	f043 0302 	orr.w	r3, r3, #2
   80c96:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c98:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80c9a:	f013 0f08 	tst.w	r3, #8
   80c9e:	d10a      	bne.n	80cb6 <pmc_switch_mck_to_pllack+0x56>
   80ca0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80ca4:	4906      	ldr	r1, [pc, #24]	; (80cc0 <pmc_switch_mck_to_pllack+0x60>)
   80ca6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80ca8:	f012 0f08 	tst.w	r2, #8
   80cac:	d105      	bne.n	80cba <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80cae:	3b01      	subs	r3, #1
   80cb0:	d1f9      	bne.n	80ca6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80cb2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80cb4:	4770      	bx	lr
	return 0;
   80cb6:	2000      	movs	r0, #0
   80cb8:	4770      	bx	lr
   80cba:	2000      	movs	r0, #0
   80cbc:	4770      	bx	lr
   80cbe:	bf00      	nop
   80cc0:	400e0600 	.word	0x400e0600

00080cc4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80cc4:	b9c8      	cbnz	r0, 80cfa <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80cc6:	4a11      	ldr	r2, [pc, #68]	; (80d0c <pmc_switch_mainck_to_xtal+0x48>)
   80cc8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80cca:	0209      	lsls	r1, r1, #8
   80ccc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80cce:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80cd2:	f023 0303 	bic.w	r3, r3, #3
   80cd6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80cda:	f043 0301 	orr.w	r3, r3, #1
   80cde:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ce0:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80ce2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80ce4:	f013 0f01 	tst.w	r3, #1
   80ce8:	d0fb      	beq.n	80ce2 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80cea:	4a08      	ldr	r2, [pc, #32]	; (80d0c <pmc_switch_mainck_to_xtal+0x48>)
   80cec:	6a13      	ldr	r3, [r2, #32]
   80cee:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80cf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80cf6:	6213      	str	r3, [r2, #32]
   80cf8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80cfa:	4904      	ldr	r1, [pc, #16]	; (80d0c <pmc_switch_mainck_to_xtal+0x48>)
   80cfc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80cfe:	4a04      	ldr	r2, [pc, #16]	; (80d10 <pmc_switch_mainck_to_xtal+0x4c>)
   80d00:	401a      	ands	r2, r3
   80d02:	4b04      	ldr	r3, [pc, #16]	; (80d14 <pmc_switch_mainck_to_xtal+0x50>)
   80d04:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d06:	620b      	str	r3, [r1, #32]
   80d08:	4770      	bx	lr
   80d0a:	bf00      	nop
   80d0c:	400e0600 	.word	0x400e0600
   80d10:	fec8fffc 	.word	0xfec8fffc
   80d14:	01370002 	.word	0x01370002

00080d18 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80d18:	4b02      	ldr	r3, [pc, #8]	; (80d24 <pmc_osc_is_ready_mainck+0xc>)
   80d1a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d1c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80d20:	4770      	bx	lr
   80d22:	bf00      	nop
   80d24:	400e0600 	.word	0x400e0600

00080d28 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80d28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80d2c:	4b01      	ldr	r3, [pc, #4]	; (80d34 <pmc_disable_pllack+0xc>)
   80d2e:	629a      	str	r2, [r3, #40]	; 0x28
   80d30:	4770      	bx	lr
   80d32:	bf00      	nop
   80d34:	400e0600 	.word	0x400e0600

00080d38 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80d38:	4b02      	ldr	r3, [pc, #8]	; (80d44 <pmc_is_locked_pllack+0xc>)
   80d3a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d3c:	f000 0002 	and.w	r0, r0, #2
   80d40:	4770      	bx	lr
   80d42:	bf00      	nop
   80d44:	400e0600 	.word	0x400e0600

00080d48 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80d48:	282c      	cmp	r0, #44	; 0x2c
   80d4a:	d81e      	bhi.n	80d8a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80d4c:	281f      	cmp	r0, #31
   80d4e:	d80c      	bhi.n	80d6a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80d50:	4b11      	ldr	r3, [pc, #68]	; (80d98 <pmc_enable_periph_clk+0x50>)
   80d52:	699a      	ldr	r2, [r3, #24]
   80d54:	2301      	movs	r3, #1
   80d56:	4083      	lsls	r3, r0
   80d58:	4393      	bics	r3, r2
   80d5a:	d018      	beq.n	80d8e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80d5c:	2301      	movs	r3, #1
   80d5e:	fa03 f000 	lsl.w	r0, r3, r0
   80d62:	4b0d      	ldr	r3, [pc, #52]	; (80d98 <pmc_enable_periph_clk+0x50>)
   80d64:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80d66:	2000      	movs	r0, #0
   80d68:	4770      	bx	lr
		ul_id -= 32;
   80d6a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80d6c:	4b0a      	ldr	r3, [pc, #40]	; (80d98 <pmc_enable_periph_clk+0x50>)
   80d6e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80d72:	2301      	movs	r3, #1
   80d74:	4083      	lsls	r3, r0
   80d76:	4393      	bics	r3, r2
   80d78:	d00b      	beq.n	80d92 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80d7a:	2301      	movs	r3, #1
   80d7c:	fa03 f000 	lsl.w	r0, r3, r0
   80d80:	4b05      	ldr	r3, [pc, #20]	; (80d98 <pmc_enable_periph_clk+0x50>)
   80d82:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80d86:	2000      	movs	r0, #0
   80d88:	4770      	bx	lr
		return 1;
   80d8a:	2001      	movs	r0, #1
   80d8c:	4770      	bx	lr
	return 0;
   80d8e:	2000      	movs	r0, #0
   80d90:	4770      	bx	lr
   80d92:	2000      	movs	r0, #0
}
   80d94:	4770      	bx	lr
   80d96:	bf00      	nop
   80d98:	400e0600 	.word	0x400e0600

00080d9c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80d9c:	e7fe      	b.n	80d9c <Dummy_Handler>
	...

00080da0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80da0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80da2:	4b1c      	ldr	r3, [pc, #112]	; (80e14 <Reset_Handler+0x74>)
   80da4:	4a1c      	ldr	r2, [pc, #112]	; (80e18 <Reset_Handler+0x78>)
   80da6:	429a      	cmp	r2, r3
   80da8:	d010      	beq.n	80dcc <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80daa:	4b1c      	ldr	r3, [pc, #112]	; (80e1c <Reset_Handler+0x7c>)
   80dac:	4a19      	ldr	r2, [pc, #100]	; (80e14 <Reset_Handler+0x74>)
   80dae:	429a      	cmp	r2, r3
   80db0:	d20c      	bcs.n	80dcc <Reset_Handler+0x2c>
   80db2:	3b01      	subs	r3, #1
   80db4:	1a9b      	subs	r3, r3, r2
   80db6:	f023 0303 	bic.w	r3, r3, #3
   80dba:	3304      	adds	r3, #4
   80dbc:	4413      	add	r3, r2
   80dbe:	4916      	ldr	r1, [pc, #88]	; (80e18 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80dc0:	f851 0b04 	ldr.w	r0, [r1], #4
   80dc4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80dc8:	429a      	cmp	r2, r3
   80dca:	d1f9      	bne.n	80dc0 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80dcc:	4b14      	ldr	r3, [pc, #80]	; (80e20 <Reset_Handler+0x80>)
   80dce:	4a15      	ldr	r2, [pc, #84]	; (80e24 <Reset_Handler+0x84>)
   80dd0:	429a      	cmp	r2, r3
   80dd2:	d20a      	bcs.n	80dea <Reset_Handler+0x4a>
   80dd4:	3b01      	subs	r3, #1
   80dd6:	1a9b      	subs	r3, r3, r2
   80dd8:	f023 0303 	bic.w	r3, r3, #3
   80ddc:	3304      	adds	r3, #4
   80dde:	4413      	add	r3, r2
		*pDest++ = 0;
   80de0:	2100      	movs	r1, #0
   80de2:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80de6:	4293      	cmp	r3, r2
   80de8:	d1fb      	bne.n	80de2 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80dea:	4b0f      	ldr	r3, [pc, #60]	; (80e28 <Reset_Handler+0x88>)
   80dec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80df0:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80df4:	490d      	ldr	r1, [pc, #52]	; (80e2c <Reset_Handler+0x8c>)
   80df6:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80df8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80dfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80e00:	d203      	bcs.n	80e0a <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80e02:	688b      	ldr	r3, [r1, #8]
   80e04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80e08:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80e0a:	4b09      	ldr	r3, [pc, #36]	; (80e30 <Reset_Handler+0x90>)
   80e0c:	4798      	blx	r3

	/* Branch to main function */
	main();
   80e0e:	4b09      	ldr	r3, [pc, #36]	; (80e34 <Reset_Handler+0x94>)
   80e10:	4798      	blx	r3
   80e12:	e7fe      	b.n	80e12 <Reset_Handler+0x72>
   80e14:	20070000 	.word	0x20070000
   80e18:	00084094 	.word	0x00084094
   80e1c:	20070b18 	.word	0x20070b18
   80e20:	20070cc0 	.word	0x20070cc0
   80e24:	20070b18 	.word	0x20070b18
   80e28:	00080000 	.word	0x00080000
   80e2c:	e000ed00 	.word	0xe000ed00
   80e30:	00080fd5 	.word	0x00080fd5
   80e34:	00080fa1 	.word	0x00080fa1

00080e38 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80e38:	4b3d      	ldr	r3, [pc, #244]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e3c:	f003 0303 	and.w	r3, r3, #3
   80e40:	2b03      	cmp	r3, #3
   80e42:	d80e      	bhi.n	80e62 <SystemCoreClockUpdate+0x2a>
   80e44:	e8df f003 	tbb	[pc, r3]
   80e48:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80e4c:	4b39      	ldr	r3, [pc, #228]	; (80f34 <SystemCoreClockUpdate+0xfc>)
   80e4e:	695b      	ldr	r3, [r3, #20]
   80e50:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80e54:	bf14      	ite	ne
   80e56:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80e5a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80e5e:	4b36      	ldr	r3, [pc, #216]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80e60:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80e62:	4b33      	ldr	r3, [pc, #204]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e66:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80e6a:	2b70      	cmp	r3, #112	; 0x70
   80e6c:	d057      	beq.n	80f1e <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80e6e:	4b30      	ldr	r3, [pc, #192]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80e70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80e72:	4931      	ldr	r1, [pc, #196]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80e74:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80e78:	680b      	ldr	r3, [r1, #0]
   80e7a:	40d3      	lsrs	r3, r2
   80e7c:	600b      	str	r3, [r1, #0]
   80e7e:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80e80:	4b2b      	ldr	r3, [pc, #172]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80e82:	6a1b      	ldr	r3, [r3, #32]
   80e84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80e88:	d003      	beq.n	80e92 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80e8a:	4a2c      	ldr	r2, [pc, #176]	; (80f3c <SystemCoreClockUpdate+0x104>)
   80e8c:	4b2a      	ldr	r3, [pc, #168]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80e8e:	601a      	str	r2, [r3, #0]
   80e90:	e7e7      	b.n	80e62 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80e92:	4a2b      	ldr	r2, [pc, #172]	; (80f40 <SystemCoreClockUpdate+0x108>)
   80e94:	4b28      	ldr	r3, [pc, #160]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80e96:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80e98:	4b25      	ldr	r3, [pc, #148]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80e9a:	6a1b      	ldr	r3, [r3, #32]
   80e9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ea0:	2b10      	cmp	r3, #16
   80ea2:	d005      	beq.n	80eb0 <SystemCoreClockUpdate+0x78>
   80ea4:	2b20      	cmp	r3, #32
   80ea6:	d1dc      	bne.n	80e62 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80ea8:	4a24      	ldr	r2, [pc, #144]	; (80f3c <SystemCoreClockUpdate+0x104>)
   80eaa:	4b23      	ldr	r3, [pc, #140]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80eac:	601a      	str	r2, [r3, #0]
				break;
   80eae:	e7d8      	b.n	80e62 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80eb0:	4a24      	ldr	r2, [pc, #144]	; (80f44 <SystemCoreClockUpdate+0x10c>)
   80eb2:	4b21      	ldr	r3, [pc, #132]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80eb4:	601a      	str	r2, [r3, #0]
				break;
   80eb6:	e7d4      	b.n	80e62 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80eb8:	4b1d      	ldr	r3, [pc, #116]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80eba:	6a1b      	ldr	r3, [r3, #32]
   80ebc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ec0:	d00c      	beq.n	80edc <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ec2:	4a1e      	ldr	r2, [pc, #120]	; (80f3c <SystemCoreClockUpdate+0x104>)
   80ec4:	4b1c      	ldr	r3, [pc, #112]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80ec6:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80ec8:	4b19      	ldr	r3, [pc, #100]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ecc:	f003 0303 	and.w	r3, r3, #3
   80ed0:	2b02      	cmp	r3, #2
   80ed2:	d016      	beq.n	80f02 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80ed4:	4a1c      	ldr	r2, [pc, #112]	; (80f48 <SystemCoreClockUpdate+0x110>)
   80ed6:	4b18      	ldr	r3, [pc, #96]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80ed8:	601a      	str	r2, [r3, #0]
   80eda:	e7c2      	b.n	80e62 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80edc:	4a18      	ldr	r2, [pc, #96]	; (80f40 <SystemCoreClockUpdate+0x108>)
   80ede:	4b16      	ldr	r3, [pc, #88]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80ee0:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ee2:	4b13      	ldr	r3, [pc, #76]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80ee4:	6a1b      	ldr	r3, [r3, #32]
   80ee6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80eea:	2b10      	cmp	r3, #16
   80eec:	d005      	beq.n	80efa <SystemCoreClockUpdate+0xc2>
   80eee:	2b20      	cmp	r3, #32
   80ef0:	d1ea      	bne.n	80ec8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80ef2:	4a12      	ldr	r2, [pc, #72]	; (80f3c <SystemCoreClockUpdate+0x104>)
   80ef4:	4b10      	ldr	r3, [pc, #64]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80ef6:	601a      	str	r2, [r3, #0]
				break;
   80ef8:	e7e6      	b.n	80ec8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80efa:	4a12      	ldr	r2, [pc, #72]	; (80f44 <SystemCoreClockUpdate+0x10c>)
   80efc:	4b0e      	ldr	r3, [pc, #56]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80efe:	601a      	str	r2, [r3, #0]
				break;
   80f00:	e7e2      	b.n	80ec8 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f02:	4a0b      	ldr	r2, [pc, #44]	; (80f30 <SystemCoreClockUpdate+0xf8>)
   80f04:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f06:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80f08:	480b      	ldr	r0, [pc, #44]	; (80f38 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f0a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80f0e:	6803      	ldr	r3, [r0, #0]
   80f10:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f14:	b2d2      	uxtb	r2, r2
   80f16:	fbb3 f3f2 	udiv	r3, r3, r2
   80f1a:	6003      	str	r3, [r0, #0]
   80f1c:	e7a1      	b.n	80e62 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80f1e:	4a06      	ldr	r2, [pc, #24]	; (80f38 <SystemCoreClockUpdate+0x100>)
   80f20:	6813      	ldr	r3, [r2, #0]
   80f22:	490a      	ldr	r1, [pc, #40]	; (80f4c <SystemCoreClockUpdate+0x114>)
   80f24:	fba1 1303 	umull	r1, r3, r1, r3
   80f28:	085b      	lsrs	r3, r3, #1
   80f2a:	6013      	str	r3, [r2, #0]
   80f2c:	4770      	bx	lr
   80f2e:	bf00      	nop
   80f30:	400e0600 	.word	0x400e0600
   80f34:	400e1a10 	.word	0x400e1a10
   80f38:	20070164 	.word	0x20070164
   80f3c:	00b71b00 	.word	0x00b71b00
   80f40:	003d0900 	.word	0x003d0900
   80f44:	007a1200 	.word	0x007a1200
   80f48:	0e4e1c00 	.word	0x0e4e1c00
   80f4c:	aaaaaaab 	.word	0xaaaaaaab

00080f50 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80f50:	4b0a      	ldr	r3, [pc, #40]	; (80f7c <_sbrk+0x2c>)
   80f52:	681b      	ldr	r3, [r3, #0]
   80f54:	b153      	cbz	r3, 80f6c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   80f56:	4b09      	ldr	r3, [pc, #36]	; (80f7c <_sbrk+0x2c>)
   80f58:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80f5a:	181a      	adds	r2, r3, r0
   80f5c:	4908      	ldr	r1, [pc, #32]	; (80f80 <_sbrk+0x30>)
   80f5e:	4291      	cmp	r1, r2
   80f60:	db08      	blt.n	80f74 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   80f62:	4610      	mov	r0, r2
   80f64:	4a05      	ldr	r2, [pc, #20]	; (80f7c <_sbrk+0x2c>)
   80f66:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80f68:	4618      	mov	r0, r3
   80f6a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   80f6c:	4a05      	ldr	r2, [pc, #20]	; (80f84 <_sbrk+0x34>)
   80f6e:	4b03      	ldr	r3, [pc, #12]	; (80f7c <_sbrk+0x2c>)
   80f70:	601a      	str	r2, [r3, #0]
   80f72:	e7f0      	b.n	80f56 <_sbrk+0x6>
		return (caddr_t) -1;	
   80f74:	f04f 30ff 	mov.w	r0, #4294967295
}
   80f78:	4770      	bx	lr
   80f7a:	bf00      	nop
   80f7c:	20070c54 	.word	0x20070c54
   80f80:	20087ffc 	.word	0x20087ffc
   80f84:	20072cc0 	.word	0x20072cc0

00080f88 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80f88:	f04f 30ff 	mov.w	r0, #4294967295
   80f8c:	4770      	bx	lr

00080f8e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80f8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80f92:	604b      	str	r3, [r1, #4]

	return 0;
}
   80f94:	2000      	movs	r0, #0
   80f96:	4770      	bx	lr

00080f98 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80f98:	2001      	movs	r0, #1
   80f9a:	4770      	bx	lr

00080f9c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80f9c:	2000      	movs	r0, #0
   80f9e:	4770      	bx	lr

00080fa0 <main>:
#include <asf.h>
#include "I2CFunctions.h"
#include "test.h"

int main (void)
{
   80fa0:	b508      	push	{r3, lr}
	sysclk_init();
   80fa2:	4b07      	ldr	r3, [pc, #28]	; (80fc0 <main+0x20>)
   80fa4:	4798      	blx	r3
	board_init();
   80fa6:	4b07      	ldr	r3, [pc, #28]	; (80fc4 <main+0x24>)
   80fa8:	4798      	blx	r3
	delay_init();
	console_init();
   80faa:	4b07      	ldr	r3, [pc, #28]	; (80fc8 <main+0x28>)
   80fac:	4798      	blx	r3
	
	if(init_twi())
   80fae:	4b07      	ldr	r3, [pc, #28]	; (80fcc <main+0x2c>)
   80fb0:	4798      	blx	r3
   80fb2:	b908      	cbnz	r0, 80fb8 <main+0x18>
		/* Testa random saker */
		//read_package(TWI_SLAVE_ADR_POS);
		//send_package(LED_OFF, TWI_SLAVE_ADR_PAB);
	}
	
}
   80fb4:	2000      	movs	r0, #0
   80fb6:	bd08      	pop	{r3, pc}
		test_fs_8();
   80fb8:	4b05      	ldr	r3, [pc, #20]	; (80fd0 <main+0x30>)
   80fba:	4798      	blx	r3
   80fbc:	e7fa      	b.n	80fb4 <main+0x14>
   80fbe:	bf00      	nop
   80fc0:	000808b1 	.word	0x000808b1
   80fc4:	00080915 	.word	0x00080915
   80fc8:	00080305 	.word	0x00080305
   80fcc:	0008063d 	.word	0x0008063d
   80fd0:	000802a9 	.word	0x000802a9

00080fd4 <__libc_init_array>:
   80fd4:	b570      	push	{r4, r5, r6, lr}
   80fd6:	4e0f      	ldr	r6, [pc, #60]	; (81014 <__libc_init_array+0x40>)
   80fd8:	4d0f      	ldr	r5, [pc, #60]	; (81018 <__libc_init_array+0x44>)
   80fda:	1b76      	subs	r6, r6, r5
   80fdc:	10b6      	asrs	r6, r6, #2
   80fde:	bf18      	it	ne
   80fe0:	2400      	movne	r4, #0
   80fe2:	d005      	beq.n	80ff0 <__libc_init_array+0x1c>
   80fe4:	3401      	adds	r4, #1
   80fe6:	f855 3b04 	ldr.w	r3, [r5], #4
   80fea:	4798      	blx	r3
   80fec:	42a6      	cmp	r6, r4
   80fee:	d1f9      	bne.n	80fe4 <__libc_init_array+0x10>
   80ff0:	4e0a      	ldr	r6, [pc, #40]	; (8101c <__libc_init_array+0x48>)
   80ff2:	4d0b      	ldr	r5, [pc, #44]	; (81020 <__libc_init_array+0x4c>)
   80ff4:	f003 f838 	bl	84068 <_init>
   80ff8:	1b76      	subs	r6, r6, r5
   80ffa:	10b6      	asrs	r6, r6, #2
   80ffc:	bf18      	it	ne
   80ffe:	2400      	movne	r4, #0
   81000:	d006      	beq.n	81010 <__libc_init_array+0x3c>
   81002:	3401      	adds	r4, #1
   81004:	f855 3b04 	ldr.w	r3, [r5], #4
   81008:	4798      	blx	r3
   8100a:	42a6      	cmp	r6, r4
   8100c:	d1f9      	bne.n	81002 <__libc_init_array+0x2e>
   8100e:	bd70      	pop	{r4, r5, r6, pc}
   81010:	bd70      	pop	{r4, r5, r6, pc}
   81012:	bf00      	nop
   81014:	00084074 	.word	0x00084074
   81018:	00084074 	.word	0x00084074
   8101c:	0008407c 	.word	0x0008407c
   81020:	00084074 	.word	0x00084074

00081024 <iprintf>:
   81024:	b40f      	push	{r0, r1, r2, r3}
   81026:	b510      	push	{r4, lr}
   81028:	4b07      	ldr	r3, [pc, #28]	; (81048 <iprintf+0x24>)
   8102a:	b082      	sub	sp, #8
   8102c:	ac04      	add	r4, sp, #16
   8102e:	f854 2b04 	ldr.w	r2, [r4], #4
   81032:	6818      	ldr	r0, [r3, #0]
   81034:	4623      	mov	r3, r4
   81036:	6881      	ldr	r1, [r0, #8]
   81038:	9401      	str	r4, [sp, #4]
   8103a:	f000 f965 	bl	81308 <_vfiprintf_r>
   8103e:	b002      	add	sp, #8
   81040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81044:	b004      	add	sp, #16
   81046:	4770      	bx	lr
   81048:	20070168 	.word	0x20070168

0008104c <memset>:
   8104c:	b470      	push	{r4, r5, r6}
   8104e:	0786      	lsls	r6, r0, #30
   81050:	d046      	beq.n	810e0 <memset+0x94>
   81052:	1e54      	subs	r4, r2, #1
   81054:	2a00      	cmp	r2, #0
   81056:	d041      	beq.n	810dc <memset+0x90>
   81058:	b2ca      	uxtb	r2, r1
   8105a:	4603      	mov	r3, r0
   8105c:	e002      	b.n	81064 <memset+0x18>
   8105e:	f114 34ff 	adds.w	r4, r4, #4294967295
   81062:	d33b      	bcc.n	810dc <memset+0x90>
   81064:	f803 2b01 	strb.w	r2, [r3], #1
   81068:	079d      	lsls	r5, r3, #30
   8106a:	d1f8      	bne.n	8105e <memset+0x12>
   8106c:	2c03      	cmp	r4, #3
   8106e:	d92e      	bls.n	810ce <memset+0x82>
   81070:	b2cd      	uxtb	r5, r1
   81072:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81076:	2c0f      	cmp	r4, #15
   81078:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8107c:	d919      	bls.n	810b2 <memset+0x66>
   8107e:	4626      	mov	r6, r4
   81080:	f103 0210 	add.w	r2, r3, #16
   81084:	3e10      	subs	r6, #16
   81086:	2e0f      	cmp	r6, #15
   81088:	f842 5c10 	str.w	r5, [r2, #-16]
   8108c:	f842 5c0c 	str.w	r5, [r2, #-12]
   81090:	f842 5c08 	str.w	r5, [r2, #-8]
   81094:	f842 5c04 	str.w	r5, [r2, #-4]
   81098:	f102 0210 	add.w	r2, r2, #16
   8109c:	d8f2      	bhi.n	81084 <memset+0x38>
   8109e:	f1a4 0210 	sub.w	r2, r4, #16
   810a2:	f022 020f 	bic.w	r2, r2, #15
   810a6:	f004 040f 	and.w	r4, r4, #15
   810aa:	3210      	adds	r2, #16
   810ac:	2c03      	cmp	r4, #3
   810ae:	4413      	add	r3, r2
   810b0:	d90d      	bls.n	810ce <memset+0x82>
   810b2:	461e      	mov	r6, r3
   810b4:	4622      	mov	r2, r4
   810b6:	3a04      	subs	r2, #4
   810b8:	2a03      	cmp	r2, #3
   810ba:	f846 5b04 	str.w	r5, [r6], #4
   810be:	d8fa      	bhi.n	810b6 <memset+0x6a>
   810c0:	1f22      	subs	r2, r4, #4
   810c2:	f022 0203 	bic.w	r2, r2, #3
   810c6:	3204      	adds	r2, #4
   810c8:	4413      	add	r3, r2
   810ca:	f004 0403 	and.w	r4, r4, #3
   810ce:	b12c      	cbz	r4, 810dc <memset+0x90>
   810d0:	b2c9      	uxtb	r1, r1
   810d2:	441c      	add	r4, r3
   810d4:	f803 1b01 	strb.w	r1, [r3], #1
   810d8:	429c      	cmp	r4, r3
   810da:	d1fb      	bne.n	810d4 <memset+0x88>
   810dc:	bc70      	pop	{r4, r5, r6}
   810de:	4770      	bx	lr
   810e0:	4614      	mov	r4, r2
   810e2:	4603      	mov	r3, r0
   810e4:	e7c2      	b.n	8106c <memset+0x20>
   810e6:	bf00      	nop

000810e8 <setbuf>:
   810e8:	2900      	cmp	r1, #0
   810ea:	bf0c      	ite	eq
   810ec:	2202      	moveq	r2, #2
   810ee:	2200      	movne	r2, #0
   810f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   810f4:	f000 b800 	b.w	810f8 <setvbuf>

000810f8 <setvbuf>:
   810f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   810fc:	4d61      	ldr	r5, [pc, #388]	; (81284 <setvbuf+0x18c>)
   810fe:	b083      	sub	sp, #12
   81100:	682d      	ldr	r5, [r5, #0]
   81102:	4604      	mov	r4, r0
   81104:	460f      	mov	r7, r1
   81106:	4690      	mov	r8, r2
   81108:	461e      	mov	r6, r3
   8110a:	b115      	cbz	r5, 81112 <setvbuf+0x1a>
   8110c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8110e:	2b00      	cmp	r3, #0
   81110:	d064      	beq.n	811dc <setvbuf+0xe4>
   81112:	f1b8 0f02 	cmp.w	r8, #2
   81116:	d006      	beq.n	81126 <setvbuf+0x2e>
   81118:	f1b8 0f01 	cmp.w	r8, #1
   8111c:	f200 809f 	bhi.w	8125e <setvbuf+0x166>
   81120:	2e00      	cmp	r6, #0
   81122:	f2c0 809c 	blt.w	8125e <setvbuf+0x166>
   81126:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81128:	07d8      	lsls	r0, r3, #31
   8112a:	d534      	bpl.n	81196 <setvbuf+0x9e>
   8112c:	4621      	mov	r1, r4
   8112e:	4628      	mov	r0, r5
   81130:	f001 f882 	bl	82238 <_fflush_r>
   81134:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81136:	b141      	cbz	r1, 8114a <setvbuf+0x52>
   81138:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8113c:	4299      	cmp	r1, r3
   8113e:	d002      	beq.n	81146 <setvbuf+0x4e>
   81140:	4628      	mov	r0, r5
   81142:	f001 f9f7 	bl	82534 <_free_r>
   81146:	2300      	movs	r3, #0
   81148:	6323      	str	r3, [r4, #48]	; 0x30
   8114a:	2200      	movs	r2, #0
   8114c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81150:	61a2      	str	r2, [r4, #24]
   81152:	6062      	str	r2, [r4, #4]
   81154:	061a      	lsls	r2, r3, #24
   81156:	d43a      	bmi.n	811ce <setvbuf+0xd6>
   81158:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   8115c:	f023 0303 	bic.w	r3, r3, #3
   81160:	f1b8 0f02 	cmp.w	r8, #2
   81164:	81a3      	strh	r3, [r4, #12]
   81166:	d01d      	beq.n	811a4 <setvbuf+0xac>
   81168:	ab01      	add	r3, sp, #4
   8116a:	466a      	mov	r2, sp
   8116c:	4621      	mov	r1, r4
   8116e:	4628      	mov	r0, r5
   81170:	f001 fc7e 	bl	82a70 <__swhatbuf_r>
   81174:	89a3      	ldrh	r3, [r4, #12]
   81176:	4318      	orrs	r0, r3
   81178:	81a0      	strh	r0, [r4, #12]
   8117a:	2e00      	cmp	r6, #0
   8117c:	d132      	bne.n	811e4 <setvbuf+0xec>
   8117e:	9e00      	ldr	r6, [sp, #0]
   81180:	4630      	mov	r0, r6
   81182:	f001 fced 	bl	82b60 <malloc>
   81186:	4607      	mov	r7, r0
   81188:	2800      	cmp	r0, #0
   8118a:	d06b      	beq.n	81264 <setvbuf+0x16c>
   8118c:	89a3      	ldrh	r3, [r4, #12]
   8118e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81192:	81a3      	strh	r3, [r4, #12]
   81194:	e028      	b.n	811e8 <setvbuf+0xf0>
   81196:	89a3      	ldrh	r3, [r4, #12]
   81198:	0599      	lsls	r1, r3, #22
   8119a:	d4c7      	bmi.n	8112c <setvbuf+0x34>
   8119c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8119e:	f001 fc63 	bl	82a68 <__retarget_lock_acquire_recursive>
   811a2:	e7c3      	b.n	8112c <setvbuf+0x34>
   811a4:	2500      	movs	r5, #0
   811a6:	2600      	movs	r6, #0
   811a8:	2001      	movs	r0, #1
   811aa:	6e61      	ldr	r1, [r4, #100]	; 0x64
   811ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
   811b0:	f043 0302 	orr.w	r3, r3, #2
   811b4:	60a6      	str	r6, [r4, #8]
   811b6:	07ce      	lsls	r6, r1, #31
   811b8:	81a3      	strh	r3, [r4, #12]
   811ba:	6160      	str	r0, [r4, #20]
   811bc:	6022      	str	r2, [r4, #0]
   811be:	6122      	str	r2, [r4, #16]
   811c0:	d401      	bmi.n	811c6 <setvbuf+0xce>
   811c2:	0598      	lsls	r0, r3, #22
   811c4:	d53e      	bpl.n	81244 <setvbuf+0x14c>
   811c6:	4628      	mov	r0, r5
   811c8:	b003      	add	sp, #12
   811ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   811ce:	6921      	ldr	r1, [r4, #16]
   811d0:	4628      	mov	r0, r5
   811d2:	f001 f9af 	bl	82534 <_free_r>
   811d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   811da:	e7bd      	b.n	81158 <setvbuf+0x60>
   811dc:	4628      	mov	r0, r5
   811de:	f001 f883 	bl	822e8 <__sinit>
   811e2:	e796      	b.n	81112 <setvbuf+0x1a>
   811e4:	2f00      	cmp	r7, #0
   811e6:	d0cb      	beq.n	81180 <setvbuf+0x88>
   811e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   811ea:	2b00      	cmp	r3, #0
   811ec:	d033      	beq.n	81256 <setvbuf+0x15e>
   811ee:	9b00      	ldr	r3, [sp, #0]
   811f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   811f4:	429e      	cmp	r6, r3
   811f6:	bf1c      	itt	ne
   811f8:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   811fc:	81a2      	strhne	r2, [r4, #12]
   811fe:	f1b8 0f01 	cmp.w	r8, #1
   81202:	bf04      	itt	eq
   81204:	f042 0201 	orreq.w	r2, r2, #1
   81208:	81a2      	strheq	r2, [r4, #12]
   8120a:	b292      	uxth	r2, r2
   8120c:	f012 0308 	ands.w	r3, r2, #8
   81210:	6027      	str	r7, [r4, #0]
   81212:	6127      	str	r7, [r4, #16]
   81214:	6166      	str	r6, [r4, #20]
   81216:	d00e      	beq.n	81236 <setvbuf+0x13e>
   81218:	07d1      	lsls	r1, r2, #31
   8121a:	d51a      	bpl.n	81252 <setvbuf+0x15a>
   8121c:	2300      	movs	r3, #0
   8121e:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81220:	4276      	negs	r6, r6
   81222:	f015 0501 	ands.w	r5, r5, #1
   81226:	61a6      	str	r6, [r4, #24]
   81228:	60a3      	str	r3, [r4, #8]
   8122a:	d009      	beq.n	81240 <setvbuf+0x148>
   8122c:	2500      	movs	r5, #0
   8122e:	4628      	mov	r0, r5
   81230:	b003      	add	sp, #12
   81232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81236:	60a3      	str	r3, [r4, #8]
   81238:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8123a:	f015 0501 	ands.w	r5, r5, #1
   8123e:	d1f5      	bne.n	8122c <setvbuf+0x134>
   81240:	0593      	lsls	r3, r2, #22
   81242:	d4c0      	bmi.n	811c6 <setvbuf+0xce>
   81244:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81246:	f001 fc11 	bl	82a6c <__retarget_lock_release_recursive>
   8124a:	4628      	mov	r0, r5
   8124c:	b003      	add	sp, #12
   8124e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81252:	60a6      	str	r6, [r4, #8]
   81254:	e7f0      	b.n	81238 <setvbuf+0x140>
   81256:	4628      	mov	r0, r5
   81258:	f001 f846 	bl	822e8 <__sinit>
   8125c:	e7c7      	b.n	811ee <setvbuf+0xf6>
   8125e:	f04f 35ff 	mov.w	r5, #4294967295
   81262:	e7b0      	b.n	811c6 <setvbuf+0xce>
   81264:	f8dd 9000 	ldr.w	r9, [sp]
   81268:	45b1      	cmp	r9, r6
   8126a:	d004      	beq.n	81276 <setvbuf+0x17e>
   8126c:	4648      	mov	r0, r9
   8126e:	f001 fc77 	bl	82b60 <malloc>
   81272:	4607      	mov	r7, r0
   81274:	b920      	cbnz	r0, 81280 <setvbuf+0x188>
   81276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8127a:	f04f 35ff 	mov.w	r5, #4294967295
   8127e:	e792      	b.n	811a6 <setvbuf+0xae>
   81280:	464e      	mov	r6, r9
   81282:	e783      	b.n	8118c <setvbuf+0x94>
   81284:	20070168 	.word	0x20070168

00081288 <__sprint_r.part.0>:
   81288:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8128c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8128e:	4693      	mov	fp, r2
   81290:	049c      	lsls	r4, r3, #18
   81292:	d52f      	bpl.n	812f4 <__sprint_r.part.0+0x6c>
   81294:	6893      	ldr	r3, [r2, #8]
   81296:	6812      	ldr	r2, [r2, #0]
   81298:	b353      	cbz	r3, 812f0 <__sprint_r.part.0+0x68>
   8129a:	460e      	mov	r6, r1
   8129c:	4607      	mov	r7, r0
   8129e:	f102 0908 	add.w	r9, r2, #8
   812a2:	e919 0420 	ldmdb	r9, {r5, sl}
   812a6:	ea5f 089a 	movs.w	r8, sl, lsr #2
   812aa:	d017      	beq.n	812dc <__sprint_r.part.0+0x54>
   812ac:	2400      	movs	r4, #0
   812ae:	3d04      	subs	r5, #4
   812b0:	e001      	b.n	812b6 <__sprint_r.part.0+0x2e>
   812b2:	45a0      	cmp	r8, r4
   812b4:	d010      	beq.n	812d8 <__sprint_r.part.0+0x50>
   812b6:	4632      	mov	r2, r6
   812b8:	f855 1f04 	ldr.w	r1, [r5, #4]!
   812bc:	4638      	mov	r0, r7
   812be:	f001 f8b5 	bl	8242c <_fputwc_r>
   812c2:	1c43      	adds	r3, r0, #1
   812c4:	f104 0401 	add.w	r4, r4, #1
   812c8:	d1f3      	bne.n	812b2 <__sprint_r.part.0+0x2a>
   812ca:	2300      	movs	r3, #0
   812cc:	f8cb 3008 	str.w	r3, [fp, #8]
   812d0:	f8cb 3004 	str.w	r3, [fp, #4]
   812d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812d8:	f8db 3008 	ldr.w	r3, [fp, #8]
   812dc:	f02a 0a03 	bic.w	sl, sl, #3
   812e0:	eba3 030a 	sub.w	r3, r3, sl
   812e4:	f8cb 3008 	str.w	r3, [fp, #8]
   812e8:	f109 0908 	add.w	r9, r9, #8
   812ec:	2b00      	cmp	r3, #0
   812ee:	d1d8      	bne.n	812a2 <__sprint_r.part.0+0x1a>
   812f0:	2000      	movs	r0, #0
   812f2:	e7ea      	b.n	812ca <__sprint_r.part.0+0x42>
   812f4:	f001 fa04 	bl	82700 <__sfvwrite_r>
   812f8:	2300      	movs	r3, #0
   812fa:	f8cb 3008 	str.w	r3, [fp, #8]
   812fe:	f8cb 3004 	str.w	r3, [fp, #4]
   81302:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81306:	bf00      	nop

00081308 <_vfiprintf_r>:
   81308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8130c:	b0ad      	sub	sp, #180	; 0xb4
   8130e:	461d      	mov	r5, r3
   81310:	468b      	mov	fp, r1
   81312:	4690      	mov	r8, r2
   81314:	9307      	str	r3, [sp, #28]
   81316:	9006      	str	r0, [sp, #24]
   81318:	b118      	cbz	r0, 81322 <_vfiprintf_r+0x1a>
   8131a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8131c:	2b00      	cmp	r3, #0
   8131e:	f000 80f3 	beq.w	81508 <_vfiprintf_r+0x200>
   81322:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81326:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   8132a:	07df      	lsls	r7, r3, #31
   8132c:	b281      	uxth	r1, r0
   8132e:	d402      	bmi.n	81336 <_vfiprintf_r+0x2e>
   81330:	058e      	lsls	r6, r1, #22
   81332:	f140 80fc 	bpl.w	8152e <_vfiprintf_r+0x226>
   81336:	048c      	lsls	r4, r1, #18
   81338:	d40a      	bmi.n	81350 <_vfiprintf_r+0x48>
   8133a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   8133e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81342:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81346:	f8ab 100c 	strh.w	r1, [fp, #12]
   8134a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   8134e:	b289      	uxth	r1, r1
   81350:	0708      	lsls	r0, r1, #28
   81352:	f140 80b3 	bpl.w	814bc <_vfiprintf_r+0x1b4>
   81356:	f8db 3010 	ldr.w	r3, [fp, #16]
   8135a:	2b00      	cmp	r3, #0
   8135c:	f000 80ae 	beq.w	814bc <_vfiprintf_r+0x1b4>
   81360:	f001 031a 	and.w	r3, r1, #26
   81364:	2b0a      	cmp	r3, #10
   81366:	f000 80b5 	beq.w	814d4 <_vfiprintf_r+0x1cc>
   8136a:	2300      	movs	r3, #0
   8136c:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81370:	46d1      	mov	r9, sl
   81372:	930b      	str	r3, [sp, #44]	; 0x2c
   81374:	9303      	str	r3, [sp, #12]
   81376:	9311      	str	r3, [sp, #68]	; 0x44
   81378:	9310      	str	r3, [sp, #64]	; 0x40
   8137a:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   8137e:	f8cd b010 	str.w	fp, [sp, #16]
   81382:	f898 3000 	ldrb.w	r3, [r8]
   81386:	4644      	mov	r4, r8
   81388:	b1fb      	cbz	r3, 813ca <_vfiprintf_r+0xc2>
   8138a:	2b25      	cmp	r3, #37	; 0x25
   8138c:	d102      	bne.n	81394 <_vfiprintf_r+0x8c>
   8138e:	e01c      	b.n	813ca <_vfiprintf_r+0xc2>
   81390:	2b25      	cmp	r3, #37	; 0x25
   81392:	d003      	beq.n	8139c <_vfiprintf_r+0x94>
   81394:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81398:	2b00      	cmp	r3, #0
   8139a:	d1f9      	bne.n	81390 <_vfiprintf_r+0x88>
   8139c:	eba4 0508 	sub.w	r5, r4, r8
   813a0:	b19d      	cbz	r5, 813ca <_vfiprintf_r+0xc2>
   813a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   813a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   813a6:	3301      	adds	r3, #1
   813a8:	442a      	add	r2, r5
   813aa:	2b07      	cmp	r3, #7
   813ac:	f8c9 8000 	str.w	r8, [r9]
   813b0:	f8c9 5004 	str.w	r5, [r9, #4]
   813b4:	9211      	str	r2, [sp, #68]	; 0x44
   813b6:	9310      	str	r3, [sp, #64]	; 0x40
   813b8:	dd7a      	ble.n	814b0 <_vfiprintf_r+0x1a8>
   813ba:	2a00      	cmp	r2, #0
   813bc:	f040 84b5 	bne.w	81d2a <_vfiprintf_r+0xa22>
   813c0:	46d1      	mov	r9, sl
   813c2:	9b03      	ldr	r3, [sp, #12]
   813c4:	9210      	str	r2, [sp, #64]	; 0x40
   813c6:	442b      	add	r3, r5
   813c8:	9303      	str	r3, [sp, #12]
   813ca:	7823      	ldrb	r3, [r4, #0]
   813cc:	2b00      	cmp	r3, #0
   813ce:	f000 83e5 	beq.w	81b9c <_vfiprintf_r+0x894>
   813d2:	2000      	movs	r0, #0
   813d4:	f04f 0300 	mov.w	r3, #0
   813d8:	f104 0801 	add.w	r8, r4, #1
   813dc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   813e0:	7862      	ldrb	r2, [r4, #1]
   813e2:	4606      	mov	r6, r0
   813e4:	4605      	mov	r5, r0
   813e6:	4603      	mov	r3, r0
   813e8:	f04f 34ff 	mov.w	r4, #4294967295
   813ec:	f108 0801 	add.w	r8, r8, #1
   813f0:	f1a2 0120 	sub.w	r1, r2, #32
   813f4:	2958      	cmp	r1, #88	; 0x58
   813f6:	f200 82d9 	bhi.w	819ac <_vfiprintf_r+0x6a4>
   813fa:	e8df f011 	tbh	[pc, r1, lsl #1]
   813fe:	0228      	.short	0x0228
   81400:	02d702d7 	.word	0x02d702d7
   81404:	02d70230 	.word	0x02d70230
   81408:	02d702d7 	.word	0x02d702d7
   8140c:	02d702d7 	.word	0x02d702d7
   81410:	00a002d7 	.word	0x00a002d7
   81414:	02d70288 	.word	0x02d70288
   81418:	02b800a8 	.word	0x02b800a8
   8141c:	01a602d7 	.word	0x01a602d7
   81420:	01ab01ab 	.word	0x01ab01ab
   81424:	01ab01ab 	.word	0x01ab01ab
   81428:	01ab01ab 	.word	0x01ab01ab
   8142c:	01ab01ab 	.word	0x01ab01ab
   81430:	02d701ab 	.word	0x02d701ab
   81434:	02d702d7 	.word	0x02d702d7
   81438:	02d702d7 	.word	0x02d702d7
   8143c:	02d702d7 	.word	0x02d702d7
   81440:	02d702d7 	.word	0x02d702d7
   81444:	01b902d7 	.word	0x01b902d7
   81448:	02d702d7 	.word	0x02d702d7
   8144c:	02d702d7 	.word	0x02d702d7
   81450:	02d702d7 	.word	0x02d702d7
   81454:	02d702d7 	.word	0x02d702d7
   81458:	02d702d7 	.word	0x02d702d7
   8145c:	02d7019e 	.word	0x02d7019e
   81460:	02d702d7 	.word	0x02d702d7
   81464:	02d702d7 	.word	0x02d702d7
   81468:	02d701a2 	.word	0x02d701a2
   8146c:	025a02d7 	.word	0x025a02d7
   81470:	02d702d7 	.word	0x02d702d7
   81474:	02d702d7 	.word	0x02d702d7
   81478:	02d702d7 	.word	0x02d702d7
   8147c:	02d702d7 	.word	0x02d702d7
   81480:	02d702d7 	.word	0x02d702d7
   81484:	02220261 	.word	0x02220261
   81488:	02d702d7 	.word	0x02d702d7
   8148c:	027602d7 	.word	0x027602d7
   81490:	02d70222 	.word	0x02d70222
   81494:	027b02d7 	.word	0x027b02d7
   81498:	01fc02d7 	.word	0x01fc02d7
   8149c:	02100189 	.word	0x02100189
   814a0:	02d702d2 	.word	0x02d702d2
   814a4:	02d70295 	.word	0x02d70295
   814a8:	02d700ad 	.word	0x02d700ad
   814ac:	023502d7 	.word	0x023502d7
   814b0:	f109 0908 	add.w	r9, r9, #8
   814b4:	9b03      	ldr	r3, [sp, #12]
   814b6:	442b      	add	r3, r5
   814b8:	9303      	str	r3, [sp, #12]
   814ba:	e786      	b.n	813ca <_vfiprintf_r+0xc2>
   814bc:	4659      	mov	r1, fp
   814be:	9806      	ldr	r0, [sp, #24]
   814c0:	f000 fdaa 	bl	82018 <__swsetup_r>
   814c4:	bb18      	cbnz	r0, 8150e <_vfiprintf_r+0x206>
   814c6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   814ca:	f001 031a 	and.w	r3, r1, #26
   814ce:	2b0a      	cmp	r3, #10
   814d0:	f47f af4b 	bne.w	8136a <_vfiprintf_r+0x62>
   814d4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   814d8:	2b00      	cmp	r3, #0
   814da:	f6ff af46 	blt.w	8136a <_vfiprintf_r+0x62>
   814de:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   814e2:	07db      	lsls	r3, r3, #31
   814e4:	d405      	bmi.n	814f2 <_vfiprintf_r+0x1ea>
   814e6:	058f      	lsls	r7, r1, #22
   814e8:	d403      	bmi.n	814f2 <_vfiprintf_r+0x1ea>
   814ea:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   814ee:	f001 fabd 	bl	82a6c <__retarget_lock_release_recursive>
   814f2:	462b      	mov	r3, r5
   814f4:	4642      	mov	r2, r8
   814f6:	4659      	mov	r1, fp
   814f8:	9806      	ldr	r0, [sp, #24]
   814fa:	f000 fd49 	bl	81f90 <__sbprintf>
   814fe:	9003      	str	r0, [sp, #12]
   81500:	9803      	ldr	r0, [sp, #12]
   81502:	b02d      	add	sp, #180	; 0xb4
   81504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81508:	f000 feee 	bl	822e8 <__sinit>
   8150c:	e709      	b.n	81322 <_vfiprintf_r+0x1a>
   8150e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81512:	07d9      	lsls	r1, r3, #31
   81514:	d404      	bmi.n	81520 <_vfiprintf_r+0x218>
   81516:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8151a:	059a      	lsls	r2, r3, #22
   8151c:	f140 84ae 	bpl.w	81e7c <_vfiprintf_r+0xb74>
   81520:	f04f 33ff 	mov.w	r3, #4294967295
   81524:	9303      	str	r3, [sp, #12]
   81526:	9803      	ldr	r0, [sp, #12]
   81528:	b02d      	add	sp, #180	; 0xb4
   8152a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8152e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81532:	f001 fa99 	bl	82a68 <__retarget_lock_acquire_recursive>
   81536:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   8153a:	b281      	uxth	r1, r0
   8153c:	e6fb      	b.n	81336 <_vfiprintf_r+0x2e>
   8153e:	9907      	ldr	r1, [sp, #28]
   81540:	460a      	mov	r2, r1
   81542:	680d      	ldr	r5, [r1, #0]
   81544:	3204      	adds	r2, #4
   81546:	2d00      	cmp	r5, #0
   81548:	9207      	str	r2, [sp, #28]
   8154a:	da02      	bge.n	81552 <_vfiprintf_r+0x24a>
   8154c:	426d      	negs	r5, r5
   8154e:	f043 0304 	orr.w	r3, r3, #4
   81552:	f898 2000 	ldrb.w	r2, [r8]
   81556:	e749      	b.n	813ec <_vfiprintf_r+0xe4>
   81558:	9508      	str	r5, [sp, #32]
   8155a:	069e      	lsls	r6, r3, #26
   8155c:	f100 845a 	bmi.w	81e14 <_vfiprintf_r+0xb0c>
   81560:	9907      	ldr	r1, [sp, #28]
   81562:	06dd      	lsls	r5, r3, #27
   81564:	460a      	mov	r2, r1
   81566:	f100 83ef 	bmi.w	81d48 <_vfiprintf_r+0xa40>
   8156a:	0658      	lsls	r0, r3, #25
   8156c:	f140 83ec 	bpl.w	81d48 <_vfiprintf_r+0xa40>
   81570:	2700      	movs	r7, #0
   81572:	2201      	movs	r2, #1
   81574:	880e      	ldrh	r6, [r1, #0]
   81576:	3104      	adds	r1, #4
   81578:	9107      	str	r1, [sp, #28]
   8157a:	f04f 0100 	mov.w	r1, #0
   8157e:	2500      	movs	r5, #0
   81580:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81584:	1c61      	adds	r1, r4, #1
   81586:	f000 8117 	beq.w	817b8 <_vfiprintf_r+0x4b0>
   8158a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   8158e:	9102      	str	r1, [sp, #8]
   81590:	ea56 0107 	orrs.w	r1, r6, r7
   81594:	f040 8115 	bne.w	817c2 <_vfiprintf_r+0x4ba>
   81598:	2c00      	cmp	r4, #0
   8159a:	f040 835b 	bne.w	81c54 <_vfiprintf_r+0x94c>
   8159e:	2a00      	cmp	r2, #0
   815a0:	f040 83b6 	bne.w	81d10 <_vfiprintf_r+0xa08>
   815a4:	f013 0301 	ands.w	r3, r3, #1
   815a8:	9305      	str	r3, [sp, #20]
   815aa:	f000 8455 	beq.w	81e58 <_vfiprintf_r+0xb50>
   815ae:	2330      	movs	r3, #48	; 0x30
   815b0:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   815b4:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   815b8:	9b05      	ldr	r3, [sp, #20]
   815ba:	42a3      	cmp	r3, r4
   815bc:	bfb8      	it	lt
   815be:	4623      	movlt	r3, r4
   815c0:	9301      	str	r3, [sp, #4]
   815c2:	b10d      	cbz	r5, 815c8 <_vfiprintf_r+0x2c0>
   815c4:	3301      	adds	r3, #1
   815c6:	9301      	str	r3, [sp, #4]
   815c8:	9b02      	ldr	r3, [sp, #8]
   815ca:	f013 0302 	ands.w	r3, r3, #2
   815ce:	9309      	str	r3, [sp, #36]	; 0x24
   815d0:	d002      	beq.n	815d8 <_vfiprintf_r+0x2d0>
   815d2:	9b01      	ldr	r3, [sp, #4]
   815d4:	3302      	adds	r3, #2
   815d6:	9301      	str	r3, [sp, #4]
   815d8:	9b02      	ldr	r3, [sp, #8]
   815da:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   815de:	930a      	str	r3, [sp, #40]	; 0x28
   815e0:	f040 8215 	bne.w	81a0e <_vfiprintf_r+0x706>
   815e4:	9b08      	ldr	r3, [sp, #32]
   815e6:	9a01      	ldr	r2, [sp, #4]
   815e8:	1a9d      	subs	r5, r3, r2
   815ea:	2d00      	cmp	r5, #0
   815ec:	f340 820f 	ble.w	81a0e <_vfiprintf_r+0x706>
   815f0:	2d10      	cmp	r5, #16
   815f2:	f340 8484 	ble.w	81efe <_vfiprintf_r+0xbf6>
   815f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
   815f8:	46ce      	mov	lr, r9
   815fa:	2710      	movs	r7, #16
   815fc:	46a1      	mov	r9, r4
   815fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81600:	4ec5      	ldr	r6, [pc, #788]	; (81918 <_vfiprintf_r+0x610>)
   81602:	4619      	mov	r1, r3
   81604:	9c06      	ldr	r4, [sp, #24]
   81606:	e007      	b.n	81618 <_vfiprintf_r+0x310>
   81608:	f101 0c02 	add.w	ip, r1, #2
   8160c:	4601      	mov	r1, r0
   8160e:	f10e 0e08 	add.w	lr, lr, #8
   81612:	3d10      	subs	r5, #16
   81614:	2d10      	cmp	r5, #16
   81616:	dd11      	ble.n	8163c <_vfiprintf_r+0x334>
   81618:	1c48      	adds	r0, r1, #1
   8161a:	3210      	adds	r2, #16
   8161c:	2807      	cmp	r0, #7
   8161e:	9211      	str	r2, [sp, #68]	; 0x44
   81620:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81624:	9010      	str	r0, [sp, #64]	; 0x40
   81626:	ddef      	ble.n	81608 <_vfiprintf_r+0x300>
   81628:	2a00      	cmp	r2, #0
   8162a:	f040 81d9 	bne.w	819e0 <_vfiprintf_r+0x6d8>
   8162e:	3d10      	subs	r5, #16
   81630:	2d10      	cmp	r5, #16
   81632:	4611      	mov	r1, r2
   81634:	f04f 0c01 	mov.w	ip, #1
   81638:	46d6      	mov	lr, sl
   8163a:	dced      	bgt.n	81618 <_vfiprintf_r+0x310>
   8163c:	464c      	mov	r4, r9
   8163e:	4661      	mov	r1, ip
   81640:	46f1      	mov	r9, lr
   81642:	442a      	add	r2, r5
   81644:	2907      	cmp	r1, #7
   81646:	9211      	str	r2, [sp, #68]	; 0x44
   81648:	f8c9 6000 	str.w	r6, [r9]
   8164c:	f8c9 5004 	str.w	r5, [r9, #4]
   81650:	9110      	str	r1, [sp, #64]	; 0x40
   81652:	f300 82eb 	bgt.w	81c2c <_vfiprintf_r+0x924>
   81656:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8165a:	f109 0908 	add.w	r9, r9, #8
   8165e:	1c48      	adds	r0, r1, #1
   81660:	2d00      	cmp	r5, #0
   81662:	f040 81dc 	bne.w	81a1e <_vfiprintf_r+0x716>
   81666:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81668:	2b00      	cmp	r3, #0
   8166a:	f000 81f6 	beq.w	81a5a <_vfiprintf_r+0x752>
   8166e:	2102      	movs	r1, #2
   81670:	ab0e      	add	r3, sp, #56	; 0x38
   81672:	440a      	add	r2, r1
   81674:	2807      	cmp	r0, #7
   81676:	9211      	str	r2, [sp, #68]	; 0x44
   81678:	9010      	str	r0, [sp, #64]	; 0x40
   8167a:	f8c9 1004 	str.w	r1, [r9, #4]
   8167e:	f8c9 3000 	str.w	r3, [r9]
   81682:	f340 81e6 	ble.w	81a52 <_vfiprintf_r+0x74a>
   81686:	2a00      	cmp	r2, #0
   81688:	f040 8395 	bne.w	81db6 <_vfiprintf_r+0xaae>
   8168c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8168e:	2001      	movs	r0, #1
   81690:	2b80      	cmp	r3, #128	; 0x80
   81692:	4611      	mov	r1, r2
   81694:	46d1      	mov	r9, sl
   81696:	f040 81e4 	bne.w	81a62 <_vfiprintf_r+0x75a>
   8169a:	9b08      	ldr	r3, [sp, #32]
   8169c:	9d01      	ldr	r5, [sp, #4]
   8169e:	1b5e      	subs	r6, r3, r5
   816a0:	2e00      	cmp	r6, #0
   816a2:	f340 81de 	ble.w	81a62 <_vfiprintf_r+0x75a>
   816a6:	2e10      	cmp	r6, #16
   816a8:	f340 843c 	ble.w	81f24 <_vfiprintf_r+0xc1c>
   816ac:	46cc      	mov	ip, r9
   816ae:	2710      	movs	r7, #16
   816b0:	46a1      	mov	r9, r4
   816b2:	4d9a      	ldr	r5, [pc, #616]	; (8191c <_vfiprintf_r+0x614>)
   816b4:	9c06      	ldr	r4, [sp, #24]
   816b6:	e007      	b.n	816c8 <_vfiprintf_r+0x3c0>
   816b8:	f101 0e02 	add.w	lr, r1, #2
   816bc:	4601      	mov	r1, r0
   816be:	f10c 0c08 	add.w	ip, ip, #8
   816c2:	3e10      	subs	r6, #16
   816c4:	2e10      	cmp	r6, #16
   816c6:	dd11      	ble.n	816ec <_vfiprintf_r+0x3e4>
   816c8:	1c48      	adds	r0, r1, #1
   816ca:	3210      	adds	r2, #16
   816cc:	2807      	cmp	r0, #7
   816ce:	9211      	str	r2, [sp, #68]	; 0x44
   816d0:	e88c 00a0 	stmia.w	ip, {r5, r7}
   816d4:	9010      	str	r0, [sp, #64]	; 0x40
   816d6:	ddef      	ble.n	816b8 <_vfiprintf_r+0x3b0>
   816d8:	2a00      	cmp	r2, #0
   816da:	f040 829b 	bne.w	81c14 <_vfiprintf_r+0x90c>
   816de:	3e10      	subs	r6, #16
   816e0:	2e10      	cmp	r6, #16
   816e2:	f04f 0e01 	mov.w	lr, #1
   816e6:	4611      	mov	r1, r2
   816e8:	46d4      	mov	ip, sl
   816ea:	dced      	bgt.n	816c8 <_vfiprintf_r+0x3c0>
   816ec:	464c      	mov	r4, r9
   816ee:	46e1      	mov	r9, ip
   816f0:	4432      	add	r2, r6
   816f2:	f1be 0f07 	cmp.w	lr, #7
   816f6:	9211      	str	r2, [sp, #68]	; 0x44
   816f8:	e889 0060 	stmia.w	r9, {r5, r6}
   816fc:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81700:	f300 8366 	bgt.w	81dd0 <_vfiprintf_r+0xac8>
   81704:	f109 0908 	add.w	r9, r9, #8
   81708:	f10e 0001 	add.w	r0, lr, #1
   8170c:	4671      	mov	r1, lr
   8170e:	e1a8      	b.n	81a62 <_vfiprintf_r+0x75a>
   81710:	9508      	str	r5, [sp, #32]
   81712:	f013 0220 	ands.w	r2, r3, #32
   81716:	f040 8389 	bne.w	81e2c <_vfiprintf_r+0xb24>
   8171a:	f013 0110 	ands.w	r1, r3, #16
   8171e:	f040 8319 	bne.w	81d54 <_vfiprintf_r+0xa4c>
   81722:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81726:	f000 8315 	beq.w	81d54 <_vfiprintf_r+0xa4c>
   8172a:	9807      	ldr	r0, [sp, #28]
   8172c:	460a      	mov	r2, r1
   8172e:	4601      	mov	r1, r0
   81730:	3104      	adds	r1, #4
   81732:	8806      	ldrh	r6, [r0, #0]
   81734:	2700      	movs	r7, #0
   81736:	9107      	str	r1, [sp, #28]
   81738:	e71f      	b.n	8157a <_vfiprintf_r+0x272>
   8173a:	9508      	str	r5, [sp, #32]
   8173c:	f043 0310 	orr.w	r3, r3, #16
   81740:	e7e7      	b.n	81712 <_vfiprintf_r+0x40a>
   81742:	9508      	str	r5, [sp, #32]
   81744:	f043 0310 	orr.w	r3, r3, #16
   81748:	e707      	b.n	8155a <_vfiprintf_r+0x252>
   8174a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8174e:	f898 2000 	ldrb.w	r2, [r8]
   81752:	e64b      	b.n	813ec <_vfiprintf_r+0xe4>
   81754:	2500      	movs	r5, #0
   81756:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   8175a:	f818 2b01 	ldrb.w	r2, [r8], #1
   8175e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81762:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81766:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   8176a:	2909      	cmp	r1, #9
   8176c:	d9f5      	bls.n	8175a <_vfiprintf_r+0x452>
   8176e:	e63f      	b.n	813f0 <_vfiprintf_r+0xe8>
   81770:	9508      	str	r5, [sp, #32]
   81772:	2800      	cmp	r0, #0
   81774:	f040 8402 	bne.w	81f7c <_vfiprintf_r+0xc74>
   81778:	f043 0310 	orr.w	r3, r3, #16
   8177c:	069e      	lsls	r6, r3, #26
   8177e:	f100 833d 	bmi.w	81dfc <_vfiprintf_r+0xaf4>
   81782:	9907      	ldr	r1, [sp, #28]
   81784:	06dd      	lsls	r5, r3, #27
   81786:	460a      	mov	r2, r1
   81788:	f100 82f0 	bmi.w	81d6c <_vfiprintf_r+0xa64>
   8178c:	0658      	lsls	r0, r3, #25
   8178e:	f140 82ed 	bpl.w	81d6c <_vfiprintf_r+0xa64>
   81792:	f9b1 6000 	ldrsh.w	r6, [r1]
   81796:	3204      	adds	r2, #4
   81798:	17f7      	asrs	r7, r6, #31
   8179a:	4630      	mov	r0, r6
   8179c:	4639      	mov	r1, r7
   8179e:	9207      	str	r2, [sp, #28]
   817a0:	2800      	cmp	r0, #0
   817a2:	f171 0200 	sbcs.w	r2, r1, #0
   817a6:	f2c0 835a 	blt.w	81e5e <_vfiprintf_r+0xb56>
   817aa:	1c61      	adds	r1, r4, #1
   817ac:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   817b0:	f04f 0201 	mov.w	r2, #1
   817b4:	f47f aee9 	bne.w	8158a <_vfiprintf_r+0x282>
   817b8:	ea56 0107 	orrs.w	r1, r6, r7
   817bc:	f000 824b 	beq.w	81c56 <_vfiprintf_r+0x94e>
   817c0:	9302      	str	r3, [sp, #8]
   817c2:	2a01      	cmp	r2, #1
   817c4:	f000 828a 	beq.w	81cdc <_vfiprintf_r+0x9d4>
   817c8:	2a02      	cmp	r2, #2
   817ca:	f040 825a 	bne.w	81c82 <_vfiprintf_r+0x97a>
   817ce:	46d3      	mov	fp, sl
   817d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
   817d2:	0933      	lsrs	r3, r6, #4
   817d4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   817d8:	0939      	lsrs	r1, r7, #4
   817da:	f006 020f 	and.w	r2, r6, #15
   817de:	460f      	mov	r7, r1
   817e0:	461e      	mov	r6, r3
   817e2:	5c83      	ldrb	r3, [r0, r2]
   817e4:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   817e8:	ea56 0307 	orrs.w	r3, r6, r7
   817ec:	d1f1      	bne.n	817d2 <_vfiprintf_r+0x4ca>
   817ee:	ebaa 030b 	sub.w	r3, sl, fp
   817f2:	9305      	str	r3, [sp, #20]
   817f4:	e6e0      	b.n	815b8 <_vfiprintf_r+0x2b0>
   817f6:	2800      	cmp	r0, #0
   817f8:	f040 83bd 	bne.w	81f76 <_vfiprintf_r+0xc6e>
   817fc:	0699      	lsls	r1, r3, #26
   817fe:	f100 8359 	bmi.w	81eb4 <_vfiprintf_r+0xbac>
   81802:	06da      	lsls	r2, r3, #27
   81804:	f100 80e5 	bmi.w	819d2 <_vfiprintf_r+0x6ca>
   81808:	065b      	lsls	r3, r3, #25
   8180a:	f140 80e2 	bpl.w	819d2 <_vfiprintf_r+0x6ca>
   8180e:	9a07      	ldr	r2, [sp, #28]
   81810:	6813      	ldr	r3, [r2, #0]
   81812:	3204      	adds	r2, #4
   81814:	9207      	str	r2, [sp, #28]
   81816:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   8181a:	801a      	strh	r2, [r3, #0]
   8181c:	e5b1      	b.n	81382 <_vfiprintf_r+0x7a>
   8181e:	2278      	movs	r2, #120	; 0x78
   81820:	2130      	movs	r1, #48	; 0x30
   81822:	9508      	str	r5, [sp, #32]
   81824:	9d07      	ldr	r5, [sp, #28]
   81826:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   8182a:	1d2a      	adds	r2, r5, #4
   8182c:	9207      	str	r2, [sp, #28]
   8182e:	4a3c      	ldr	r2, [pc, #240]	; (81920 <_vfiprintf_r+0x618>)
   81830:	682e      	ldr	r6, [r5, #0]
   81832:	920b      	str	r2, [sp, #44]	; 0x2c
   81834:	f043 0302 	orr.w	r3, r3, #2
   81838:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   8183c:	2700      	movs	r7, #0
   8183e:	2202      	movs	r2, #2
   81840:	e69b      	b.n	8157a <_vfiprintf_r+0x272>
   81842:	9508      	str	r5, [sp, #32]
   81844:	2800      	cmp	r0, #0
   81846:	d099      	beq.n	8177c <_vfiprintf_r+0x474>
   81848:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8184c:	e796      	b.n	8177c <_vfiprintf_r+0x474>
   8184e:	f898 2000 	ldrb.w	r2, [r8]
   81852:	2e00      	cmp	r6, #0
   81854:	f47f adca 	bne.w	813ec <_vfiprintf_r+0xe4>
   81858:	2001      	movs	r0, #1
   8185a:	2620      	movs	r6, #32
   8185c:	e5c6      	b.n	813ec <_vfiprintf_r+0xe4>
   8185e:	f043 0301 	orr.w	r3, r3, #1
   81862:	f898 2000 	ldrb.w	r2, [r8]
   81866:	e5c1      	b.n	813ec <_vfiprintf_r+0xe4>
   81868:	9508      	str	r5, [sp, #32]
   8186a:	2800      	cmp	r0, #0
   8186c:	f040 8380 	bne.w	81f70 <_vfiprintf_r+0xc68>
   81870:	492b      	ldr	r1, [pc, #172]	; (81920 <_vfiprintf_r+0x618>)
   81872:	910b      	str	r1, [sp, #44]	; 0x2c
   81874:	069f      	lsls	r7, r3, #26
   81876:	f100 82e5 	bmi.w	81e44 <_vfiprintf_r+0xb3c>
   8187a:	9807      	ldr	r0, [sp, #28]
   8187c:	06de      	lsls	r6, r3, #27
   8187e:	4601      	mov	r1, r0
   81880:	f100 826f 	bmi.w	81d62 <_vfiprintf_r+0xa5a>
   81884:	065d      	lsls	r5, r3, #25
   81886:	f140 826c 	bpl.w	81d62 <_vfiprintf_r+0xa5a>
   8188a:	2700      	movs	r7, #0
   8188c:	3104      	adds	r1, #4
   8188e:	8806      	ldrh	r6, [r0, #0]
   81890:	9107      	str	r1, [sp, #28]
   81892:	07d8      	lsls	r0, r3, #31
   81894:	f140 8220 	bpl.w	81cd8 <_vfiprintf_r+0x9d0>
   81898:	ea56 0107 	orrs.w	r1, r6, r7
   8189c:	f000 821c 	beq.w	81cd8 <_vfiprintf_r+0x9d0>
   818a0:	2130      	movs	r1, #48	; 0x30
   818a2:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   818a6:	f043 0302 	orr.w	r3, r3, #2
   818aa:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   818ae:	2202      	movs	r2, #2
   818b0:	e663      	b.n	8157a <_vfiprintf_r+0x272>
   818b2:	9508      	str	r5, [sp, #32]
   818b4:	2800      	cmp	r0, #0
   818b6:	f040 8355 	bne.w	81f64 <_vfiprintf_r+0xc5c>
   818ba:	491a      	ldr	r1, [pc, #104]	; (81924 <_vfiprintf_r+0x61c>)
   818bc:	910b      	str	r1, [sp, #44]	; 0x2c
   818be:	e7d9      	b.n	81874 <_vfiprintf_r+0x56c>
   818c0:	2201      	movs	r2, #1
   818c2:	9807      	ldr	r0, [sp, #28]
   818c4:	4611      	mov	r1, r2
   818c6:	9201      	str	r2, [sp, #4]
   818c8:	6802      	ldr	r2, [r0, #0]
   818ca:	f04f 0400 	mov.w	r4, #0
   818ce:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   818d2:	4602      	mov	r2, r0
   818d4:	3204      	adds	r2, #4
   818d6:	9508      	str	r5, [sp, #32]
   818d8:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   818dc:	9105      	str	r1, [sp, #20]
   818de:	9207      	str	r2, [sp, #28]
   818e0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   818e4:	9302      	str	r3, [sp, #8]
   818e6:	2400      	movs	r4, #0
   818e8:	e66e      	b.n	815c8 <_vfiprintf_r+0x2c0>
   818ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   818ee:	f898 2000 	ldrb.w	r2, [r8]
   818f2:	e57b      	b.n	813ec <_vfiprintf_r+0xe4>
   818f4:	f898 2000 	ldrb.w	r2, [r8]
   818f8:	2a6c      	cmp	r2, #108	; 0x6c
   818fa:	bf03      	ittte	eq
   818fc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   81900:	f043 0320 	orreq.w	r3, r3, #32
   81904:	f108 0801 	addeq.w	r8, r8, #1
   81908:	f043 0310 	orrne.w	r3, r3, #16
   8190c:	e56e      	b.n	813ec <_vfiprintf_r+0xe4>
   8190e:	f898 2000 	ldrb.w	r2, [r8]
   81912:	2001      	movs	r0, #1
   81914:	262b      	movs	r6, #43	; 0x2b
   81916:	e569      	b.n	813ec <_vfiprintf_r+0xe4>
   81918:	00083f34 	.word	0x00083f34
   8191c:	00083f44 	.word	0x00083f44
   81920:	00083f18 	.word	0x00083f18
   81924:	00083f04 	.word	0x00083f04
   81928:	f04f 0200 	mov.w	r2, #0
   8192c:	9907      	ldr	r1, [sp, #28]
   8192e:	9508      	str	r5, [sp, #32]
   81930:	f8d1 b000 	ldr.w	fp, [r1]
   81934:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   81938:	1d0d      	adds	r5, r1, #4
   8193a:	f1bb 0f00 	cmp.w	fp, #0
   8193e:	f000 82e4 	beq.w	81f0a <_vfiprintf_r+0xc02>
   81942:	1c67      	adds	r7, r4, #1
   81944:	f000 82c3 	beq.w	81ece <_vfiprintf_r+0xbc6>
   81948:	4622      	mov	r2, r4
   8194a:	2100      	movs	r1, #0
   8194c:	4658      	mov	r0, fp
   8194e:	9301      	str	r3, [sp, #4]
   81950:	f001 fbc6 	bl	830e0 <memchr>
   81954:	9b01      	ldr	r3, [sp, #4]
   81956:	2800      	cmp	r0, #0
   81958:	f000 82e8 	beq.w	81f2c <_vfiprintf_r+0xc24>
   8195c:	eba0 020b 	sub.w	r2, r0, fp
   81960:	9507      	str	r5, [sp, #28]
   81962:	9205      	str	r2, [sp, #20]
   81964:	9302      	str	r3, [sp, #8]
   81966:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8196a:	2400      	movs	r4, #0
   8196c:	e624      	b.n	815b8 <_vfiprintf_r+0x2b0>
   8196e:	f898 2000 	ldrb.w	r2, [r8]
   81972:	f108 0701 	add.w	r7, r8, #1
   81976:	2a2a      	cmp	r2, #42	; 0x2a
   81978:	f000 82e9 	beq.w	81f4e <_vfiprintf_r+0xc46>
   8197c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81980:	2909      	cmp	r1, #9
   81982:	46b8      	mov	r8, r7
   81984:	f04f 0400 	mov.w	r4, #0
   81988:	f63f ad32 	bhi.w	813f0 <_vfiprintf_r+0xe8>
   8198c:	f818 2b01 	ldrb.w	r2, [r8], #1
   81990:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   81994:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   81998:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   8199c:	2909      	cmp	r1, #9
   8199e:	d9f5      	bls.n	8198c <_vfiprintf_r+0x684>
   819a0:	e526      	b.n	813f0 <_vfiprintf_r+0xe8>
   819a2:	f043 0320 	orr.w	r3, r3, #32
   819a6:	f898 2000 	ldrb.w	r2, [r8]
   819aa:	e51f      	b.n	813ec <_vfiprintf_r+0xe4>
   819ac:	9508      	str	r5, [sp, #32]
   819ae:	2800      	cmp	r0, #0
   819b0:	f040 82db 	bne.w	81f6a <_vfiprintf_r+0xc62>
   819b4:	2a00      	cmp	r2, #0
   819b6:	f000 80f1 	beq.w	81b9c <_vfiprintf_r+0x894>
   819ba:	2101      	movs	r1, #1
   819bc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   819c0:	f04f 0200 	mov.w	r2, #0
   819c4:	9101      	str	r1, [sp, #4]
   819c6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   819ca:	9105      	str	r1, [sp, #20]
   819cc:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   819d0:	e788      	b.n	818e4 <_vfiprintf_r+0x5dc>
   819d2:	9a07      	ldr	r2, [sp, #28]
   819d4:	6813      	ldr	r3, [r2, #0]
   819d6:	3204      	adds	r2, #4
   819d8:	9207      	str	r2, [sp, #28]
   819da:	9a03      	ldr	r2, [sp, #12]
   819dc:	601a      	str	r2, [r3, #0]
   819de:	e4d0      	b.n	81382 <_vfiprintf_r+0x7a>
   819e0:	aa0f      	add	r2, sp, #60	; 0x3c
   819e2:	9904      	ldr	r1, [sp, #16]
   819e4:	4620      	mov	r0, r4
   819e6:	f7ff fc4f 	bl	81288 <__sprint_r.part.0>
   819ea:	2800      	cmp	r0, #0
   819ec:	f040 8143 	bne.w	81c76 <_vfiprintf_r+0x96e>
   819f0:	9910      	ldr	r1, [sp, #64]	; 0x40
   819f2:	46d6      	mov	lr, sl
   819f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   819f6:	f101 0c01 	add.w	ip, r1, #1
   819fa:	e60a      	b.n	81612 <_vfiprintf_r+0x30a>
   819fc:	aa0f      	add	r2, sp, #60	; 0x3c
   819fe:	9904      	ldr	r1, [sp, #16]
   81a00:	9806      	ldr	r0, [sp, #24]
   81a02:	f7ff fc41 	bl	81288 <__sprint_r.part.0>
   81a06:	2800      	cmp	r0, #0
   81a08:	f040 8135 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81a0c:	46d1      	mov	r9, sl
   81a0e:	9910      	ldr	r1, [sp, #64]	; 0x40
   81a10:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81a14:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81a16:	1c48      	adds	r0, r1, #1
   81a18:	2d00      	cmp	r5, #0
   81a1a:	f43f ae24 	beq.w	81666 <_vfiprintf_r+0x35e>
   81a1e:	2101      	movs	r1, #1
   81a20:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   81a24:	440a      	add	r2, r1
   81a26:	2807      	cmp	r0, #7
   81a28:	9211      	str	r2, [sp, #68]	; 0x44
   81a2a:	9010      	str	r0, [sp, #64]	; 0x40
   81a2c:	f8c9 1004 	str.w	r1, [r9, #4]
   81a30:	f8c9 5000 	str.w	r5, [r9]
   81a34:	f340 8109 	ble.w	81c4a <_vfiprintf_r+0x942>
   81a38:	2a00      	cmp	r2, #0
   81a3a:	f040 81af 	bne.w	81d9c <_vfiprintf_r+0xa94>
   81a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81a40:	2b00      	cmp	r3, #0
   81a42:	f43f ae23 	beq.w	8168c <_vfiprintf_r+0x384>
   81a46:	2202      	movs	r2, #2
   81a48:	4608      	mov	r0, r1
   81a4a:	46d1      	mov	r9, sl
   81a4c:	ab0e      	add	r3, sp, #56	; 0x38
   81a4e:	921d      	str	r2, [sp, #116]	; 0x74
   81a50:	931c      	str	r3, [sp, #112]	; 0x70
   81a52:	4601      	mov	r1, r0
   81a54:	f109 0908 	add.w	r9, r9, #8
   81a58:	3001      	adds	r0, #1
   81a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81a5c:	2b80      	cmp	r3, #128	; 0x80
   81a5e:	f43f ae1c 	beq.w	8169a <_vfiprintf_r+0x392>
   81a62:	9b05      	ldr	r3, [sp, #20]
   81a64:	1ae4      	subs	r4, r4, r3
   81a66:	2c00      	cmp	r4, #0
   81a68:	dd2f      	ble.n	81aca <_vfiprintf_r+0x7c2>
   81a6a:	2c10      	cmp	r4, #16
   81a6c:	f340 8220 	ble.w	81eb0 <_vfiprintf_r+0xba8>
   81a70:	46ce      	mov	lr, r9
   81a72:	2610      	movs	r6, #16
   81a74:	4db2      	ldr	r5, [pc, #712]	; (81d40 <_vfiprintf_r+0xa38>)
   81a76:	9f06      	ldr	r7, [sp, #24]
   81a78:	f8dd 9010 	ldr.w	r9, [sp, #16]
   81a7c:	e006      	b.n	81a8c <_vfiprintf_r+0x784>
   81a7e:	1c88      	adds	r0, r1, #2
   81a80:	4619      	mov	r1, r3
   81a82:	f10e 0e08 	add.w	lr, lr, #8
   81a86:	3c10      	subs	r4, #16
   81a88:	2c10      	cmp	r4, #16
   81a8a:	dd10      	ble.n	81aae <_vfiprintf_r+0x7a6>
   81a8c:	1c4b      	adds	r3, r1, #1
   81a8e:	3210      	adds	r2, #16
   81a90:	2b07      	cmp	r3, #7
   81a92:	9211      	str	r2, [sp, #68]	; 0x44
   81a94:	e88e 0060 	stmia.w	lr, {r5, r6}
   81a98:	9310      	str	r3, [sp, #64]	; 0x40
   81a9a:	ddf0      	ble.n	81a7e <_vfiprintf_r+0x776>
   81a9c:	2a00      	cmp	r2, #0
   81a9e:	d165      	bne.n	81b6c <_vfiprintf_r+0x864>
   81aa0:	3c10      	subs	r4, #16
   81aa2:	2c10      	cmp	r4, #16
   81aa4:	f04f 0001 	mov.w	r0, #1
   81aa8:	4611      	mov	r1, r2
   81aaa:	46d6      	mov	lr, sl
   81aac:	dcee      	bgt.n	81a8c <_vfiprintf_r+0x784>
   81aae:	46f1      	mov	r9, lr
   81ab0:	4422      	add	r2, r4
   81ab2:	2807      	cmp	r0, #7
   81ab4:	9211      	str	r2, [sp, #68]	; 0x44
   81ab6:	f8c9 5000 	str.w	r5, [r9]
   81aba:	f8c9 4004 	str.w	r4, [r9, #4]
   81abe:	9010      	str	r0, [sp, #64]	; 0x40
   81ac0:	f300 8085 	bgt.w	81bce <_vfiprintf_r+0x8c6>
   81ac4:	f109 0908 	add.w	r9, r9, #8
   81ac8:	3001      	adds	r0, #1
   81aca:	9905      	ldr	r1, [sp, #20]
   81acc:	2807      	cmp	r0, #7
   81ace:	440a      	add	r2, r1
   81ad0:	9211      	str	r2, [sp, #68]	; 0x44
   81ad2:	f8c9 b000 	str.w	fp, [r9]
   81ad6:	f8c9 1004 	str.w	r1, [r9, #4]
   81ada:	9010      	str	r0, [sp, #64]	; 0x40
   81adc:	f340 8082 	ble.w	81be4 <_vfiprintf_r+0x8dc>
   81ae0:	2a00      	cmp	r2, #0
   81ae2:	f040 8118 	bne.w	81d16 <_vfiprintf_r+0xa0e>
   81ae6:	9b02      	ldr	r3, [sp, #8]
   81ae8:	9210      	str	r2, [sp, #64]	; 0x40
   81aea:	0758      	lsls	r0, r3, #29
   81aec:	d535      	bpl.n	81b5a <_vfiprintf_r+0x852>
   81aee:	9b08      	ldr	r3, [sp, #32]
   81af0:	9901      	ldr	r1, [sp, #4]
   81af2:	1a5c      	subs	r4, r3, r1
   81af4:	2c00      	cmp	r4, #0
   81af6:	f340 80e7 	ble.w	81cc8 <_vfiprintf_r+0x9c0>
   81afa:	46d1      	mov	r9, sl
   81afc:	2c10      	cmp	r4, #16
   81afe:	f340 820d 	ble.w	81f1c <_vfiprintf_r+0xc14>
   81b02:	2510      	movs	r5, #16
   81b04:	9910      	ldr	r1, [sp, #64]	; 0x40
   81b06:	4e8f      	ldr	r6, [pc, #572]	; (81d44 <_vfiprintf_r+0xa3c>)
   81b08:	9f06      	ldr	r7, [sp, #24]
   81b0a:	f8dd b010 	ldr.w	fp, [sp, #16]
   81b0e:	e006      	b.n	81b1e <_vfiprintf_r+0x816>
   81b10:	1c88      	adds	r0, r1, #2
   81b12:	4619      	mov	r1, r3
   81b14:	f109 0908 	add.w	r9, r9, #8
   81b18:	3c10      	subs	r4, #16
   81b1a:	2c10      	cmp	r4, #16
   81b1c:	dd11      	ble.n	81b42 <_vfiprintf_r+0x83a>
   81b1e:	1c4b      	adds	r3, r1, #1
   81b20:	3210      	adds	r2, #16
   81b22:	2b07      	cmp	r3, #7
   81b24:	9211      	str	r2, [sp, #68]	; 0x44
   81b26:	f8c9 6000 	str.w	r6, [r9]
   81b2a:	f8c9 5004 	str.w	r5, [r9, #4]
   81b2e:	9310      	str	r3, [sp, #64]	; 0x40
   81b30:	ddee      	ble.n	81b10 <_vfiprintf_r+0x808>
   81b32:	bb42      	cbnz	r2, 81b86 <_vfiprintf_r+0x87e>
   81b34:	3c10      	subs	r4, #16
   81b36:	2c10      	cmp	r4, #16
   81b38:	f04f 0001 	mov.w	r0, #1
   81b3c:	4611      	mov	r1, r2
   81b3e:	46d1      	mov	r9, sl
   81b40:	dced      	bgt.n	81b1e <_vfiprintf_r+0x816>
   81b42:	4422      	add	r2, r4
   81b44:	2807      	cmp	r0, #7
   81b46:	9211      	str	r2, [sp, #68]	; 0x44
   81b48:	f8c9 6000 	str.w	r6, [r9]
   81b4c:	f8c9 4004 	str.w	r4, [r9, #4]
   81b50:	9010      	str	r0, [sp, #64]	; 0x40
   81b52:	dd51      	ble.n	81bf8 <_vfiprintf_r+0x8f0>
   81b54:	2a00      	cmp	r2, #0
   81b56:	f040 819a 	bne.w	81e8e <_vfiprintf_r+0xb86>
   81b5a:	9b03      	ldr	r3, [sp, #12]
   81b5c:	9a08      	ldr	r2, [sp, #32]
   81b5e:	9901      	ldr	r1, [sp, #4]
   81b60:	428a      	cmp	r2, r1
   81b62:	bfac      	ite	ge
   81b64:	189b      	addge	r3, r3, r2
   81b66:	185b      	addlt	r3, r3, r1
   81b68:	9303      	str	r3, [sp, #12]
   81b6a:	e04e      	b.n	81c0a <_vfiprintf_r+0x902>
   81b6c:	aa0f      	add	r2, sp, #60	; 0x3c
   81b6e:	4649      	mov	r1, r9
   81b70:	4638      	mov	r0, r7
   81b72:	f7ff fb89 	bl	81288 <__sprint_r.part.0>
   81b76:	2800      	cmp	r0, #0
   81b78:	f040 813e 	bne.w	81df8 <_vfiprintf_r+0xaf0>
   81b7c:	9910      	ldr	r1, [sp, #64]	; 0x40
   81b7e:	46d6      	mov	lr, sl
   81b80:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81b82:	1c48      	adds	r0, r1, #1
   81b84:	e77f      	b.n	81a86 <_vfiprintf_r+0x77e>
   81b86:	aa0f      	add	r2, sp, #60	; 0x3c
   81b88:	4659      	mov	r1, fp
   81b8a:	4638      	mov	r0, r7
   81b8c:	f7ff fb7c 	bl	81288 <__sprint_r.part.0>
   81b90:	b960      	cbnz	r0, 81bac <_vfiprintf_r+0x8a4>
   81b92:	9910      	ldr	r1, [sp, #64]	; 0x40
   81b94:	46d1      	mov	r9, sl
   81b96:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81b98:	1c48      	adds	r0, r1, #1
   81b9a:	e7bd      	b.n	81b18 <_vfiprintf_r+0x810>
   81b9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   81b9e:	f8dd b010 	ldr.w	fp, [sp, #16]
   81ba2:	2b00      	cmp	r3, #0
   81ba4:	f040 81ca 	bne.w	81f3c <_vfiprintf_r+0xc34>
   81ba8:	2300      	movs	r3, #0
   81baa:	9310      	str	r3, [sp, #64]	; 0x40
   81bac:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81bb0:	f013 0f01 	tst.w	r3, #1
   81bb4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81bb8:	d102      	bne.n	81bc0 <_vfiprintf_r+0x8b8>
   81bba:	059a      	lsls	r2, r3, #22
   81bbc:	f140 80dd 	bpl.w	81d7a <_vfiprintf_r+0xa72>
   81bc0:	065b      	lsls	r3, r3, #25
   81bc2:	f53f acad 	bmi.w	81520 <_vfiprintf_r+0x218>
   81bc6:	9803      	ldr	r0, [sp, #12]
   81bc8:	b02d      	add	sp, #180	; 0xb4
   81bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81bce:	2a00      	cmp	r2, #0
   81bd0:	f040 8105 	bne.w	81dde <_vfiprintf_r+0xad6>
   81bd4:	2301      	movs	r3, #1
   81bd6:	46d1      	mov	r9, sl
   81bd8:	9a05      	ldr	r2, [sp, #20]
   81bda:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   81bde:	921d      	str	r2, [sp, #116]	; 0x74
   81be0:	9211      	str	r2, [sp, #68]	; 0x44
   81be2:	9310      	str	r3, [sp, #64]	; 0x40
   81be4:	f109 0908 	add.w	r9, r9, #8
   81be8:	9b02      	ldr	r3, [sp, #8]
   81bea:	0759      	lsls	r1, r3, #29
   81bec:	d504      	bpl.n	81bf8 <_vfiprintf_r+0x8f0>
   81bee:	9b08      	ldr	r3, [sp, #32]
   81bf0:	9901      	ldr	r1, [sp, #4]
   81bf2:	1a5c      	subs	r4, r3, r1
   81bf4:	2c00      	cmp	r4, #0
   81bf6:	dc81      	bgt.n	81afc <_vfiprintf_r+0x7f4>
   81bf8:	9b03      	ldr	r3, [sp, #12]
   81bfa:	9908      	ldr	r1, [sp, #32]
   81bfc:	9801      	ldr	r0, [sp, #4]
   81bfe:	4281      	cmp	r1, r0
   81c00:	bfac      	ite	ge
   81c02:	185b      	addge	r3, r3, r1
   81c04:	181b      	addlt	r3, r3, r0
   81c06:	9303      	str	r3, [sp, #12]
   81c08:	bb72      	cbnz	r2, 81c68 <_vfiprintf_r+0x960>
   81c0a:	2300      	movs	r3, #0
   81c0c:	46d1      	mov	r9, sl
   81c0e:	9310      	str	r3, [sp, #64]	; 0x40
   81c10:	f7ff bbb7 	b.w	81382 <_vfiprintf_r+0x7a>
   81c14:	aa0f      	add	r2, sp, #60	; 0x3c
   81c16:	9904      	ldr	r1, [sp, #16]
   81c18:	4620      	mov	r0, r4
   81c1a:	f7ff fb35 	bl	81288 <__sprint_r.part.0>
   81c1e:	bb50      	cbnz	r0, 81c76 <_vfiprintf_r+0x96e>
   81c20:	9910      	ldr	r1, [sp, #64]	; 0x40
   81c22:	46d4      	mov	ip, sl
   81c24:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81c26:	f101 0e01 	add.w	lr, r1, #1
   81c2a:	e54a      	b.n	816c2 <_vfiprintf_r+0x3ba>
   81c2c:	2a00      	cmp	r2, #0
   81c2e:	f47f aee5 	bne.w	819fc <_vfiprintf_r+0x6f4>
   81c32:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   81c36:	2900      	cmp	r1, #0
   81c38:	f000 811a 	beq.w	81e70 <_vfiprintf_r+0xb68>
   81c3c:	2201      	movs	r2, #1
   81c3e:	46d1      	mov	r9, sl
   81c40:	4610      	mov	r0, r2
   81c42:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   81c46:	921d      	str	r2, [sp, #116]	; 0x74
   81c48:	911c      	str	r1, [sp, #112]	; 0x70
   81c4a:	4601      	mov	r1, r0
   81c4c:	f109 0908 	add.w	r9, r9, #8
   81c50:	3001      	adds	r0, #1
   81c52:	e508      	b.n	81666 <_vfiprintf_r+0x35e>
   81c54:	9b02      	ldr	r3, [sp, #8]
   81c56:	2a01      	cmp	r2, #1
   81c58:	f000 8097 	beq.w	81d8a <_vfiprintf_r+0xa82>
   81c5c:	2a02      	cmp	r2, #2
   81c5e:	d10d      	bne.n	81c7c <_vfiprintf_r+0x974>
   81c60:	9302      	str	r3, [sp, #8]
   81c62:	2600      	movs	r6, #0
   81c64:	2700      	movs	r7, #0
   81c66:	e5b2      	b.n	817ce <_vfiprintf_r+0x4c6>
   81c68:	aa0f      	add	r2, sp, #60	; 0x3c
   81c6a:	9904      	ldr	r1, [sp, #16]
   81c6c:	9806      	ldr	r0, [sp, #24]
   81c6e:	f7ff fb0b 	bl	81288 <__sprint_r.part.0>
   81c72:	2800      	cmp	r0, #0
   81c74:	d0c9      	beq.n	81c0a <_vfiprintf_r+0x902>
   81c76:	f8dd b010 	ldr.w	fp, [sp, #16]
   81c7a:	e797      	b.n	81bac <_vfiprintf_r+0x8a4>
   81c7c:	2600      	movs	r6, #0
   81c7e:	2700      	movs	r7, #0
   81c80:	9302      	str	r3, [sp, #8]
   81c82:	4651      	mov	r1, sl
   81c84:	e000      	b.n	81c88 <_vfiprintf_r+0x980>
   81c86:	4659      	mov	r1, fp
   81c88:	08f2      	lsrs	r2, r6, #3
   81c8a:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   81c8e:	08f8      	lsrs	r0, r7, #3
   81c90:	f006 0307 	and.w	r3, r6, #7
   81c94:	4607      	mov	r7, r0
   81c96:	4616      	mov	r6, r2
   81c98:	3330      	adds	r3, #48	; 0x30
   81c9a:	ea56 0207 	orrs.w	r2, r6, r7
   81c9e:	f801 3c01 	strb.w	r3, [r1, #-1]
   81ca2:	f101 3bff 	add.w	fp, r1, #4294967295
   81ca6:	d1ee      	bne.n	81c86 <_vfiprintf_r+0x97e>
   81ca8:	9a02      	ldr	r2, [sp, #8]
   81caa:	07d6      	lsls	r6, r2, #31
   81cac:	f57f ad9f 	bpl.w	817ee <_vfiprintf_r+0x4e6>
   81cb0:	2b30      	cmp	r3, #48	; 0x30
   81cb2:	f43f ad9c 	beq.w	817ee <_vfiprintf_r+0x4e6>
   81cb6:	2330      	movs	r3, #48	; 0x30
   81cb8:	3902      	subs	r1, #2
   81cba:	f80b 3c01 	strb.w	r3, [fp, #-1]
   81cbe:	ebaa 0301 	sub.w	r3, sl, r1
   81cc2:	9305      	str	r3, [sp, #20]
   81cc4:	468b      	mov	fp, r1
   81cc6:	e477      	b.n	815b8 <_vfiprintf_r+0x2b0>
   81cc8:	9b03      	ldr	r3, [sp, #12]
   81cca:	9a08      	ldr	r2, [sp, #32]
   81ccc:	428a      	cmp	r2, r1
   81cce:	bfac      	ite	ge
   81cd0:	189b      	addge	r3, r3, r2
   81cd2:	185b      	addlt	r3, r3, r1
   81cd4:	9303      	str	r3, [sp, #12]
   81cd6:	e798      	b.n	81c0a <_vfiprintf_r+0x902>
   81cd8:	2202      	movs	r2, #2
   81cda:	e44e      	b.n	8157a <_vfiprintf_r+0x272>
   81cdc:	2f00      	cmp	r7, #0
   81cde:	bf08      	it	eq
   81ce0:	2e0a      	cmpeq	r6, #10
   81ce2:	d351      	bcc.n	81d88 <_vfiprintf_r+0xa80>
   81ce4:	46d3      	mov	fp, sl
   81ce6:	4630      	mov	r0, r6
   81ce8:	4639      	mov	r1, r7
   81cea:	220a      	movs	r2, #10
   81cec:	2300      	movs	r3, #0
   81cee:	f001 ff29 	bl	83b44 <__aeabi_uldivmod>
   81cf2:	3230      	adds	r2, #48	; 0x30
   81cf4:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   81cf8:	4630      	mov	r0, r6
   81cfa:	4639      	mov	r1, r7
   81cfc:	2300      	movs	r3, #0
   81cfe:	220a      	movs	r2, #10
   81d00:	f001 ff20 	bl	83b44 <__aeabi_uldivmod>
   81d04:	4606      	mov	r6, r0
   81d06:	460f      	mov	r7, r1
   81d08:	ea56 0307 	orrs.w	r3, r6, r7
   81d0c:	d1eb      	bne.n	81ce6 <_vfiprintf_r+0x9de>
   81d0e:	e56e      	b.n	817ee <_vfiprintf_r+0x4e6>
   81d10:	9405      	str	r4, [sp, #20]
   81d12:	46d3      	mov	fp, sl
   81d14:	e450      	b.n	815b8 <_vfiprintf_r+0x2b0>
   81d16:	aa0f      	add	r2, sp, #60	; 0x3c
   81d18:	9904      	ldr	r1, [sp, #16]
   81d1a:	9806      	ldr	r0, [sp, #24]
   81d1c:	f7ff fab4 	bl	81288 <__sprint_r.part.0>
   81d20:	2800      	cmp	r0, #0
   81d22:	d1a8      	bne.n	81c76 <_vfiprintf_r+0x96e>
   81d24:	46d1      	mov	r9, sl
   81d26:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81d28:	e75e      	b.n	81be8 <_vfiprintf_r+0x8e0>
   81d2a:	aa0f      	add	r2, sp, #60	; 0x3c
   81d2c:	9904      	ldr	r1, [sp, #16]
   81d2e:	9806      	ldr	r0, [sp, #24]
   81d30:	f7ff faaa 	bl	81288 <__sprint_r.part.0>
   81d34:	2800      	cmp	r0, #0
   81d36:	d19e      	bne.n	81c76 <_vfiprintf_r+0x96e>
   81d38:	46d1      	mov	r9, sl
   81d3a:	f7ff bbbb 	b.w	814b4 <_vfiprintf_r+0x1ac>
   81d3e:	bf00      	nop
   81d40:	00083f44 	.word	0x00083f44
   81d44:	00083f34 	.word	0x00083f34
   81d48:	3104      	adds	r1, #4
   81d4a:	6816      	ldr	r6, [r2, #0]
   81d4c:	2700      	movs	r7, #0
   81d4e:	2201      	movs	r2, #1
   81d50:	9107      	str	r1, [sp, #28]
   81d52:	e412      	b.n	8157a <_vfiprintf_r+0x272>
   81d54:	9807      	ldr	r0, [sp, #28]
   81d56:	2700      	movs	r7, #0
   81d58:	4601      	mov	r1, r0
   81d5a:	3104      	adds	r1, #4
   81d5c:	6806      	ldr	r6, [r0, #0]
   81d5e:	9107      	str	r1, [sp, #28]
   81d60:	e40b      	b.n	8157a <_vfiprintf_r+0x272>
   81d62:	680e      	ldr	r6, [r1, #0]
   81d64:	3104      	adds	r1, #4
   81d66:	9107      	str	r1, [sp, #28]
   81d68:	2700      	movs	r7, #0
   81d6a:	e592      	b.n	81892 <_vfiprintf_r+0x58a>
   81d6c:	6816      	ldr	r6, [r2, #0]
   81d6e:	3204      	adds	r2, #4
   81d70:	17f7      	asrs	r7, r6, #31
   81d72:	9207      	str	r2, [sp, #28]
   81d74:	4630      	mov	r0, r6
   81d76:	4639      	mov	r1, r7
   81d78:	e512      	b.n	817a0 <_vfiprintf_r+0x498>
   81d7a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81d7e:	f000 fe75 	bl	82a6c <__retarget_lock_release_recursive>
   81d82:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81d86:	e71b      	b.n	81bc0 <_vfiprintf_r+0x8b8>
   81d88:	9b02      	ldr	r3, [sp, #8]
   81d8a:	9302      	str	r3, [sp, #8]
   81d8c:	2301      	movs	r3, #1
   81d8e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81d92:	3630      	adds	r6, #48	; 0x30
   81d94:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   81d98:	9305      	str	r3, [sp, #20]
   81d9a:	e40d      	b.n	815b8 <_vfiprintf_r+0x2b0>
   81d9c:	aa0f      	add	r2, sp, #60	; 0x3c
   81d9e:	9904      	ldr	r1, [sp, #16]
   81da0:	9806      	ldr	r0, [sp, #24]
   81da2:	f7ff fa71 	bl	81288 <__sprint_r.part.0>
   81da6:	2800      	cmp	r0, #0
   81da8:	f47f af65 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81dac:	9910      	ldr	r1, [sp, #64]	; 0x40
   81dae:	46d1      	mov	r9, sl
   81db0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81db2:	1c48      	adds	r0, r1, #1
   81db4:	e457      	b.n	81666 <_vfiprintf_r+0x35e>
   81db6:	aa0f      	add	r2, sp, #60	; 0x3c
   81db8:	9904      	ldr	r1, [sp, #16]
   81dba:	9806      	ldr	r0, [sp, #24]
   81dbc:	f7ff fa64 	bl	81288 <__sprint_r.part.0>
   81dc0:	2800      	cmp	r0, #0
   81dc2:	f47f af58 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81dc6:	9910      	ldr	r1, [sp, #64]	; 0x40
   81dc8:	46d1      	mov	r9, sl
   81dca:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81dcc:	1c48      	adds	r0, r1, #1
   81dce:	e644      	b.n	81a5a <_vfiprintf_r+0x752>
   81dd0:	2a00      	cmp	r2, #0
   81dd2:	f040 8087 	bne.w	81ee4 <_vfiprintf_r+0xbdc>
   81dd6:	2001      	movs	r0, #1
   81dd8:	4611      	mov	r1, r2
   81dda:	46d1      	mov	r9, sl
   81ddc:	e641      	b.n	81a62 <_vfiprintf_r+0x75a>
   81dde:	aa0f      	add	r2, sp, #60	; 0x3c
   81de0:	9904      	ldr	r1, [sp, #16]
   81de2:	9806      	ldr	r0, [sp, #24]
   81de4:	f7ff fa50 	bl	81288 <__sprint_r.part.0>
   81de8:	2800      	cmp	r0, #0
   81dea:	f47f af44 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81dee:	9810      	ldr	r0, [sp, #64]	; 0x40
   81df0:	46d1      	mov	r9, sl
   81df2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81df4:	3001      	adds	r0, #1
   81df6:	e668      	b.n	81aca <_vfiprintf_r+0x7c2>
   81df8:	46cb      	mov	fp, r9
   81dfa:	e6d7      	b.n	81bac <_vfiprintf_r+0x8a4>
   81dfc:	9d07      	ldr	r5, [sp, #28]
   81dfe:	3507      	adds	r5, #7
   81e00:	f025 0507 	bic.w	r5, r5, #7
   81e04:	f105 0208 	add.w	r2, r5, #8
   81e08:	e9d5 0100 	ldrd	r0, r1, [r5]
   81e0c:	9207      	str	r2, [sp, #28]
   81e0e:	4606      	mov	r6, r0
   81e10:	460f      	mov	r7, r1
   81e12:	e4c5      	b.n	817a0 <_vfiprintf_r+0x498>
   81e14:	9d07      	ldr	r5, [sp, #28]
   81e16:	3507      	adds	r5, #7
   81e18:	f025 0207 	bic.w	r2, r5, #7
   81e1c:	f102 0108 	add.w	r1, r2, #8
   81e20:	e9d2 6700 	ldrd	r6, r7, [r2]
   81e24:	9107      	str	r1, [sp, #28]
   81e26:	2201      	movs	r2, #1
   81e28:	f7ff bba7 	b.w	8157a <_vfiprintf_r+0x272>
   81e2c:	9d07      	ldr	r5, [sp, #28]
   81e2e:	3507      	adds	r5, #7
   81e30:	f025 0207 	bic.w	r2, r5, #7
   81e34:	f102 0108 	add.w	r1, r2, #8
   81e38:	e9d2 6700 	ldrd	r6, r7, [r2]
   81e3c:	9107      	str	r1, [sp, #28]
   81e3e:	2200      	movs	r2, #0
   81e40:	f7ff bb9b 	b.w	8157a <_vfiprintf_r+0x272>
   81e44:	9d07      	ldr	r5, [sp, #28]
   81e46:	3507      	adds	r5, #7
   81e48:	f025 0107 	bic.w	r1, r5, #7
   81e4c:	f101 0008 	add.w	r0, r1, #8
   81e50:	9007      	str	r0, [sp, #28]
   81e52:	e9d1 6700 	ldrd	r6, r7, [r1]
   81e56:	e51c      	b.n	81892 <_vfiprintf_r+0x58a>
   81e58:	46d3      	mov	fp, sl
   81e5a:	f7ff bbad 	b.w	815b8 <_vfiprintf_r+0x2b0>
   81e5e:	252d      	movs	r5, #45	; 0x2d
   81e60:	4276      	negs	r6, r6
   81e62:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   81e66:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   81e6a:	2201      	movs	r2, #1
   81e6c:	f7ff bb8a 	b.w	81584 <_vfiprintf_r+0x27c>
   81e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81e72:	b9b3      	cbnz	r3, 81ea2 <_vfiprintf_r+0xb9a>
   81e74:	4611      	mov	r1, r2
   81e76:	2001      	movs	r0, #1
   81e78:	46d1      	mov	r9, sl
   81e7a:	e5f2      	b.n	81a62 <_vfiprintf_r+0x75a>
   81e7c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81e80:	f000 fdf4 	bl	82a6c <__retarget_lock_release_recursive>
   81e84:	f04f 33ff 	mov.w	r3, #4294967295
   81e88:	9303      	str	r3, [sp, #12]
   81e8a:	f7ff bb4c 	b.w	81526 <_vfiprintf_r+0x21e>
   81e8e:	aa0f      	add	r2, sp, #60	; 0x3c
   81e90:	9904      	ldr	r1, [sp, #16]
   81e92:	9806      	ldr	r0, [sp, #24]
   81e94:	f7ff f9f8 	bl	81288 <__sprint_r.part.0>
   81e98:	2800      	cmp	r0, #0
   81e9a:	f47f aeec 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81e9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81ea0:	e6aa      	b.n	81bf8 <_vfiprintf_r+0x8f0>
   81ea2:	2202      	movs	r2, #2
   81ea4:	ab0e      	add	r3, sp, #56	; 0x38
   81ea6:	921d      	str	r2, [sp, #116]	; 0x74
   81ea8:	931c      	str	r3, [sp, #112]	; 0x70
   81eaa:	2001      	movs	r0, #1
   81eac:	46d1      	mov	r9, sl
   81eae:	e5d0      	b.n	81a52 <_vfiprintf_r+0x74a>
   81eb0:	4d34      	ldr	r5, [pc, #208]	; (81f84 <_vfiprintf_r+0xc7c>)
   81eb2:	e5fd      	b.n	81ab0 <_vfiprintf_r+0x7a8>
   81eb4:	9a07      	ldr	r2, [sp, #28]
   81eb6:	4613      	mov	r3, r2
   81eb8:	3304      	adds	r3, #4
   81eba:	9307      	str	r3, [sp, #28]
   81ebc:	9b03      	ldr	r3, [sp, #12]
   81ebe:	6811      	ldr	r1, [r2, #0]
   81ec0:	17dd      	asrs	r5, r3, #31
   81ec2:	461a      	mov	r2, r3
   81ec4:	462b      	mov	r3, r5
   81ec6:	e9c1 2300 	strd	r2, r3, [r1]
   81eca:	f7ff ba5a 	b.w	81382 <_vfiprintf_r+0x7a>
   81ece:	4658      	mov	r0, fp
   81ed0:	9507      	str	r5, [sp, #28]
   81ed2:	9302      	str	r3, [sp, #8]
   81ed4:	f001 fc3c 	bl	83750 <strlen>
   81ed8:	2400      	movs	r4, #0
   81eda:	9005      	str	r0, [sp, #20]
   81edc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81ee0:	f7ff bb6a 	b.w	815b8 <_vfiprintf_r+0x2b0>
   81ee4:	aa0f      	add	r2, sp, #60	; 0x3c
   81ee6:	9904      	ldr	r1, [sp, #16]
   81ee8:	9806      	ldr	r0, [sp, #24]
   81eea:	f7ff f9cd 	bl	81288 <__sprint_r.part.0>
   81eee:	2800      	cmp	r0, #0
   81ef0:	f47f aec1 	bne.w	81c76 <_vfiprintf_r+0x96e>
   81ef4:	9910      	ldr	r1, [sp, #64]	; 0x40
   81ef6:	46d1      	mov	r9, sl
   81ef8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81efa:	1c48      	adds	r0, r1, #1
   81efc:	e5b1      	b.n	81a62 <_vfiprintf_r+0x75a>
   81efe:	9910      	ldr	r1, [sp, #64]	; 0x40
   81f00:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81f02:	3101      	adds	r1, #1
   81f04:	4e20      	ldr	r6, [pc, #128]	; (81f88 <_vfiprintf_r+0xc80>)
   81f06:	f7ff bb9c 	b.w	81642 <_vfiprintf_r+0x33a>
   81f0a:	2c06      	cmp	r4, #6
   81f0c:	bf28      	it	cs
   81f0e:	2406      	movcs	r4, #6
   81f10:	9507      	str	r5, [sp, #28]
   81f12:	9405      	str	r4, [sp, #20]
   81f14:	9401      	str	r4, [sp, #4]
   81f16:	f8df b074 	ldr.w	fp, [pc, #116]	; 81f8c <_vfiprintf_r+0xc84>
   81f1a:	e4e3      	b.n	818e4 <_vfiprintf_r+0x5dc>
   81f1c:	9810      	ldr	r0, [sp, #64]	; 0x40
   81f1e:	4e1a      	ldr	r6, [pc, #104]	; (81f88 <_vfiprintf_r+0xc80>)
   81f20:	3001      	adds	r0, #1
   81f22:	e60e      	b.n	81b42 <_vfiprintf_r+0x83a>
   81f24:	4686      	mov	lr, r0
   81f26:	4d17      	ldr	r5, [pc, #92]	; (81f84 <_vfiprintf_r+0xc7c>)
   81f28:	f7ff bbe2 	b.w	816f0 <_vfiprintf_r+0x3e8>
   81f2c:	9405      	str	r4, [sp, #20]
   81f2e:	9507      	str	r5, [sp, #28]
   81f30:	9302      	str	r3, [sp, #8]
   81f32:	4604      	mov	r4, r0
   81f34:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81f38:	f7ff bb3e 	b.w	815b8 <_vfiprintf_r+0x2b0>
   81f3c:	9806      	ldr	r0, [sp, #24]
   81f3e:	aa0f      	add	r2, sp, #60	; 0x3c
   81f40:	4659      	mov	r1, fp
   81f42:	f7ff f9a1 	bl	81288 <__sprint_r.part.0>
   81f46:	2800      	cmp	r0, #0
   81f48:	f43f ae2e 	beq.w	81ba8 <_vfiprintf_r+0x8a0>
   81f4c:	e62e      	b.n	81bac <_vfiprintf_r+0x8a4>
   81f4e:	9907      	ldr	r1, [sp, #28]
   81f50:	f898 2001 	ldrb.w	r2, [r8, #1]
   81f54:	680c      	ldr	r4, [r1, #0]
   81f56:	3104      	adds	r1, #4
   81f58:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   81f5c:	46b8      	mov	r8, r7
   81f5e:	9107      	str	r1, [sp, #28]
   81f60:	f7ff ba44 	b.w	813ec <_vfiprintf_r+0xe4>
   81f64:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f68:	e4a7      	b.n	818ba <_vfiprintf_r+0x5b2>
   81f6a:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f6e:	e521      	b.n	819b4 <_vfiprintf_r+0x6ac>
   81f70:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f74:	e47c      	b.n	81870 <_vfiprintf_r+0x568>
   81f76:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f7a:	e43f      	b.n	817fc <_vfiprintf_r+0x4f4>
   81f7c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f80:	f7ff bbfa 	b.w	81778 <_vfiprintf_r+0x470>
   81f84:	00083f44 	.word	0x00083f44
   81f88:	00083f34 	.word	0x00083f34
   81f8c:	00083f2c 	.word	0x00083f2c

00081f90 <__sbprintf>:
   81f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81f94:	460c      	mov	r4, r1
   81f96:	f04f 0e00 	mov.w	lr, #0
   81f9a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81f9e:	4606      	mov	r6, r0
   81fa0:	4617      	mov	r7, r2
   81fa2:	4698      	mov	r8, r3
   81fa4:	6e62      	ldr	r2, [r4, #100]	; 0x64
   81fa6:	89e3      	ldrh	r3, [r4, #14]
   81fa8:	8989      	ldrh	r1, [r1, #12]
   81faa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81fae:	f021 0102 	bic.w	r1, r1, #2
   81fb2:	9219      	str	r2, [sp, #100]	; 0x64
   81fb4:	f8ad 300e 	strh.w	r3, [sp, #14]
   81fb8:	69e2      	ldr	r2, [r4, #28]
   81fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81fbc:	f8ad 100c 	strh.w	r1, [sp, #12]
   81fc0:	a816      	add	r0, sp, #88	; 0x58
   81fc2:	a91a      	add	r1, sp, #104	; 0x68
   81fc4:	f8cd e018 	str.w	lr, [sp, #24]
   81fc8:	9207      	str	r2, [sp, #28]
   81fca:	9309      	str	r3, [sp, #36]	; 0x24
   81fcc:	9100      	str	r1, [sp, #0]
   81fce:	9104      	str	r1, [sp, #16]
   81fd0:	9502      	str	r5, [sp, #8]
   81fd2:	9505      	str	r5, [sp, #20]
   81fd4:	f000 fd44 	bl	82a60 <__retarget_lock_init_recursive>
   81fd8:	4643      	mov	r3, r8
   81fda:	463a      	mov	r2, r7
   81fdc:	4669      	mov	r1, sp
   81fde:	4630      	mov	r0, r6
   81fe0:	f7ff f992 	bl	81308 <_vfiprintf_r>
   81fe4:	1e05      	subs	r5, r0, #0
   81fe6:	db07      	blt.n	81ff8 <__sbprintf+0x68>
   81fe8:	4630      	mov	r0, r6
   81fea:	4669      	mov	r1, sp
   81fec:	f000 f924 	bl	82238 <_fflush_r>
   81ff0:	2800      	cmp	r0, #0
   81ff2:	bf18      	it	ne
   81ff4:	f04f 35ff 	movne.w	r5, #4294967295
   81ff8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81ffc:	065b      	lsls	r3, r3, #25
   81ffe:	d503      	bpl.n	82008 <__sbprintf+0x78>
   82000:	89a3      	ldrh	r3, [r4, #12]
   82002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82006:	81a3      	strh	r3, [r4, #12]
   82008:	9816      	ldr	r0, [sp, #88]	; 0x58
   8200a:	f000 fd2b 	bl	82a64 <__retarget_lock_close_recursive>
   8200e:	4628      	mov	r0, r5
   82010:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082018 <__swsetup_r>:
   82018:	b538      	push	{r3, r4, r5, lr}
   8201a:	4b30      	ldr	r3, [pc, #192]	; (820dc <__swsetup_r+0xc4>)
   8201c:	4605      	mov	r5, r0
   8201e:	6818      	ldr	r0, [r3, #0]
   82020:	460c      	mov	r4, r1
   82022:	b110      	cbz	r0, 8202a <__swsetup_r+0x12>
   82024:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82026:	2b00      	cmp	r3, #0
   82028:	d038      	beq.n	8209c <__swsetup_r+0x84>
   8202a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8202e:	b293      	uxth	r3, r2
   82030:	0718      	lsls	r0, r3, #28
   82032:	d50c      	bpl.n	8204e <__swsetup_r+0x36>
   82034:	6920      	ldr	r0, [r4, #16]
   82036:	b1a8      	cbz	r0, 82064 <__swsetup_r+0x4c>
   82038:	f013 0201 	ands.w	r2, r3, #1
   8203c:	d01e      	beq.n	8207c <__swsetup_r+0x64>
   8203e:	2200      	movs	r2, #0
   82040:	6963      	ldr	r3, [r4, #20]
   82042:	60a2      	str	r2, [r4, #8]
   82044:	425b      	negs	r3, r3
   82046:	61a3      	str	r3, [r4, #24]
   82048:	b1f0      	cbz	r0, 82088 <__swsetup_r+0x70>
   8204a:	2000      	movs	r0, #0
   8204c:	bd38      	pop	{r3, r4, r5, pc}
   8204e:	06d9      	lsls	r1, r3, #27
   82050:	d53b      	bpl.n	820ca <__swsetup_r+0xb2>
   82052:	0758      	lsls	r0, r3, #29
   82054:	d425      	bmi.n	820a2 <__swsetup_r+0x8a>
   82056:	6920      	ldr	r0, [r4, #16]
   82058:	f042 0308 	orr.w	r3, r2, #8
   8205c:	81a3      	strh	r3, [r4, #12]
   8205e:	b29b      	uxth	r3, r3
   82060:	2800      	cmp	r0, #0
   82062:	d1e9      	bne.n	82038 <__swsetup_r+0x20>
   82064:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82068:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8206c:	d0e4      	beq.n	82038 <__swsetup_r+0x20>
   8206e:	4628      	mov	r0, r5
   82070:	4621      	mov	r1, r4
   82072:	f000 fd2b 	bl	82acc <__smakebuf_r>
   82076:	89a3      	ldrh	r3, [r4, #12]
   82078:	6920      	ldr	r0, [r4, #16]
   8207a:	e7dd      	b.n	82038 <__swsetup_r+0x20>
   8207c:	0799      	lsls	r1, r3, #30
   8207e:	bf58      	it	pl
   82080:	6962      	ldrpl	r2, [r4, #20]
   82082:	60a2      	str	r2, [r4, #8]
   82084:	2800      	cmp	r0, #0
   82086:	d1e0      	bne.n	8204a <__swsetup_r+0x32>
   82088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8208c:	061a      	lsls	r2, r3, #24
   8208e:	d5dd      	bpl.n	8204c <__swsetup_r+0x34>
   82090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82094:	81a3      	strh	r3, [r4, #12]
   82096:	f04f 30ff 	mov.w	r0, #4294967295
   8209a:	bd38      	pop	{r3, r4, r5, pc}
   8209c:	f000 f924 	bl	822e8 <__sinit>
   820a0:	e7c3      	b.n	8202a <__swsetup_r+0x12>
   820a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   820a4:	b151      	cbz	r1, 820bc <__swsetup_r+0xa4>
   820a6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   820aa:	4299      	cmp	r1, r3
   820ac:	d004      	beq.n	820b8 <__swsetup_r+0xa0>
   820ae:	4628      	mov	r0, r5
   820b0:	f000 fa40 	bl	82534 <_free_r>
   820b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   820b8:	2300      	movs	r3, #0
   820ba:	6323      	str	r3, [r4, #48]	; 0x30
   820bc:	2300      	movs	r3, #0
   820be:	6920      	ldr	r0, [r4, #16]
   820c0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   820c4:	e884 0009 	stmia.w	r4, {r0, r3}
   820c8:	e7c6      	b.n	82058 <__swsetup_r+0x40>
   820ca:	2309      	movs	r3, #9
   820cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   820d0:	602b      	str	r3, [r5, #0]
   820d2:	f04f 30ff 	mov.w	r0, #4294967295
   820d6:	81a2      	strh	r2, [r4, #12]
   820d8:	bd38      	pop	{r3, r4, r5, pc}
   820da:	bf00      	nop
   820dc:	20070168 	.word	0x20070168

000820e0 <register_fini>:
   820e0:	4b02      	ldr	r3, [pc, #8]	; (820ec <register_fini+0xc>)
   820e2:	b113      	cbz	r3, 820ea <register_fini+0xa>
   820e4:	4802      	ldr	r0, [pc, #8]	; (820f0 <register_fini+0x10>)
   820e6:	f000 b805 	b.w	820f4 <atexit>
   820ea:	4770      	bx	lr
   820ec:	00000000 	.word	0x00000000
   820f0:	00082361 	.word	0x00082361

000820f4 <atexit>:
   820f4:	2300      	movs	r3, #0
   820f6:	4601      	mov	r1, r0
   820f8:	461a      	mov	r2, r3
   820fa:	4618      	mov	r0, r3
   820fc:	f001 bbfa 	b.w	838f4 <__register_exitproc>

00082100 <__sflush_r>:
   82100:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82108:	b29a      	uxth	r2, r3
   8210a:	460d      	mov	r5, r1
   8210c:	0711      	lsls	r1, r2, #28
   8210e:	4680      	mov	r8, r0
   82110:	d43a      	bmi.n	82188 <__sflush_r+0x88>
   82112:	686a      	ldr	r2, [r5, #4]
   82114:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82118:	2a00      	cmp	r2, #0
   8211a:	81ab      	strh	r3, [r5, #12]
   8211c:	dd70      	ble.n	82200 <__sflush_r+0x100>
   8211e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82120:	2c00      	cmp	r4, #0
   82122:	d04a      	beq.n	821ba <__sflush_r+0xba>
   82124:	2200      	movs	r2, #0
   82126:	b29b      	uxth	r3, r3
   82128:	f8d8 6000 	ldr.w	r6, [r8]
   8212c:	f8c8 2000 	str.w	r2, [r8]
   82130:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82134:	d068      	beq.n	82208 <__sflush_r+0x108>
   82136:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82138:	075f      	lsls	r7, r3, #29
   8213a:	d505      	bpl.n	82148 <__sflush_r+0x48>
   8213c:	6869      	ldr	r1, [r5, #4]
   8213e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82140:	1a52      	subs	r2, r2, r1
   82142:	b10b      	cbz	r3, 82148 <__sflush_r+0x48>
   82144:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82146:	1ad2      	subs	r2, r2, r3
   82148:	2300      	movs	r3, #0
   8214a:	69e9      	ldr	r1, [r5, #28]
   8214c:	4640      	mov	r0, r8
   8214e:	47a0      	blx	r4
   82150:	1c44      	adds	r4, r0, #1
   82152:	d03d      	beq.n	821d0 <__sflush_r+0xd0>
   82154:	2100      	movs	r1, #0
   82156:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8215a:	692a      	ldr	r2, [r5, #16]
   8215c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82160:	81ab      	strh	r3, [r5, #12]
   82162:	04db      	lsls	r3, r3, #19
   82164:	6069      	str	r1, [r5, #4]
   82166:	602a      	str	r2, [r5, #0]
   82168:	d448      	bmi.n	821fc <__sflush_r+0xfc>
   8216a:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8216c:	f8c8 6000 	str.w	r6, [r8]
   82170:	b319      	cbz	r1, 821ba <__sflush_r+0xba>
   82172:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82176:	4299      	cmp	r1, r3
   82178:	d002      	beq.n	82180 <__sflush_r+0x80>
   8217a:	4640      	mov	r0, r8
   8217c:	f000 f9da 	bl	82534 <_free_r>
   82180:	2000      	movs	r0, #0
   82182:	6328      	str	r0, [r5, #48]	; 0x30
   82184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82188:	692e      	ldr	r6, [r5, #16]
   8218a:	b1b6      	cbz	r6, 821ba <__sflush_r+0xba>
   8218c:	0791      	lsls	r1, r2, #30
   8218e:	bf18      	it	ne
   82190:	2300      	movne	r3, #0
   82192:	682c      	ldr	r4, [r5, #0]
   82194:	bf08      	it	eq
   82196:	696b      	ldreq	r3, [r5, #20]
   82198:	602e      	str	r6, [r5, #0]
   8219a:	1ba4      	subs	r4, r4, r6
   8219c:	60ab      	str	r3, [r5, #8]
   8219e:	e00a      	b.n	821b6 <__sflush_r+0xb6>
   821a0:	4623      	mov	r3, r4
   821a2:	4632      	mov	r2, r6
   821a4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   821a6:	69e9      	ldr	r1, [r5, #28]
   821a8:	4640      	mov	r0, r8
   821aa:	47b8      	blx	r7
   821ac:	2800      	cmp	r0, #0
   821ae:	eba4 0400 	sub.w	r4, r4, r0
   821b2:	4406      	add	r6, r0
   821b4:	dd04      	ble.n	821c0 <__sflush_r+0xc0>
   821b6:	2c00      	cmp	r4, #0
   821b8:	dcf2      	bgt.n	821a0 <__sflush_r+0xa0>
   821ba:	2000      	movs	r0, #0
   821bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   821c0:	89ab      	ldrh	r3, [r5, #12]
   821c2:	f04f 30ff 	mov.w	r0, #4294967295
   821c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   821ca:	81ab      	strh	r3, [r5, #12]
   821cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   821d0:	f8d8 4000 	ldr.w	r4, [r8]
   821d4:	2c1d      	cmp	r4, #29
   821d6:	d8f3      	bhi.n	821c0 <__sflush_r+0xc0>
   821d8:	4b16      	ldr	r3, [pc, #88]	; (82234 <__sflush_r+0x134>)
   821da:	40e3      	lsrs	r3, r4
   821dc:	43db      	mvns	r3, r3
   821de:	f013 0301 	ands.w	r3, r3, #1
   821e2:	d1ed      	bne.n	821c0 <__sflush_r+0xc0>
   821e4:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   821e8:	6929      	ldr	r1, [r5, #16]
   821ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   821ee:	81aa      	strh	r2, [r5, #12]
   821f0:	04d2      	lsls	r2, r2, #19
   821f2:	606b      	str	r3, [r5, #4]
   821f4:	6029      	str	r1, [r5, #0]
   821f6:	d5b8      	bpl.n	8216a <__sflush_r+0x6a>
   821f8:	2c00      	cmp	r4, #0
   821fa:	d1b6      	bne.n	8216a <__sflush_r+0x6a>
   821fc:	6528      	str	r0, [r5, #80]	; 0x50
   821fe:	e7b4      	b.n	8216a <__sflush_r+0x6a>
   82200:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82202:	2a00      	cmp	r2, #0
   82204:	dc8b      	bgt.n	8211e <__sflush_r+0x1e>
   82206:	e7d8      	b.n	821ba <__sflush_r+0xba>
   82208:	2301      	movs	r3, #1
   8220a:	69e9      	ldr	r1, [r5, #28]
   8220c:	4640      	mov	r0, r8
   8220e:	47a0      	blx	r4
   82210:	1c43      	adds	r3, r0, #1
   82212:	4602      	mov	r2, r0
   82214:	d002      	beq.n	8221c <__sflush_r+0x11c>
   82216:	89ab      	ldrh	r3, [r5, #12]
   82218:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8221a:	e78d      	b.n	82138 <__sflush_r+0x38>
   8221c:	f8d8 3000 	ldr.w	r3, [r8]
   82220:	2b00      	cmp	r3, #0
   82222:	d0f8      	beq.n	82216 <__sflush_r+0x116>
   82224:	2b1d      	cmp	r3, #29
   82226:	d001      	beq.n	8222c <__sflush_r+0x12c>
   82228:	2b16      	cmp	r3, #22
   8222a:	d1c9      	bne.n	821c0 <__sflush_r+0xc0>
   8222c:	f8c8 6000 	str.w	r6, [r8]
   82230:	e7c3      	b.n	821ba <__sflush_r+0xba>
   82232:	bf00      	nop
   82234:	20400001 	.word	0x20400001

00082238 <_fflush_r>:
   82238:	b538      	push	{r3, r4, r5, lr}
   8223a:	460d      	mov	r5, r1
   8223c:	4604      	mov	r4, r0
   8223e:	b108      	cbz	r0, 82244 <_fflush_r+0xc>
   82240:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82242:	b1bb      	cbz	r3, 82274 <_fflush_r+0x3c>
   82244:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82248:	b188      	cbz	r0, 8226e <_fflush_r+0x36>
   8224a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8224c:	07db      	lsls	r3, r3, #31
   8224e:	d401      	bmi.n	82254 <_fflush_r+0x1c>
   82250:	0581      	lsls	r1, r0, #22
   82252:	d517      	bpl.n	82284 <_fflush_r+0x4c>
   82254:	4620      	mov	r0, r4
   82256:	4629      	mov	r1, r5
   82258:	f7ff ff52 	bl	82100 <__sflush_r>
   8225c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   8225e:	4604      	mov	r4, r0
   82260:	07da      	lsls	r2, r3, #31
   82262:	d402      	bmi.n	8226a <_fflush_r+0x32>
   82264:	89ab      	ldrh	r3, [r5, #12]
   82266:	059b      	lsls	r3, r3, #22
   82268:	d507      	bpl.n	8227a <_fflush_r+0x42>
   8226a:	4620      	mov	r0, r4
   8226c:	bd38      	pop	{r3, r4, r5, pc}
   8226e:	4604      	mov	r4, r0
   82270:	4620      	mov	r0, r4
   82272:	bd38      	pop	{r3, r4, r5, pc}
   82274:	f000 f838 	bl	822e8 <__sinit>
   82278:	e7e4      	b.n	82244 <_fflush_r+0xc>
   8227a:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8227c:	f000 fbf6 	bl	82a6c <__retarget_lock_release_recursive>
   82280:	4620      	mov	r0, r4
   82282:	bd38      	pop	{r3, r4, r5, pc}
   82284:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82286:	f000 fbef 	bl	82a68 <__retarget_lock_acquire_recursive>
   8228a:	e7e3      	b.n	82254 <_fflush_r+0x1c>

0008228c <_cleanup_r>:
   8228c:	4901      	ldr	r1, [pc, #4]	; (82294 <_cleanup_r+0x8>)
   8228e:	f000 bbb1 	b.w	829f4 <_fwalk_reent>
   82292:	bf00      	nop
   82294:	000839dd 	.word	0x000839dd

00082298 <std.isra.0>:
   82298:	2300      	movs	r3, #0
   8229a:	b510      	push	{r4, lr}
   8229c:	4604      	mov	r4, r0
   8229e:	8181      	strh	r1, [r0, #12]
   822a0:	81c2      	strh	r2, [r0, #14]
   822a2:	6003      	str	r3, [r0, #0]
   822a4:	6043      	str	r3, [r0, #4]
   822a6:	6083      	str	r3, [r0, #8]
   822a8:	6643      	str	r3, [r0, #100]	; 0x64
   822aa:	6103      	str	r3, [r0, #16]
   822ac:	6143      	str	r3, [r0, #20]
   822ae:	6183      	str	r3, [r0, #24]
   822b0:	4619      	mov	r1, r3
   822b2:	2208      	movs	r2, #8
   822b4:	305c      	adds	r0, #92	; 0x5c
   822b6:	f7fe fec9 	bl	8104c <memset>
   822ba:	4807      	ldr	r0, [pc, #28]	; (822d8 <std.isra.0+0x40>)
   822bc:	4907      	ldr	r1, [pc, #28]	; (822dc <std.isra.0+0x44>)
   822be:	4a08      	ldr	r2, [pc, #32]	; (822e0 <std.isra.0+0x48>)
   822c0:	4b08      	ldr	r3, [pc, #32]	; (822e4 <std.isra.0+0x4c>)
   822c2:	6220      	str	r0, [r4, #32]
   822c4:	61e4      	str	r4, [r4, #28]
   822c6:	6261      	str	r1, [r4, #36]	; 0x24
   822c8:	62a2      	str	r2, [r4, #40]	; 0x28
   822ca:	62e3      	str	r3, [r4, #44]	; 0x2c
   822cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
   822d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   822d4:	f000 bbc4 	b.w	82a60 <__retarget_lock_init_recursive>
   822d8:	000836c9 	.word	0x000836c9
   822dc:	000836ed 	.word	0x000836ed
   822e0:	00083729 	.word	0x00083729
   822e4:	00083749 	.word	0x00083749

000822e8 <__sinit>:
   822e8:	b510      	push	{r4, lr}
   822ea:	4604      	mov	r4, r0
   822ec:	4814      	ldr	r0, [pc, #80]	; (82340 <__sinit+0x58>)
   822ee:	f000 fbbb 	bl	82a68 <__retarget_lock_acquire_recursive>
   822f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   822f4:	b9fa      	cbnz	r2, 82336 <__sinit+0x4e>
   822f6:	2003      	movs	r0, #3
   822f8:	4912      	ldr	r1, [pc, #72]	; (82344 <__sinit+0x5c>)
   822fa:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   822fe:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82302:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82306:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   8230a:	63e1      	str	r1, [r4, #60]	; 0x3c
   8230c:	6860      	ldr	r0, [r4, #4]
   8230e:	2104      	movs	r1, #4
   82310:	f7ff ffc2 	bl	82298 <std.isra.0>
   82314:	68a0      	ldr	r0, [r4, #8]
   82316:	2201      	movs	r2, #1
   82318:	2109      	movs	r1, #9
   8231a:	f7ff ffbd 	bl	82298 <std.isra.0>
   8231e:	68e0      	ldr	r0, [r4, #12]
   82320:	2202      	movs	r2, #2
   82322:	2112      	movs	r1, #18
   82324:	f7ff ffb8 	bl	82298 <std.isra.0>
   82328:	2301      	movs	r3, #1
   8232a:	4805      	ldr	r0, [pc, #20]	; (82340 <__sinit+0x58>)
   8232c:	63a3      	str	r3, [r4, #56]	; 0x38
   8232e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82332:	f000 bb9b 	b.w	82a6c <__retarget_lock_release_recursive>
   82336:	4802      	ldr	r0, [pc, #8]	; (82340 <__sinit+0x58>)
   82338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8233c:	f000 bb96 	b.w	82a6c <__retarget_lock_release_recursive>
   82340:	20070ca4 	.word	0x20070ca4
   82344:	0008228d 	.word	0x0008228d

00082348 <__sfp_lock_acquire>:
   82348:	4801      	ldr	r0, [pc, #4]	; (82350 <__sfp_lock_acquire+0x8>)
   8234a:	f000 bb8d 	b.w	82a68 <__retarget_lock_acquire_recursive>
   8234e:	bf00      	nop
   82350:	20070cb8 	.word	0x20070cb8

00082354 <__sfp_lock_release>:
   82354:	4801      	ldr	r0, [pc, #4]	; (8235c <__sfp_lock_release+0x8>)
   82356:	f000 bb89 	b.w	82a6c <__retarget_lock_release_recursive>
   8235a:	bf00      	nop
   8235c:	20070cb8 	.word	0x20070cb8

00082360 <__libc_fini_array>:
   82360:	b538      	push	{r3, r4, r5, lr}
   82362:	4c0a      	ldr	r4, [pc, #40]	; (8238c <__libc_fini_array+0x2c>)
   82364:	4d0a      	ldr	r5, [pc, #40]	; (82390 <__libc_fini_array+0x30>)
   82366:	1b64      	subs	r4, r4, r5
   82368:	10a4      	asrs	r4, r4, #2
   8236a:	d00a      	beq.n	82382 <__libc_fini_array+0x22>
   8236c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82370:	3b01      	subs	r3, #1
   82372:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82376:	3c01      	subs	r4, #1
   82378:	f855 3904 	ldr.w	r3, [r5], #-4
   8237c:	4798      	blx	r3
   8237e:	2c00      	cmp	r4, #0
   82380:	d1f9      	bne.n	82376 <__libc_fini_array+0x16>
   82382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82386:	f001 be79 	b.w	8407c <_fini>
   8238a:	bf00      	nop
   8238c:	0008408c 	.word	0x0008408c
   82390:	00084088 	.word	0x00084088

00082394 <__fputwc>:
   82394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82398:	b083      	sub	sp, #12
   8239a:	4607      	mov	r7, r0
   8239c:	4688      	mov	r8, r1
   8239e:	4614      	mov	r4, r2
   823a0:	f000 fb50 	bl	82a44 <__locale_mb_cur_max>
   823a4:	2801      	cmp	r0, #1
   823a6:	d033      	beq.n	82410 <__fputwc+0x7c>
   823a8:	4642      	mov	r2, r8
   823aa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   823ae:	a901      	add	r1, sp, #4
   823b0:	4638      	mov	r0, r7
   823b2:	f001 fa53 	bl	8385c <_wcrtomb_r>
   823b6:	1c42      	adds	r2, r0, #1
   823b8:	4606      	mov	r6, r0
   823ba:	d022      	beq.n	82402 <__fputwc+0x6e>
   823bc:	b390      	cbz	r0, 82424 <__fputwc+0x90>
   823be:	f89d 1004 	ldrb.w	r1, [sp, #4]
   823c2:	2500      	movs	r5, #0
   823c4:	f10d 0904 	add.w	r9, sp, #4
   823c8:	e008      	b.n	823dc <__fputwc+0x48>
   823ca:	6823      	ldr	r3, [r4, #0]
   823cc:	1c5a      	adds	r2, r3, #1
   823ce:	6022      	str	r2, [r4, #0]
   823d0:	7019      	strb	r1, [r3, #0]
   823d2:	3501      	adds	r5, #1
   823d4:	42b5      	cmp	r5, r6
   823d6:	d225      	bcs.n	82424 <__fputwc+0x90>
   823d8:	f815 1009 	ldrb.w	r1, [r5, r9]
   823dc:	68a3      	ldr	r3, [r4, #8]
   823de:	3b01      	subs	r3, #1
   823e0:	2b00      	cmp	r3, #0
   823e2:	60a3      	str	r3, [r4, #8]
   823e4:	daf1      	bge.n	823ca <__fputwc+0x36>
   823e6:	69a2      	ldr	r2, [r4, #24]
   823e8:	4293      	cmp	r3, r2
   823ea:	db01      	blt.n	823f0 <__fputwc+0x5c>
   823ec:	290a      	cmp	r1, #10
   823ee:	d1ec      	bne.n	823ca <__fputwc+0x36>
   823f0:	4622      	mov	r2, r4
   823f2:	4638      	mov	r0, r7
   823f4:	f001 f9da 	bl	837ac <__swbuf_r>
   823f8:	1c43      	adds	r3, r0, #1
   823fa:	d1ea      	bne.n	823d2 <__fputwc+0x3e>
   823fc:	b003      	add	sp, #12
   823fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82402:	89a3      	ldrh	r3, [r4, #12]
   82404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82408:	81a3      	strh	r3, [r4, #12]
   8240a:	b003      	add	sp, #12
   8240c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82410:	f108 33ff 	add.w	r3, r8, #4294967295
   82414:	2bfe      	cmp	r3, #254	; 0xfe
   82416:	d8c7      	bhi.n	823a8 <__fputwc+0x14>
   82418:	fa5f f188 	uxtb.w	r1, r8
   8241c:	4606      	mov	r6, r0
   8241e:	f88d 1004 	strb.w	r1, [sp, #4]
   82422:	e7ce      	b.n	823c2 <__fputwc+0x2e>
   82424:	4640      	mov	r0, r8
   82426:	b003      	add	sp, #12
   82428:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0008242c <_fputwc_r>:
   8242c:	b530      	push	{r4, r5, lr}
   8242e:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82430:	4614      	mov	r4, r2
   82432:	f013 0f01 	tst.w	r3, #1
   82436:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   8243a:	b083      	sub	sp, #12
   8243c:	4605      	mov	r5, r0
   8243e:	b29a      	uxth	r2, r3
   82440:	d101      	bne.n	82446 <_fputwc_r+0x1a>
   82442:	0590      	lsls	r0, r2, #22
   82444:	d51c      	bpl.n	82480 <_fputwc_r+0x54>
   82446:	0490      	lsls	r0, r2, #18
   82448:	d406      	bmi.n	82458 <_fputwc_r+0x2c>
   8244a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8244c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82450:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82454:	81a3      	strh	r3, [r4, #12]
   82456:	6662      	str	r2, [r4, #100]	; 0x64
   82458:	4628      	mov	r0, r5
   8245a:	4622      	mov	r2, r4
   8245c:	f7ff ff9a 	bl	82394 <__fputwc>
   82460:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82462:	4605      	mov	r5, r0
   82464:	07da      	lsls	r2, r3, #31
   82466:	d402      	bmi.n	8246e <_fputwc_r+0x42>
   82468:	89a3      	ldrh	r3, [r4, #12]
   8246a:	059b      	lsls	r3, r3, #22
   8246c:	d502      	bpl.n	82474 <_fputwc_r+0x48>
   8246e:	4628      	mov	r0, r5
   82470:	b003      	add	sp, #12
   82472:	bd30      	pop	{r4, r5, pc}
   82474:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82476:	f000 faf9 	bl	82a6c <__retarget_lock_release_recursive>
   8247a:	4628      	mov	r0, r5
   8247c:	b003      	add	sp, #12
   8247e:	bd30      	pop	{r4, r5, pc}
   82480:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82482:	9101      	str	r1, [sp, #4]
   82484:	f000 faf0 	bl	82a68 <__retarget_lock_acquire_recursive>
   82488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8248c:	9901      	ldr	r1, [sp, #4]
   8248e:	b29a      	uxth	r2, r3
   82490:	e7d9      	b.n	82446 <_fputwc_r+0x1a>
   82492:	bf00      	nop

00082494 <_malloc_trim_r>:
   82494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82496:	460c      	mov	r4, r1
   82498:	4f23      	ldr	r7, [pc, #140]	; (82528 <_malloc_trim_r+0x94>)
   8249a:	4606      	mov	r6, r0
   8249c:	f000 ff40 	bl	83320 <__malloc_lock>
   824a0:	68bb      	ldr	r3, [r7, #8]
   824a2:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   824a6:	685d      	ldr	r5, [r3, #4]
   824a8:	310f      	adds	r1, #15
   824aa:	f025 0503 	bic.w	r5, r5, #3
   824ae:	4429      	add	r1, r5
   824b0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   824b4:	f021 010f 	bic.w	r1, r1, #15
   824b8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   824bc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   824c0:	db07      	blt.n	824d2 <_malloc_trim_r+0x3e>
   824c2:	2100      	movs	r1, #0
   824c4:	4630      	mov	r0, r6
   824c6:	f001 f8ed 	bl	836a4 <_sbrk_r>
   824ca:	68bb      	ldr	r3, [r7, #8]
   824cc:	442b      	add	r3, r5
   824ce:	4298      	cmp	r0, r3
   824d0:	d004      	beq.n	824dc <_malloc_trim_r+0x48>
   824d2:	4630      	mov	r0, r6
   824d4:	f000 ff2a 	bl	8332c <__malloc_unlock>
   824d8:	2000      	movs	r0, #0
   824da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   824dc:	4261      	negs	r1, r4
   824de:	4630      	mov	r0, r6
   824e0:	f001 f8e0 	bl	836a4 <_sbrk_r>
   824e4:	3001      	adds	r0, #1
   824e6:	d00d      	beq.n	82504 <_malloc_trim_r+0x70>
   824e8:	4b10      	ldr	r3, [pc, #64]	; (8252c <_malloc_trim_r+0x98>)
   824ea:	68ba      	ldr	r2, [r7, #8]
   824ec:	6819      	ldr	r1, [r3, #0]
   824ee:	1b2d      	subs	r5, r5, r4
   824f0:	f045 0501 	orr.w	r5, r5, #1
   824f4:	4630      	mov	r0, r6
   824f6:	1b09      	subs	r1, r1, r4
   824f8:	6055      	str	r5, [r2, #4]
   824fa:	6019      	str	r1, [r3, #0]
   824fc:	f000 ff16 	bl	8332c <__malloc_unlock>
   82500:	2001      	movs	r0, #1
   82502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82504:	2100      	movs	r1, #0
   82506:	4630      	mov	r0, r6
   82508:	f001 f8cc 	bl	836a4 <_sbrk_r>
   8250c:	68ba      	ldr	r2, [r7, #8]
   8250e:	1a83      	subs	r3, r0, r2
   82510:	2b0f      	cmp	r3, #15
   82512:	ddde      	ble.n	824d2 <_malloc_trim_r+0x3e>
   82514:	4c06      	ldr	r4, [pc, #24]	; (82530 <_malloc_trim_r+0x9c>)
   82516:	4905      	ldr	r1, [pc, #20]	; (8252c <_malloc_trim_r+0x98>)
   82518:	6824      	ldr	r4, [r4, #0]
   8251a:	f043 0301 	orr.w	r3, r3, #1
   8251e:	1b00      	subs	r0, r0, r4
   82520:	6053      	str	r3, [r2, #4]
   82522:	6008      	str	r0, [r1, #0]
   82524:	e7d5      	b.n	824d2 <_malloc_trim_r+0x3e>
   82526:	bf00      	nop
   82528:	20070708 	.word	0x20070708
   8252c:	20070c58 	.word	0x20070c58
   82530:	20070b10 	.word	0x20070b10

00082534 <_free_r>:
   82534:	2900      	cmp	r1, #0
   82536:	d044      	beq.n	825c2 <_free_r+0x8e>
   82538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8253c:	460d      	mov	r5, r1
   8253e:	4680      	mov	r8, r0
   82540:	f000 feee 	bl	83320 <__malloc_lock>
   82544:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82548:	4969      	ldr	r1, [pc, #420]	; (826f0 <_free_r+0x1bc>)
   8254a:	f1a5 0408 	sub.w	r4, r5, #8
   8254e:	f027 0301 	bic.w	r3, r7, #1
   82552:	18e2      	adds	r2, r4, r3
   82554:	688e      	ldr	r6, [r1, #8]
   82556:	6850      	ldr	r0, [r2, #4]
   82558:	42b2      	cmp	r2, r6
   8255a:	f020 0003 	bic.w	r0, r0, #3
   8255e:	d05e      	beq.n	8261e <_free_r+0xea>
   82560:	07fe      	lsls	r6, r7, #31
   82562:	6050      	str	r0, [r2, #4]
   82564:	d40b      	bmi.n	8257e <_free_r+0x4a>
   82566:	f855 7c08 	ldr.w	r7, [r5, #-8]
   8256a:	f101 0e08 	add.w	lr, r1, #8
   8256e:	1be4      	subs	r4, r4, r7
   82570:	68a5      	ldr	r5, [r4, #8]
   82572:	443b      	add	r3, r7
   82574:	4575      	cmp	r5, lr
   82576:	d06d      	beq.n	82654 <_free_r+0x120>
   82578:	68e7      	ldr	r7, [r4, #12]
   8257a:	60ef      	str	r7, [r5, #12]
   8257c:	60bd      	str	r5, [r7, #8]
   8257e:	1815      	adds	r5, r2, r0
   82580:	686d      	ldr	r5, [r5, #4]
   82582:	07ed      	lsls	r5, r5, #31
   82584:	d53e      	bpl.n	82604 <_free_r+0xd0>
   82586:	f043 0201 	orr.w	r2, r3, #1
   8258a:	6062      	str	r2, [r4, #4]
   8258c:	50e3      	str	r3, [r4, r3]
   8258e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82592:	d217      	bcs.n	825c4 <_free_r+0x90>
   82594:	2201      	movs	r2, #1
   82596:	08db      	lsrs	r3, r3, #3
   82598:	1098      	asrs	r0, r3, #2
   8259a:	684d      	ldr	r5, [r1, #4]
   8259c:	4413      	add	r3, r2
   8259e:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   825a2:	4082      	lsls	r2, r0
   825a4:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   825a8:	432a      	orrs	r2, r5
   825aa:	3808      	subs	r0, #8
   825ac:	60e0      	str	r0, [r4, #12]
   825ae:	60a7      	str	r7, [r4, #8]
   825b0:	604a      	str	r2, [r1, #4]
   825b2:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   825b6:	60fc      	str	r4, [r7, #12]
   825b8:	4640      	mov	r0, r8
   825ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   825be:	f000 beb5 	b.w	8332c <__malloc_unlock>
   825c2:	4770      	bx	lr
   825c4:	0a5a      	lsrs	r2, r3, #9
   825c6:	2a04      	cmp	r2, #4
   825c8:	d852      	bhi.n	82670 <_free_r+0x13c>
   825ca:	099a      	lsrs	r2, r3, #6
   825cc:	f102 0739 	add.w	r7, r2, #57	; 0x39
   825d0:	00ff      	lsls	r7, r7, #3
   825d2:	f102 0538 	add.w	r5, r2, #56	; 0x38
   825d6:	19c8      	adds	r0, r1, r7
   825d8:	59ca      	ldr	r2, [r1, r7]
   825da:	3808      	subs	r0, #8
   825dc:	4290      	cmp	r0, r2
   825de:	d04f      	beq.n	82680 <_free_r+0x14c>
   825e0:	6851      	ldr	r1, [r2, #4]
   825e2:	f021 0103 	bic.w	r1, r1, #3
   825e6:	428b      	cmp	r3, r1
   825e8:	d232      	bcs.n	82650 <_free_r+0x11c>
   825ea:	6892      	ldr	r2, [r2, #8]
   825ec:	4290      	cmp	r0, r2
   825ee:	d1f7      	bne.n	825e0 <_free_r+0xac>
   825f0:	68c3      	ldr	r3, [r0, #12]
   825f2:	60a0      	str	r0, [r4, #8]
   825f4:	60e3      	str	r3, [r4, #12]
   825f6:	609c      	str	r4, [r3, #8]
   825f8:	60c4      	str	r4, [r0, #12]
   825fa:	4640      	mov	r0, r8
   825fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82600:	f000 be94 	b.w	8332c <__malloc_unlock>
   82604:	6895      	ldr	r5, [r2, #8]
   82606:	4f3b      	ldr	r7, [pc, #236]	; (826f4 <_free_r+0x1c0>)
   82608:	4403      	add	r3, r0
   8260a:	42bd      	cmp	r5, r7
   8260c:	d040      	beq.n	82690 <_free_r+0x15c>
   8260e:	68d0      	ldr	r0, [r2, #12]
   82610:	f043 0201 	orr.w	r2, r3, #1
   82614:	60e8      	str	r0, [r5, #12]
   82616:	6085      	str	r5, [r0, #8]
   82618:	6062      	str	r2, [r4, #4]
   8261a:	50e3      	str	r3, [r4, r3]
   8261c:	e7b7      	b.n	8258e <_free_r+0x5a>
   8261e:	07ff      	lsls	r7, r7, #31
   82620:	4403      	add	r3, r0
   82622:	d407      	bmi.n	82634 <_free_r+0x100>
   82624:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82628:	1b64      	subs	r4, r4, r5
   8262a:	68e2      	ldr	r2, [r4, #12]
   8262c:	68a0      	ldr	r0, [r4, #8]
   8262e:	442b      	add	r3, r5
   82630:	60c2      	str	r2, [r0, #12]
   82632:	6090      	str	r0, [r2, #8]
   82634:	4a30      	ldr	r2, [pc, #192]	; (826f8 <_free_r+0x1c4>)
   82636:	f043 0001 	orr.w	r0, r3, #1
   8263a:	6812      	ldr	r2, [r2, #0]
   8263c:	6060      	str	r0, [r4, #4]
   8263e:	4293      	cmp	r3, r2
   82640:	608c      	str	r4, [r1, #8]
   82642:	d3b9      	bcc.n	825b8 <_free_r+0x84>
   82644:	4b2d      	ldr	r3, [pc, #180]	; (826fc <_free_r+0x1c8>)
   82646:	4640      	mov	r0, r8
   82648:	6819      	ldr	r1, [r3, #0]
   8264a:	f7ff ff23 	bl	82494 <_malloc_trim_r>
   8264e:	e7b3      	b.n	825b8 <_free_r+0x84>
   82650:	4610      	mov	r0, r2
   82652:	e7cd      	b.n	825f0 <_free_r+0xbc>
   82654:	1811      	adds	r1, r2, r0
   82656:	6849      	ldr	r1, [r1, #4]
   82658:	07c9      	lsls	r1, r1, #31
   8265a:	d444      	bmi.n	826e6 <_free_r+0x1b2>
   8265c:	6891      	ldr	r1, [r2, #8]
   8265e:	4403      	add	r3, r0
   82660:	68d2      	ldr	r2, [r2, #12]
   82662:	f043 0001 	orr.w	r0, r3, #1
   82666:	60ca      	str	r2, [r1, #12]
   82668:	6091      	str	r1, [r2, #8]
   8266a:	6060      	str	r0, [r4, #4]
   8266c:	50e3      	str	r3, [r4, r3]
   8266e:	e7a3      	b.n	825b8 <_free_r+0x84>
   82670:	2a14      	cmp	r2, #20
   82672:	d816      	bhi.n	826a2 <_free_r+0x16e>
   82674:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82678:	00ff      	lsls	r7, r7, #3
   8267a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8267e:	e7aa      	b.n	825d6 <_free_r+0xa2>
   82680:	2301      	movs	r3, #1
   82682:	10aa      	asrs	r2, r5, #2
   82684:	684d      	ldr	r5, [r1, #4]
   82686:	4093      	lsls	r3, r2
   82688:	432b      	orrs	r3, r5
   8268a:	604b      	str	r3, [r1, #4]
   8268c:	4603      	mov	r3, r0
   8268e:	e7b0      	b.n	825f2 <_free_r+0xbe>
   82690:	f043 0201 	orr.w	r2, r3, #1
   82694:	614c      	str	r4, [r1, #20]
   82696:	610c      	str	r4, [r1, #16]
   82698:	60e5      	str	r5, [r4, #12]
   8269a:	60a5      	str	r5, [r4, #8]
   8269c:	6062      	str	r2, [r4, #4]
   8269e:	50e3      	str	r3, [r4, r3]
   826a0:	e78a      	b.n	825b8 <_free_r+0x84>
   826a2:	2a54      	cmp	r2, #84	; 0x54
   826a4:	d806      	bhi.n	826b4 <_free_r+0x180>
   826a6:	0b1a      	lsrs	r2, r3, #12
   826a8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   826ac:	00ff      	lsls	r7, r7, #3
   826ae:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   826b2:	e790      	b.n	825d6 <_free_r+0xa2>
   826b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   826b8:	d806      	bhi.n	826c8 <_free_r+0x194>
   826ba:	0bda      	lsrs	r2, r3, #15
   826bc:	f102 0778 	add.w	r7, r2, #120	; 0x78
   826c0:	00ff      	lsls	r7, r7, #3
   826c2:	f102 0577 	add.w	r5, r2, #119	; 0x77
   826c6:	e786      	b.n	825d6 <_free_r+0xa2>
   826c8:	f240 5054 	movw	r0, #1364	; 0x554
   826cc:	4282      	cmp	r2, r0
   826ce:	d806      	bhi.n	826de <_free_r+0x1aa>
   826d0:	0c9a      	lsrs	r2, r3, #18
   826d2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   826d6:	00ff      	lsls	r7, r7, #3
   826d8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   826dc:	e77b      	b.n	825d6 <_free_r+0xa2>
   826de:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   826e2:	257e      	movs	r5, #126	; 0x7e
   826e4:	e777      	b.n	825d6 <_free_r+0xa2>
   826e6:	f043 0101 	orr.w	r1, r3, #1
   826ea:	6061      	str	r1, [r4, #4]
   826ec:	6013      	str	r3, [r2, #0]
   826ee:	e763      	b.n	825b8 <_free_r+0x84>
   826f0:	20070708 	.word	0x20070708
   826f4:	20070710 	.word	0x20070710
   826f8:	20070b14 	.word	0x20070b14
   826fc:	20070c88 	.word	0x20070c88

00082700 <__sfvwrite_r>:
   82700:	6893      	ldr	r3, [r2, #8]
   82702:	2b00      	cmp	r3, #0
   82704:	d071      	beq.n	827ea <__sfvwrite_r+0xea>
   82706:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8270a:	898b      	ldrh	r3, [r1, #12]
   8270c:	b083      	sub	sp, #12
   8270e:	460c      	mov	r4, r1
   82710:	0719      	lsls	r1, r3, #28
   82712:	9000      	str	r0, [sp, #0]
   82714:	4616      	mov	r6, r2
   82716:	d525      	bpl.n	82764 <__sfvwrite_r+0x64>
   82718:	6922      	ldr	r2, [r4, #16]
   8271a:	b31a      	cbz	r2, 82764 <__sfvwrite_r+0x64>
   8271c:	f013 0002 	ands.w	r0, r3, #2
   82720:	6835      	ldr	r5, [r6, #0]
   82722:	d02b      	beq.n	8277c <__sfvwrite_r+0x7c>
   82724:	f04f 0900 	mov.w	r9, #0
   82728:	46b0      	mov	r8, r6
   8272a:	464f      	mov	r7, r9
   8272c:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 829f0 <__sfvwrite_r+0x2f0>
   82730:	2f00      	cmp	r7, #0
   82732:	d055      	beq.n	827e0 <__sfvwrite_r+0xe0>
   82734:	4557      	cmp	r7, sl
   82736:	463b      	mov	r3, r7
   82738:	464a      	mov	r2, r9
   8273a:	bf28      	it	cs
   8273c:	4653      	movcs	r3, sl
   8273e:	69e1      	ldr	r1, [r4, #28]
   82740:	9800      	ldr	r0, [sp, #0]
   82742:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82744:	47b0      	blx	r6
   82746:	2800      	cmp	r0, #0
   82748:	dd56      	ble.n	827f8 <__sfvwrite_r+0xf8>
   8274a:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8274e:	4481      	add	r9, r0
   82750:	1a1b      	subs	r3, r3, r0
   82752:	1a3f      	subs	r7, r7, r0
   82754:	f8c8 3008 	str.w	r3, [r8, #8]
   82758:	2b00      	cmp	r3, #0
   8275a:	d1e9      	bne.n	82730 <__sfvwrite_r+0x30>
   8275c:	2000      	movs	r0, #0
   8275e:	b003      	add	sp, #12
   82760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82764:	4621      	mov	r1, r4
   82766:	9800      	ldr	r0, [sp, #0]
   82768:	f7ff fc56 	bl	82018 <__swsetup_r>
   8276c:	2800      	cmp	r0, #0
   8276e:	f040 8135 	bne.w	829dc <__sfvwrite_r+0x2dc>
   82772:	89a3      	ldrh	r3, [r4, #12]
   82774:	6835      	ldr	r5, [r6, #0]
   82776:	f013 0002 	ands.w	r0, r3, #2
   8277a:	d1d3      	bne.n	82724 <__sfvwrite_r+0x24>
   8277c:	f013 0901 	ands.w	r9, r3, #1
   82780:	d144      	bne.n	8280c <__sfvwrite_r+0x10c>
   82782:	464f      	mov	r7, r9
   82784:	9601      	str	r6, [sp, #4]
   82786:	b337      	cbz	r7, 827d6 <__sfvwrite_r+0xd6>
   82788:	059a      	lsls	r2, r3, #22
   8278a:	f8d4 8008 	ldr.w	r8, [r4, #8]
   8278e:	f140 8085 	bpl.w	8289c <__sfvwrite_r+0x19c>
   82792:	4547      	cmp	r7, r8
   82794:	46c3      	mov	fp, r8
   82796:	f0c0 80ad 	bcc.w	828f4 <__sfvwrite_r+0x1f4>
   8279a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8279e:	f040 80ae 	bne.w	828fe <__sfvwrite_r+0x1fe>
   827a2:	46ba      	mov	sl, r7
   827a4:	6820      	ldr	r0, [r4, #0]
   827a6:	465a      	mov	r2, fp
   827a8:	4649      	mov	r1, r9
   827aa:	f000 fd55 	bl	83258 <memmove>
   827ae:	68a2      	ldr	r2, [r4, #8]
   827b0:	6823      	ldr	r3, [r4, #0]
   827b2:	eba2 0208 	sub.w	r2, r2, r8
   827b6:	445b      	add	r3, fp
   827b8:	60a2      	str	r2, [r4, #8]
   827ba:	6023      	str	r3, [r4, #0]
   827bc:	9a01      	ldr	r2, [sp, #4]
   827be:	44d1      	add	r9, sl
   827c0:	6893      	ldr	r3, [r2, #8]
   827c2:	eba7 070a 	sub.w	r7, r7, sl
   827c6:	eba3 030a 	sub.w	r3, r3, sl
   827ca:	6093      	str	r3, [r2, #8]
   827cc:	2b00      	cmp	r3, #0
   827ce:	d0c5      	beq.n	8275c <__sfvwrite_r+0x5c>
   827d0:	89a3      	ldrh	r3, [r4, #12]
   827d2:	2f00      	cmp	r7, #0
   827d4:	d1d8      	bne.n	82788 <__sfvwrite_r+0x88>
   827d6:	f8d5 9000 	ldr.w	r9, [r5]
   827da:	686f      	ldr	r7, [r5, #4]
   827dc:	3508      	adds	r5, #8
   827de:	e7d2      	b.n	82786 <__sfvwrite_r+0x86>
   827e0:	f8d5 9000 	ldr.w	r9, [r5]
   827e4:	686f      	ldr	r7, [r5, #4]
   827e6:	3508      	adds	r5, #8
   827e8:	e7a2      	b.n	82730 <__sfvwrite_r+0x30>
   827ea:	2000      	movs	r0, #0
   827ec:	4770      	bx	lr
   827ee:	4621      	mov	r1, r4
   827f0:	9800      	ldr	r0, [sp, #0]
   827f2:	f7ff fd21 	bl	82238 <_fflush_r>
   827f6:	b378      	cbz	r0, 82858 <__sfvwrite_r+0x158>
   827f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   827fc:	f04f 30ff 	mov.w	r0, #4294967295
   82800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82804:	81a3      	strh	r3, [r4, #12]
   82806:	b003      	add	sp, #12
   82808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8280c:	4681      	mov	r9, r0
   8280e:	4633      	mov	r3, r6
   82810:	464e      	mov	r6, r9
   82812:	46a8      	mov	r8, r5
   82814:	469a      	mov	sl, r3
   82816:	464d      	mov	r5, r9
   82818:	b356      	cbz	r6, 82870 <__sfvwrite_r+0x170>
   8281a:	2800      	cmp	r0, #0
   8281c:	d032      	beq.n	82884 <__sfvwrite_r+0x184>
   8281e:	45b1      	cmp	r9, r6
   82820:	46cb      	mov	fp, r9
   82822:	bf28      	it	cs
   82824:	46b3      	movcs	fp, r6
   82826:	6820      	ldr	r0, [r4, #0]
   82828:	6923      	ldr	r3, [r4, #16]
   8282a:	465f      	mov	r7, fp
   8282c:	4298      	cmp	r0, r3
   8282e:	6962      	ldr	r2, [r4, #20]
   82830:	d904      	bls.n	8283c <__sfvwrite_r+0x13c>
   82832:	68a3      	ldr	r3, [r4, #8]
   82834:	4413      	add	r3, r2
   82836:	459b      	cmp	fp, r3
   82838:	f300 80a8 	bgt.w	8298c <__sfvwrite_r+0x28c>
   8283c:	4593      	cmp	fp, r2
   8283e:	db4d      	blt.n	828dc <__sfvwrite_r+0x1dc>
   82840:	4613      	mov	r3, r2
   82842:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82844:	462a      	mov	r2, r5
   82846:	69e1      	ldr	r1, [r4, #28]
   82848:	9800      	ldr	r0, [sp, #0]
   8284a:	47b8      	blx	r7
   8284c:	1e07      	subs	r7, r0, #0
   8284e:	ddd3      	ble.n	827f8 <__sfvwrite_r+0xf8>
   82850:	ebb9 0907 	subs.w	r9, r9, r7
   82854:	d0cb      	beq.n	827ee <__sfvwrite_r+0xee>
   82856:	2001      	movs	r0, #1
   82858:	f8da 3008 	ldr.w	r3, [sl, #8]
   8285c:	443d      	add	r5, r7
   8285e:	1bdb      	subs	r3, r3, r7
   82860:	1bf6      	subs	r6, r6, r7
   82862:	f8ca 3008 	str.w	r3, [sl, #8]
   82866:	2b00      	cmp	r3, #0
   82868:	f43f af78 	beq.w	8275c <__sfvwrite_r+0x5c>
   8286c:	2e00      	cmp	r6, #0
   8286e:	d1d4      	bne.n	8281a <__sfvwrite_r+0x11a>
   82870:	f108 0308 	add.w	r3, r8, #8
   82874:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82878:	4698      	mov	r8, r3
   8287a:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8287e:	3308      	adds	r3, #8
   82880:	2e00      	cmp	r6, #0
   82882:	d0f7      	beq.n	82874 <__sfvwrite_r+0x174>
   82884:	4632      	mov	r2, r6
   82886:	210a      	movs	r1, #10
   82888:	4628      	mov	r0, r5
   8288a:	f000 fc29 	bl	830e0 <memchr>
   8288e:	2800      	cmp	r0, #0
   82890:	f000 80a1 	beq.w	829d6 <__sfvwrite_r+0x2d6>
   82894:	3001      	adds	r0, #1
   82896:	eba0 0905 	sub.w	r9, r0, r5
   8289a:	e7c0      	b.n	8281e <__sfvwrite_r+0x11e>
   8289c:	6820      	ldr	r0, [r4, #0]
   8289e:	6923      	ldr	r3, [r4, #16]
   828a0:	4298      	cmp	r0, r3
   828a2:	d802      	bhi.n	828aa <__sfvwrite_r+0x1aa>
   828a4:	6963      	ldr	r3, [r4, #20]
   828a6:	429f      	cmp	r7, r3
   828a8:	d25d      	bcs.n	82966 <__sfvwrite_r+0x266>
   828aa:	45b8      	cmp	r8, r7
   828ac:	bf28      	it	cs
   828ae:	46b8      	movcs	r8, r7
   828b0:	4649      	mov	r1, r9
   828b2:	4642      	mov	r2, r8
   828b4:	f000 fcd0 	bl	83258 <memmove>
   828b8:	68a3      	ldr	r3, [r4, #8]
   828ba:	6822      	ldr	r2, [r4, #0]
   828bc:	eba3 0308 	sub.w	r3, r3, r8
   828c0:	4442      	add	r2, r8
   828c2:	60a3      	str	r3, [r4, #8]
   828c4:	6022      	str	r2, [r4, #0]
   828c6:	b10b      	cbz	r3, 828cc <__sfvwrite_r+0x1cc>
   828c8:	46c2      	mov	sl, r8
   828ca:	e777      	b.n	827bc <__sfvwrite_r+0xbc>
   828cc:	4621      	mov	r1, r4
   828ce:	9800      	ldr	r0, [sp, #0]
   828d0:	f7ff fcb2 	bl	82238 <_fflush_r>
   828d4:	2800      	cmp	r0, #0
   828d6:	d18f      	bne.n	827f8 <__sfvwrite_r+0xf8>
   828d8:	46c2      	mov	sl, r8
   828da:	e76f      	b.n	827bc <__sfvwrite_r+0xbc>
   828dc:	465a      	mov	r2, fp
   828de:	4629      	mov	r1, r5
   828e0:	f000 fcba 	bl	83258 <memmove>
   828e4:	68a2      	ldr	r2, [r4, #8]
   828e6:	6823      	ldr	r3, [r4, #0]
   828e8:	eba2 020b 	sub.w	r2, r2, fp
   828ec:	445b      	add	r3, fp
   828ee:	60a2      	str	r2, [r4, #8]
   828f0:	6023      	str	r3, [r4, #0]
   828f2:	e7ad      	b.n	82850 <__sfvwrite_r+0x150>
   828f4:	46b8      	mov	r8, r7
   828f6:	46ba      	mov	sl, r7
   828f8:	46bb      	mov	fp, r7
   828fa:	6820      	ldr	r0, [r4, #0]
   828fc:	e753      	b.n	827a6 <__sfvwrite_r+0xa6>
   828fe:	6962      	ldr	r2, [r4, #20]
   82900:	6820      	ldr	r0, [r4, #0]
   82902:	6921      	ldr	r1, [r4, #16]
   82904:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   82908:	eba0 0a01 	sub.w	sl, r0, r1
   8290c:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   82910:	f10a 0001 	add.w	r0, sl, #1
   82914:	ea4f 0868 	mov.w	r8, r8, asr #1
   82918:	4438      	add	r0, r7
   8291a:	4540      	cmp	r0, r8
   8291c:	4642      	mov	r2, r8
   8291e:	bf84      	itt	hi
   82920:	4680      	movhi	r8, r0
   82922:	4642      	movhi	r2, r8
   82924:	055b      	lsls	r3, r3, #21
   82926:	d544      	bpl.n	829b2 <__sfvwrite_r+0x2b2>
   82928:	4611      	mov	r1, r2
   8292a:	9800      	ldr	r0, [sp, #0]
   8292c:	f000 f920 	bl	82b70 <_malloc_r>
   82930:	4683      	mov	fp, r0
   82932:	2800      	cmp	r0, #0
   82934:	d055      	beq.n	829e2 <__sfvwrite_r+0x2e2>
   82936:	4652      	mov	r2, sl
   82938:	6921      	ldr	r1, [r4, #16]
   8293a:	f000 fc17 	bl	8316c <memcpy>
   8293e:	89a3      	ldrh	r3, [r4, #12]
   82940:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   82944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82948:	81a3      	strh	r3, [r4, #12]
   8294a:	eb0b 000a 	add.w	r0, fp, sl
   8294e:	eba8 030a 	sub.w	r3, r8, sl
   82952:	f8c4 b010 	str.w	fp, [r4, #16]
   82956:	f8c4 8014 	str.w	r8, [r4, #20]
   8295a:	6020      	str	r0, [r4, #0]
   8295c:	60a3      	str	r3, [r4, #8]
   8295e:	46b8      	mov	r8, r7
   82960:	46ba      	mov	sl, r7
   82962:	46bb      	mov	fp, r7
   82964:	e71f      	b.n	827a6 <__sfvwrite_r+0xa6>
   82966:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   8296a:	42ba      	cmp	r2, r7
   8296c:	bf28      	it	cs
   8296e:	463a      	movcs	r2, r7
   82970:	fb92 f2f3 	sdiv	r2, r2, r3
   82974:	69e1      	ldr	r1, [r4, #28]
   82976:	fb03 f302 	mul.w	r3, r3, r2
   8297a:	9800      	ldr	r0, [sp, #0]
   8297c:	464a      	mov	r2, r9
   8297e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82980:	47b0      	blx	r6
   82982:	f1b0 0a00 	subs.w	sl, r0, #0
   82986:	f73f af19 	bgt.w	827bc <__sfvwrite_r+0xbc>
   8298a:	e735      	b.n	827f8 <__sfvwrite_r+0xf8>
   8298c:	461a      	mov	r2, r3
   8298e:	4629      	mov	r1, r5
   82990:	9301      	str	r3, [sp, #4]
   82992:	f000 fc61 	bl	83258 <memmove>
   82996:	6822      	ldr	r2, [r4, #0]
   82998:	9b01      	ldr	r3, [sp, #4]
   8299a:	4621      	mov	r1, r4
   8299c:	441a      	add	r2, r3
   8299e:	6022      	str	r2, [r4, #0]
   829a0:	9800      	ldr	r0, [sp, #0]
   829a2:	f7ff fc49 	bl	82238 <_fflush_r>
   829a6:	9b01      	ldr	r3, [sp, #4]
   829a8:	2800      	cmp	r0, #0
   829aa:	f47f af25 	bne.w	827f8 <__sfvwrite_r+0xf8>
   829ae:	461f      	mov	r7, r3
   829b0:	e74e      	b.n	82850 <__sfvwrite_r+0x150>
   829b2:	9800      	ldr	r0, [sp, #0]
   829b4:	f000 fcc0 	bl	83338 <_realloc_r>
   829b8:	4683      	mov	fp, r0
   829ba:	2800      	cmp	r0, #0
   829bc:	d1c5      	bne.n	8294a <__sfvwrite_r+0x24a>
   829be:	9d00      	ldr	r5, [sp, #0]
   829c0:	6921      	ldr	r1, [r4, #16]
   829c2:	4628      	mov	r0, r5
   829c4:	f7ff fdb6 	bl	82534 <_free_r>
   829c8:	220c      	movs	r2, #12
   829ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   829ce:	602a      	str	r2, [r5, #0]
   829d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   829d4:	e712      	b.n	827fc <__sfvwrite_r+0xfc>
   829d6:	f106 0901 	add.w	r9, r6, #1
   829da:	e720      	b.n	8281e <__sfvwrite_r+0x11e>
   829dc:	f04f 30ff 	mov.w	r0, #4294967295
   829e0:	e6bd      	b.n	8275e <__sfvwrite_r+0x5e>
   829e2:	220c      	movs	r2, #12
   829e4:	9900      	ldr	r1, [sp, #0]
   829e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   829ea:	600a      	str	r2, [r1, #0]
   829ec:	e706      	b.n	827fc <__sfvwrite_r+0xfc>
   829ee:	bf00      	nop
   829f0:	7ffffc00 	.word	0x7ffffc00

000829f4 <_fwalk_reent>:
   829f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   829f8:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   829fc:	d01e      	beq.n	82a3c <_fwalk_reent+0x48>
   829fe:	4688      	mov	r8, r1
   82a00:	4607      	mov	r7, r0
   82a02:	f04f 0900 	mov.w	r9, #0
   82a06:	6875      	ldr	r5, [r6, #4]
   82a08:	68b4      	ldr	r4, [r6, #8]
   82a0a:	3d01      	subs	r5, #1
   82a0c:	d410      	bmi.n	82a30 <_fwalk_reent+0x3c>
   82a0e:	89a3      	ldrh	r3, [r4, #12]
   82a10:	3d01      	subs	r5, #1
   82a12:	2b01      	cmp	r3, #1
   82a14:	d908      	bls.n	82a28 <_fwalk_reent+0x34>
   82a16:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82a1a:	3301      	adds	r3, #1
   82a1c:	d004      	beq.n	82a28 <_fwalk_reent+0x34>
   82a1e:	4621      	mov	r1, r4
   82a20:	4638      	mov	r0, r7
   82a22:	47c0      	blx	r8
   82a24:	ea49 0900 	orr.w	r9, r9, r0
   82a28:	1c6b      	adds	r3, r5, #1
   82a2a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82a2e:	d1ee      	bne.n	82a0e <_fwalk_reent+0x1a>
   82a30:	6836      	ldr	r6, [r6, #0]
   82a32:	2e00      	cmp	r6, #0
   82a34:	d1e7      	bne.n	82a06 <_fwalk_reent+0x12>
   82a36:	4648      	mov	r0, r9
   82a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82a3c:	46b1      	mov	r9, r6
   82a3e:	4648      	mov	r0, r9
   82a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00082a44 <__locale_mb_cur_max>:
   82a44:	4b04      	ldr	r3, [pc, #16]	; (82a58 <__locale_mb_cur_max+0x14>)
   82a46:	4a05      	ldr	r2, [pc, #20]	; (82a5c <__locale_mb_cur_max+0x18>)
   82a48:	681b      	ldr	r3, [r3, #0]
   82a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   82a4c:	2b00      	cmp	r3, #0
   82a4e:	bf08      	it	eq
   82a50:	4613      	moveq	r3, r2
   82a52:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   82a56:	4770      	bx	lr
   82a58:	20070168 	.word	0x20070168
   82a5c:	2007059c 	.word	0x2007059c

00082a60 <__retarget_lock_init_recursive>:
   82a60:	4770      	bx	lr
   82a62:	bf00      	nop

00082a64 <__retarget_lock_close_recursive>:
   82a64:	4770      	bx	lr
   82a66:	bf00      	nop

00082a68 <__retarget_lock_acquire_recursive>:
   82a68:	4770      	bx	lr
   82a6a:	bf00      	nop

00082a6c <__retarget_lock_release_recursive>:
   82a6c:	4770      	bx	lr
   82a6e:	bf00      	nop

00082a70 <__swhatbuf_r>:
   82a70:	b570      	push	{r4, r5, r6, lr}
   82a72:	460c      	mov	r4, r1
   82a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82a78:	b090      	sub	sp, #64	; 0x40
   82a7a:	2900      	cmp	r1, #0
   82a7c:	4615      	mov	r5, r2
   82a7e:	461e      	mov	r6, r3
   82a80:	db14      	blt.n	82aac <__swhatbuf_r+0x3c>
   82a82:	aa01      	add	r2, sp, #4
   82a84:	f001 f80c 	bl	83aa0 <_fstat_r>
   82a88:	2800      	cmp	r0, #0
   82a8a:	db0f      	blt.n	82aac <__swhatbuf_r+0x3c>
   82a8c:	9a02      	ldr	r2, [sp, #8]
   82a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82a92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   82a96:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   82a9a:	fab2 f282 	clz	r2, r2
   82a9e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   82aa2:	0952      	lsrs	r2, r2, #5
   82aa4:	6032      	str	r2, [r6, #0]
   82aa6:	602b      	str	r3, [r5, #0]
   82aa8:	b010      	add	sp, #64	; 0x40
   82aaa:	bd70      	pop	{r4, r5, r6, pc}
   82aac:	2300      	movs	r3, #0
   82aae:	89a2      	ldrh	r2, [r4, #12]
   82ab0:	6033      	str	r3, [r6, #0]
   82ab2:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   82ab6:	d004      	beq.n	82ac2 <__swhatbuf_r+0x52>
   82ab8:	2240      	movs	r2, #64	; 0x40
   82aba:	4618      	mov	r0, r3
   82abc:	602a      	str	r2, [r5, #0]
   82abe:	b010      	add	sp, #64	; 0x40
   82ac0:	bd70      	pop	{r4, r5, r6, pc}
   82ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82ac6:	602b      	str	r3, [r5, #0]
   82ac8:	b010      	add	sp, #64	; 0x40
   82aca:	bd70      	pop	{r4, r5, r6, pc}

00082acc <__smakebuf_r>:
   82acc:	898a      	ldrh	r2, [r1, #12]
   82ace:	460b      	mov	r3, r1
   82ad0:	0792      	lsls	r2, r2, #30
   82ad2:	d506      	bpl.n	82ae2 <__smakebuf_r+0x16>
   82ad4:	2101      	movs	r1, #1
   82ad6:	f103 0243 	add.w	r2, r3, #67	; 0x43
   82ada:	6159      	str	r1, [r3, #20]
   82adc:	601a      	str	r2, [r3, #0]
   82ade:	611a      	str	r2, [r3, #16]
   82ae0:	4770      	bx	lr
   82ae2:	b5f0      	push	{r4, r5, r6, r7, lr}
   82ae4:	b083      	sub	sp, #12
   82ae6:	ab01      	add	r3, sp, #4
   82ae8:	466a      	mov	r2, sp
   82aea:	460c      	mov	r4, r1
   82aec:	4606      	mov	r6, r0
   82aee:	f7ff ffbf 	bl	82a70 <__swhatbuf_r>
   82af2:	9900      	ldr	r1, [sp, #0]
   82af4:	4605      	mov	r5, r0
   82af6:	4630      	mov	r0, r6
   82af8:	f000 f83a 	bl	82b70 <_malloc_r>
   82afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82b00:	b1d8      	cbz	r0, 82b3a <__smakebuf_r+0x6e>
   82b02:	e89d 0006 	ldmia.w	sp, {r1, r2}
   82b06:	4f15      	ldr	r7, [pc, #84]	; (82b5c <__smakebuf_r+0x90>)
   82b08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82b0c:	63f7      	str	r7, [r6, #60]	; 0x3c
   82b0e:	81a3      	strh	r3, [r4, #12]
   82b10:	6020      	str	r0, [r4, #0]
   82b12:	6120      	str	r0, [r4, #16]
   82b14:	6161      	str	r1, [r4, #20]
   82b16:	b91a      	cbnz	r2, 82b20 <__smakebuf_r+0x54>
   82b18:	432b      	orrs	r3, r5
   82b1a:	81a3      	strh	r3, [r4, #12]
   82b1c:	b003      	add	sp, #12
   82b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82b20:	4630      	mov	r0, r6
   82b22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82b26:	f000 ffcf 	bl	83ac8 <_isatty_r>
   82b2a:	b1a0      	cbz	r0, 82b56 <__smakebuf_r+0x8a>
   82b2c:	89a3      	ldrh	r3, [r4, #12]
   82b2e:	f023 0303 	bic.w	r3, r3, #3
   82b32:	f043 0301 	orr.w	r3, r3, #1
   82b36:	b21b      	sxth	r3, r3
   82b38:	e7ee      	b.n	82b18 <__smakebuf_r+0x4c>
   82b3a:	059a      	lsls	r2, r3, #22
   82b3c:	d4ee      	bmi.n	82b1c <__smakebuf_r+0x50>
   82b3e:	2101      	movs	r1, #1
   82b40:	f023 0303 	bic.w	r3, r3, #3
   82b44:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82b48:	f043 0302 	orr.w	r3, r3, #2
   82b4c:	81a3      	strh	r3, [r4, #12]
   82b4e:	6161      	str	r1, [r4, #20]
   82b50:	6022      	str	r2, [r4, #0]
   82b52:	6122      	str	r2, [r4, #16]
   82b54:	e7e2      	b.n	82b1c <__smakebuf_r+0x50>
   82b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82b5a:	e7dd      	b.n	82b18 <__smakebuf_r+0x4c>
   82b5c:	0008228d 	.word	0x0008228d

00082b60 <malloc>:
   82b60:	4b02      	ldr	r3, [pc, #8]	; (82b6c <malloc+0xc>)
   82b62:	4601      	mov	r1, r0
   82b64:	6818      	ldr	r0, [r3, #0]
   82b66:	f000 b803 	b.w	82b70 <_malloc_r>
   82b6a:	bf00      	nop
   82b6c:	20070168 	.word	0x20070168

00082b70 <_malloc_r>:
   82b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82b74:	f101 060b 	add.w	r6, r1, #11
   82b78:	2e16      	cmp	r6, #22
   82b7a:	b083      	sub	sp, #12
   82b7c:	4605      	mov	r5, r0
   82b7e:	f240 809e 	bls.w	82cbe <_malloc_r+0x14e>
   82b82:	f036 0607 	bics.w	r6, r6, #7
   82b86:	f100 80bd 	bmi.w	82d04 <_malloc_r+0x194>
   82b8a:	42b1      	cmp	r1, r6
   82b8c:	f200 80ba 	bhi.w	82d04 <_malloc_r+0x194>
   82b90:	f000 fbc6 	bl	83320 <__malloc_lock>
   82b94:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   82b98:	f0c0 8285 	bcc.w	830a6 <_malloc_r+0x536>
   82b9c:	0a73      	lsrs	r3, r6, #9
   82b9e:	f000 80b8 	beq.w	82d12 <_malloc_r+0x1a2>
   82ba2:	2b04      	cmp	r3, #4
   82ba4:	f200 816c 	bhi.w	82e80 <_malloc_r+0x310>
   82ba8:	09b3      	lsrs	r3, r6, #6
   82baa:	f103 0039 	add.w	r0, r3, #57	; 0x39
   82bae:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   82bb2:	00c1      	lsls	r1, r0, #3
   82bb4:	4fb8      	ldr	r7, [pc, #736]	; (82e98 <_malloc_r+0x328>)
   82bb6:	4439      	add	r1, r7
   82bb8:	684c      	ldr	r4, [r1, #4]
   82bba:	3908      	subs	r1, #8
   82bbc:	42a1      	cmp	r1, r4
   82bbe:	d106      	bne.n	82bce <_malloc_r+0x5e>
   82bc0:	e00c      	b.n	82bdc <_malloc_r+0x6c>
   82bc2:	2a00      	cmp	r2, #0
   82bc4:	f280 80ab 	bge.w	82d1e <_malloc_r+0x1ae>
   82bc8:	68e4      	ldr	r4, [r4, #12]
   82bca:	42a1      	cmp	r1, r4
   82bcc:	d006      	beq.n	82bdc <_malloc_r+0x6c>
   82bce:	6863      	ldr	r3, [r4, #4]
   82bd0:	f023 0303 	bic.w	r3, r3, #3
   82bd4:	1b9a      	subs	r2, r3, r6
   82bd6:	2a0f      	cmp	r2, #15
   82bd8:	ddf3      	ble.n	82bc2 <_malloc_r+0x52>
   82bda:	4670      	mov	r0, lr
   82bdc:	693c      	ldr	r4, [r7, #16]
   82bde:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 82eac <_malloc_r+0x33c>
   82be2:	4574      	cmp	r4, lr
   82be4:	f000 819e 	beq.w	82f24 <_malloc_r+0x3b4>
   82be8:	6863      	ldr	r3, [r4, #4]
   82bea:	f023 0303 	bic.w	r3, r3, #3
   82bee:	1b9a      	subs	r2, r3, r6
   82bf0:	2a0f      	cmp	r2, #15
   82bf2:	f300 8183 	bgt.w	82efc <_malloc_r+0x38c>
   82bf6:	2a00      	cmp	r2, #0
   82bf8:	f8c7 e014 	str.w	lr, [r7, #20]
   82bfc:	f8c7 e010 	str.w	lr, [r7, #16]
   82c00:	f280 8091 	bge.w	82d26 <_malloc_r+0x1b6>
   82c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82c08:	f080 8154 	bcs.w	82eb4 <_malloc_r+0x344>
   82c0c:	2201      	movs	r2, #1
   82c0e:	08db      	lsrs	r3, r3, #3
   82c10:	6879      	ldr	r1, [r7, #4]
   82c12:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   82c16:	4413      	add	r3, r2
   82c18:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   82c1c:	fa02 f20c 	lsl.w	r2, r2, ip
   82c20:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   82c24:	430a      	orrs	r2, r1
   82c26:	f1ac 0108 	sub.w	r1, ip, #8
   82c2a:	60e1      	str	r1, [r4, #12]
   82c2c:	f8c4 8008 	str.w	r8, [r4, #8]
   82c30:	607a      	str	r2, [r7, #4]
   82c32:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   82c36:	f8c8 400c 	str.w	r4, [r8, #12]
   82c3a:	2401      	movs	r4, #1
   82c3c:	1083      	asrs	r3, r0, #2
   82c3e:	409c      	lsls	r4, r3
   82c40:	4294      	cmp	r4, r2
   82c42:	d87d      	bhi.n	82d40 <_malloc_r+0x1d0>
   82c44:	4214      	tst	r4, r2
   82c46:	d106      	bne.n	82c56 <_malloc_r+0xe6>
   82c48:	f020 0003 	bic.w	r0, r0, #3
   82c4c:	0064      	lsls	r4, r4, #1
   82c4e:	4214      	tst	r4, r2
   82c50:	f100 0004 	add.w	r0, r0, #4
   82c54:	d0fa      	beq.n	82c4c <_malloc_r+0xdc>
   82c56:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   82c5a:	46cc      	mov	ip, r9
   82c5c:	4680      	mov	r8, r0
   82c5e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   82c62:	459c      	cmp	ip, r3
   82c64:	d107      	bne.n	82c76 <_malloc_r+0x106>
   82c66:	e15f      	b.n	82f28 <_malloc_r+0x3b8>
   82c68:	2a00      	cmp	r2, #0
   82c6a:	f280 816d 	bge.w	82f48 <_malloc_r+0x3d8>
   82c6e:	68db      	ldr	r3, [r3, #12]
   82c70:	459c      	cmp	ip, r3
   82c72:	f000 8159 	beq.w	82f28 <_malloc_r+0x3b8>
   82c76:	6859      	ldr	r1, [r3, #4]
   82c78:	f021 0103 	bic.w	r1, r1, #3
   82c7c:	1b8a      	subs	r2, r1, r6
   82c7e:	2a0f      	cmp	r2, #15
   82c80:	ddf2      	ble.n	82c68 <_malloc_r+0xf8>
   82c82:	68dc      	ldr	r4, [r3, #12]
   82c84:	f8d3 c008 	ldr.w	ip, [r3, #8]
   82c88:	f046 0801 	orr.w	r8, r6, #1
   82c8c:	4628      	mov	r0, r5
   82c8e:	441e      	add	r6, r3
   82c90:	f042 0501 	orr.w	r5, r2, #1
   82c94:	f8c3 8004 	str.w	r8, [r3, #4]
   82c98:	f8cc 400c 	str.w	r4, [ip, #12]
   82c9c:	f8c4 c008 	str.w	ip, [r4, #8]
   82ca0:	617e      	str	r6, [r7, #20]
   82ca2:	613e      	str	r6, [r7, #16]
   82ca4:	f8c6 e00c 	str.w	lr, [r6, #12]
   82ca8:	f8c6 e008 	str.w	lr, [r6, #8]
   82cac:	6075      	str	r5, [r6, #4]
   82cae:	505a      	str	r2, [r3, r1]
   82cb0:	9300      	str	r3, [sp, #0]
   82cb2:	f000 fb3b 	bl	8332c <__malloc_unlock>
   82cb6:	9b00      	ldr	r3, [sp, #0]
   82cb8:	f103 0408 	add.w	r4, r3, #8
   82cbc:	e01e      	b.n	82cfc <_malloc_r+0x18c>
   82cbe:	2910      	cmp	r1, #16
   82cc0:	d820      	bhi.n	82d04 <_malloc_r+0x194>
   82cc2:	f000 fb2d 	bl	83320 <__malloc_lock>
   82cc6:	2610      	movs	r6, #16
   82cc8:	2318      	movs	r3, #24
   82cca:	2002      	movs	r0, #2
   82ccc:	4f72      	ldr	r7, [pc, #456]	; (82e98 <_malloc_r+0x328>)
   82cce:	443b      	add	r3, r7
   82cd0:	685c      	ldr	r4, [r3, #4]
   82cd2:	f1a3 0208 	sub.w	r2, r3, #8
   82cd6:	4294      	cmp	r4, r2
   82cd8:	f000 812f 	beq.w	82f3a <_malloc_r+0x3ca>
   82cdc:	6863      	ldr	r3, [r4, #4]
   82cde:	68e1      	ldr	r1, [r4, #12]
   82ce0:	f023 0303 	bic.w	r3, r3, #3
   82ce4:	4423      	add	r3, r4
   82ce6:	685a      	ldr	r2, [r3, #4]
   82ce8:	68a6      	ldr	r6, [r4, #8]
   82cea:	f042 0201 	orr.w	r2, r2, #1
   82cee:	60f1      	str	r1, [r6, #12]
   82cf0:	4628      	mov	r0, r5
   82cf2:	608e      	str	r6, [r1, #8]
   82cf4:	605a      	str	r2, [r3, #4]
   82cf6:	f000 fb19 	bl	8332c <__malloc_unlock>
   82cfa:	3408      	adds	r4, #8
   82cfc:	4620      	mov	r0, r4
   82cfe:	b003      	add	sp, #12
   82d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d04:	2400      	movs	r4, #0
   82d06:	230c      	movs	r3, #12
   82d08:	4620      	mov	r0, r4
   82d0a:	602b      	str	r3, [r5, #0]
   82d0c:	b003      	add	sp, #12
   82d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d12:	2040      	movs	r0, #64	; 0x40
   82d14:	f44f 7100 	mov.w	r1, #512	; 0x200
   82d18:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   82d1c:	e74a      	b.n	82bb4 <_malloc_r+0x44>
   82d1e:	4423      	add	r3, r4
   82d20:	685a      	ldr	r2, [r3, #4]
   82d22:	68e1      	ldr	r1, [r4, #12]
   82d24:	e7e0      	b.n	82ce8 <_malloc_r+0x178>
   82d26:	4423      	add	r3, r4
   82d28:	685a      	ldr	r2, [r3, #4]
   82d2a:	4628      	mov	r0, r5
   82d2c:	f042 0201 	orr.w	r2, r2, #1
   82d30:	605a      	str	r2, [r3, #4]
   82d32:	3408      	adds	r4, #8
   82d34:	f000 fafa 	bl	8332c <__malloc_unlock>
   82d38:	4620      	mov	r0, r4
   82d3a:	b003      	add	sp, #12
   82d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d40:	68bc      	ldr	r4, [r7, #8]
   82d42:	6863      	ldr	r3, [r4, #4]
   82d44:	f023 0803 	bic.w	r8, r3, #3
   82d48:	45b0      	cmp	r8, r6
   82d4a:	d304      	bcc.n	82d56 <_malloc_r+0x1e6>
   82d4c:	eba8 0306 	sub.w	r3, r8, r6
   82d50:	2b0f      	cmp	r3, #15
   82d52:	f300 8085 	bgt.w	82e60 <_malloc_r+0x2f0>
   82d56:	f8df 9158 	ldr.w	r9, [pc, #344]	; 82eb0 <_malloc_r+0x340>
   82d5a:	4b50      	ldr	r3, [pc, #320]	; (82e9c <_malloc_r+0x32c>)
   82d5c:	f8d9 2000 	ldr.w	r2, [r9]
   82d60:	681b      	ldr	r3, [r3, #0]
   82d62:	3201      	adds	r2, #1
   82d64:	4433      	add	r3, r6
   82d66:	eb04 0a08 	add.w	sl, r4, r8
   82d6a:	f000 8154 	beq.w	83016 <_malloc_r+0x4a6>
   82d6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   82d72:	330f      	adds	r3, #15
   82d74:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   82d78:	f02b 0b0f 	bic.w	fp, fp, #15
   82d7c:	4659      	mov	r1, fp
   82d7e:	4628      	mov	r0, r5
   82d80:	f000 fc90 	bl	836a4 <_sbrk_r>
   82d84:	1c41      	adds	r1, r0, #1
   82d86:	4602      	mov	r2, r0
   82d88:	f000 80fb 	beq.w	82f82 <_malloc_r+0x412>
   82d8c:	4582      	cmp	sl, r0
   82d8e:	f200 80f6 	bhi.w	82f7e <_malloc_r+0x40e>
   82d92:	4b43      	ldr	r3, [pc, #268]	; (82ea0 <_malloc_r+0x330>)
   82d94:	6819      	ldr	r1, [r3, #0]
   82d96:	4459      	add	r1, fp
   82d98:	6019      	str	r1, [r3, #0]
   82d9a:	f000 814c 	beq.w	83036 <_malloc_r+0x4c6>
   82d9e:	f8d9 0000 	ldr.w	r0, [r9]
   82da2:	3001      	adds	r0, #1
   82da4:	bf1b      	ittet	ne
   82da6:	eba2 0a0a 	subne.w	sl, r2, sl
   82daa:	4451      	addne	r1, sl
   82dac:	f8c9 2000 	streq.w	r2, [r9]
   82db0:	6019      	strne	r1, [r3, #0]
   82db2:	f012 0107 	ands.w	r1, r2, #7
   82db6:	f000 8114 	beq.w	82fe2 <_malloc_r+0x472>
   82dba:	f1c1 0008 	rsb	r0, r1, #8
   82dbe:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   82dc2:	4402      	add	r2, r0
   82dc4:	3108      	adds	r1, #8
   82dc6:	eb02 090b 	add.w	r9, r2, fp
   82dca:	f3c9 090b 	ubfx	r9, r9, #0, #12
   82dce:	eba1 0909 	sub.w	r9, r1, r9
   82dd2:	4649      	mov	r1, r9
   82dd4:	4628      	mov	r0, r5
   82dd6:	9301      	str	r3, [sp, #4]
   82dd8:	9200      	str	r2, [sp, #0]
   82dda:	f000 fc63 	bl	836a4 <_sbrk_r>
   82dde:	1c43      	adds	r3, r0, #1
   82de0:	e89d 000c 	ldmia.w	sp, {r2, r3}
   82de4:	f000 8142 	beq.w	8306c <_malloc_r+0x4fc>
   82de8:	1a80      	subs	r0, r0, r2
   82dea:	4448      	add	r0, r9
   82dec:	f040 0001 	orr.w	r0, r0, #1
   82df0:	6819      	ldr	r1, [r3, #0]
   82df2:	42bc      	cmp	r4, r7
   82df4:	4449      	add	r1, r9
   82df6:	60ba      	str	r2, [r7, #8]
   82df8:	6019      	str	r1, [r3, #0]
   82dfa:	6050      	str	r0, [r2, #4]
   82dfc:	d017      	beq.n	82e2e <_malloc_r+0x2be>
   82dfe:	f1b8 0f0f 	cmp.w	r8, #15
   82e02:	f240 80fa 	bls.w	82ffa <_malloc_r+0x48a>
   82e06:	f04f 0c05 	mov.w	ip, #5
   82e0a:	6862      	ldr	r2, [r4, #4]
   82e0c:	f1a8 000c 	sub.w	r0, r8, #12
   82e10:	f020 0007 	bic.w	r0, r0, #7
   82e14:	f002 0201 	and.w	r2, r2, #1
   82e18:	eb04 0e00 	add.w	lr, r4, r0
   82e1c:	4302      	orrs	r2, r0
   82e1e:	280f      	cmp	r0, #15
   82e20:	6062      	str	r2, [r4, #4]
   82e22:	f8ce c004 	str.w	ip, [lr, #4]
   82e26:	f8ce c008 	str.w	ip, [lr, #8]
   82e2a:	f200 8116 	bhi.w	8305a <_malloc_r+0x4ea>
   82e2e:	4b1d      	ldr	r3, [pc, #116]	; (82ea4 <_malloc_r+0x334>)
   82e30:	68bc      	ldr	r4, [r7, #8]
   82e32:	681a      	ldr	r2, [r3, #0]
   82e34:	4291      	cmp	r1, r2
   82e36:	bf88      	it	hi
   82e38:	6019      	strhi	r1, [r3, #0]
   82e3a:	4b1b      	ldr	r3, [pc, #108]	; (82ea8 <_malloc_r+0x338>)
   82e3c:	681a      	ldr	r2, [r3, #0]
   82e3e:	4291      	cmp	r1, r2
   82e40:	6862      	ldr	r2, [r4, #4]
   82e42:	bf88      	it	hi
   82e44:	6019      	strhi	r1, [r3, #0]
   82e46:	f022 0203 	bic.w	r2, r2, #3
   82e4a:	4296      	cmp	r6, r2
   82e4c:	eba2 0306 	sub.w	r3, r2, r6
   82e50:	d801      	bhi.n	82e56 <_malloc_r+0x2e6>
   82e52:	2b0f      	cmp	r3, #15
   82e54:	dc04      	bgt.n	82e60 <_malloc_r+0x2f0>
   82e56:	4628      	mov	r0, r5
   82e58:	f000 fa68 	bl	8332c <__malloc_unlock>
   82e5c:	2400      	movs	r4, #0
   82e5e:	e74d      	b.n	82cfc <_malloc_r+0x18c>
   82e60:	f046 0201 	orr.w	r2, r6, #1
   82e64:	f043 0301 	orr.w	r3, r3, #1
   82e68:	4426      	add	r6, r4
   82e6a:	6062      	str	r2, [r4, #4]
   82e6c:	4628      	mov	r0, r5
   82e6e:	60be      	str	r6, [r7, #8]
   82e70:	3408      	adds	r4, #8
   82e72:	6073      	str	r3, [r6, #4]
   82e74:	f000 fa5a 	bl	8332c <__malloc_unlock>
   82e78:	4620      	mov	r0, r4
   82e7a:	b003      	add	sp, #12
   82e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e80:	2b14      	cmp	r3, #20
   82e82:	d970      	bls.n	82f66 <_malloc_r+0x3f6>
   82e84:	2b54      	cmp	r3, #84	; 0x54
   82e86:	f200 80a2 	bhi.w	82fce <_malloc_r+0x45e>
   82e8a:	0b33      	lsrs	r3, r6, #12
   82e8c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   82e90:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   82e94:	00c1      	lsls	r1, r0, #3
   82e96:	e68d      	b.n	82bb4 <_malloc_r+0x44>
   82e98:	20070708 	.word	0x20070708
   82e9c:	20070c88 	.word	0x20070c88
   82ea0:	20070c58 	.word	0x20070c58
   82ea4:	20070c80 	.word	0x20070c80
   82ea8:	20070c84 	.word	0x20070c84
   82eac:	20070710 	.word	0x20070710
   82eb0:	20070b10 	.word	0x20070b10
   82eb4:	0a5a      	lsrs	r2, r3, #9
   82eb6:	2a04      	cmp	r2, #4
   82eb8:	d95b      	bls.n	82f72 <_malloc_r+0x402>
   82eba:	2a14      	cmp	r2, #20
   82ebc:	f200 80ae 	bhi.w	8301c <_malloc_r+0x4ac>
   82ec0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   82ec4:	00c9      	lsls	r1, r1, #3
   82ec6:	325b      	adds	r2, #91	; 0x5b
   82ec8:	eb07 0c01 	add.w	ip, r7, r1
   82ecc:	5879      	ldr	r1, [r7, r1]
   82ece:	f1ac 0c08 	sub.w	ip, ip, #8
   82ed2:	458c      	cmp	ip, r1
   82ed4:	f000 8088 	beq.w	82fe8 <_malloc_r+0x478>
   82ed8:	684a      	ldr	r2, [r1, #4]
   82eda:	f022 0203 	bic.w	r2, r2, #3
   82ede:	4293      	cmp	r3, r2
   82ee0:	d273      	bcs.n	82fca <_malloc_r+0x45a>
   82ee2:	6889      	ldr	r1, [r1, #8]
   82ee4:	458c      	cmp	ip, r1
   82ee6:	d1f7      	bne.n	82ed8 <_malloc_r+0x368>
   82ee8:	f8dc 300c 	ldr.w	r3, [ip, #12]
   82eec:	687a      	ldr	r2, [r7, #4]
   82eee:	60e3      	str	r3, [r4, #12]
   82ef0:	f8c4 c008 	str.w	ip, [r4, #8]
   82ef4:	609c      	str	r4, [r3, #8]
   82ef6:	f8cc 400c 	str.w	r4, [ip, #12]
   82efa:	e69e      	b.n	82c3a <_malloc_r+0xca>
   82efc:	f046 0c01 	orr.w	ip, r6, #1
   82f00:	f042 0101 	orr.w	r1, r2, #1
   82f04:	4426      	add	r6, r4
   82f06:	f8c4 c004 	str.w	ip, [r4, #4]
   82f0a:	4628      	mov	r0, r5
   82f0c:	617e      	str	r6, [r7, #20]
   82f0e:	613e      	str	r6, [r7, #16]
   82f10:	f8c6 e00c 	str.w	lr, [r6, #12]
   82f14:	f8c6 e008 	str.w	lr, [r6, #8]
   82f18:	6071      	str	r1, [r6, #4]
   82f1a:	50e2      	str	r2, [r4, r3]
   82f1c:	f000 fa06 	bl	8332c <__malloc_unlock>
   82f20:	3408      	adds	r4, #8
   82f22:	e6eb      	b.n	82cfc <_malloc_r+0x18c>
   82f24:	687a      	ldr	r2, [r7, #4]
   82f26:	e688      	b.n	82c3a <_malloc_r+0xca>
   82f28:	f108 0801 	add.w	r8, r8, #1
   82f2c:	f018 0f03 	tst.w	r8, #3
   82f30:	f10c 0c08 	add.w	ip, ip, #8
   82f34:	f47f ae93 	bne.w	82c5e <_malloc_r+0xee>
   82f38:	e02d      	b.n	82f96 <_malloc_r+0x426>
   82f3a:	68dc      	ldr	r4, [r3, #12]
   82f3c:	42a3      	cmp	r3, r4
   82f3e:	bf08      	it	eq
   82f40:	3002      	addeq	r0, #2
   82f42:	f43f ae4b 	beq.w	82bdc <_malloc_r+0x6c>
   82f46:	e6c9      	b.n	82cdc <_malloc_r+0x16c>
   82f48:	461c      	mov	r4, r3
   82f4a:	4419      	add	r1, r3
   82f4c:	684a      	ldr	r2, [r1, #4]
   82f4e:	68db      	ldr	r3, [r3, #12]
   82f50:	f854 6f08 	ldr.w	r6, [r4, #8]!
   82f54:	f042 0201 	orr.w	r2, r2, #1
   82f58:	604a      	str	r2, [r1, #4]
   82f5a:	4628      	mov	r0, r5
   82f5c:	60f3      	str	r3, [r6, #12]
   82f5e:	609e      	str	r6, [r3, #8]
   82f60:	f000 f9e4 	bl	8332c <__malloc_unlock>
   82f64:	e6ca      	b.n	82cfc <_malloc_r+0x18c>
   82f66:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   82f6a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   82f6e:	00c1      	lsls	r1, r0, #3
   82f70:	e620      	b.n	82bb4 <_malloc_r+0x44>
   82f72:	099a      	lsrs	r2, r3, #6
   82f74:	f102 0139 	add.w	r1, r2, #57	; 0x39
   82f78:	00c9      	lsls	r1, r1, #3
   82f7a:	3238      	adds	r2, #56	; 0x38
   82f7c:	e7a4      	b.n	82ec8 <_malloc_r+0x358>
   82f7e:	42bc      	cmp	r4, r7
   82f80:	d054      	beq.n	8302c <_malloc_r+0x4bc>
   82f82:	68bc      	ldr	r4, [r7, #8]
   82f84:	6862      	ldr	r2, [r4, #4]
   82f86:	f022 0203 	bic.w	r2, r2, #3
   82f8a:	e75e      	b.n	82e4a <_malloc_r+0x2da>
   82f8c:	f859 3908 	ldr.w	r3, [r9], #-8
   82f90:	4599      	cmp	r9, r3
   82f92:	f040 8086 	bne.w	830a2 <_malloc_r+0x532>
   82f96:	f010 0f03 	tst.w	r0, #3
   82f9a:	f100 30ff 	add.w	r0, r0, #4294967295
   82f9e:	d1f5      	bne.n	82f8c <_malloc_r+0x41c>
   82fa0:	687b      	ldr	r3, [r7, #4]
   82fa2:	ea23 0304 	bic.w	r3, r3, r4
   82fa6:	607b      	str	r3, [r7, #4]
   82fa8:	0064      	lsls	r4, r4, #1
   82faa:	429c      	cmp	r4, r3
   82fac:	f63f aec8 	bhi.w	82d40 <_malloc_r+0x1d0>
   82fb0:	2c00      	cmp	r4, #0
   82fb2:	f43f aec5 	beq.w	82d40 <_malloc_r+0x1d0>
   82fb6:	421c      	tst	r4, r3
   82fb8:	4640      	mov	r0, r8
   82fba:	f47f ae4c 	bne.w	82c56 <_malloc_r+0xe6>
   82fbe:	0064      	lsls	r4, r4, #1
   82fc0:	421c      	tst	r4, r3
   82fc2:	f100 0004 	add.w	r0, r0, #4
   82fc6:	d0fa      	beq.n	82fbe <_malloc_r+0x44e>
   82fc8:	e645      	b.n	82c56 <_malloc_r+0xe6>
   82fca:	468c      	mov	ip, r1
   82fcc:	e78c      	b.n	82ee8 <_malloc_r+0x378>
   82fce:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82fd2:	d815      	bhi.n	83000 <_malloc_r+0x490>
   82fd4:	0bf3      	lsrs	r3, r6, #15
   82fd6:	f103 0078 	add.w	r0, r3, #120	; 0x78
   82fda:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   82fde:	00c1      	lsls	r1, r0, #3
   82fe0:	e5e8      	b.n	82bb4 <_malloc_r+0x44>
   82fe2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   82fe6:	e6ee      	b.n	82dc6 <_malloc_r+0x256>
   82fe8:	2101      	movs	r1, #1
   82fea:	687b      	ldr	r3, [r7, #4]
   82fec:	1092      	asrs	r2, r2, #2
   82fee:	fa01 f202 	lsl.w	r2, r1, r2
   82ff2:	431a      	orrs	r2, r3
   82ff4:	607a      	str	r2, [r7, #4]
   82ff6:	4663      	mov	r3, ip
   82ff8:	e779      	b.n	82eee <_malloc_r+0x37e>
   82ffa:	2301      	movs	r3, #1
   82ffc:	6053      	str	r3, [r2, #4]
   82ffe:	e72a      	b.n	82e56 <_malloc_r+0x2e6>
   83000:	f240 5254 	movw	r2, #1364	; 0x554
   83004:	4293      	cmp	r3, r2
   83006:	d822      	bhi.n	8304e <_malloc_r+0x4de>
   83008:	0cb3      	lsrs	r3, r6, #18
   8300a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8300e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83012:	00c1      	lsls	r1, r0, #3
   83014:	e5ce      	b.n	82bb4 <_malloc_r+0x44>
   83016:	f103 0b10 	add.w	fp, r3, #16
   8301a:	e6af      	b.n	82d7c <_malloc_r+0x20c>
   8301c:	2a54      	cmp	r2, #84	; 0x54
   8301e:	d829      	bhi.n	83074 <_malloc_r+0x504>
   83020:	0b1a      	lsrs	r2, r3, #12
   83022:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83026:	00c9      	lsls	r1, r1, #3
   83028:	326e      	adds	r2, #110	; 0x6e
   8302a:	e74d      	b.n	82ec8 <_malloc_r+0x358>
   8302c:	4b20      	ldr	r3, [pc, #128]	; (830b0 <_malloc_r+0x540>)
   8302e:	6819      	ldr	r1, [r3, #0]
   83030:	4459      	add	r1, fp
   83032:	6019      	str	r1, [r3, #0]
   83034:	e6b3      	b.n	82d9e <_malloc_r+0x22e>
   83036:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8303a:	2800      	cmp	r0, #0
   8303c:	f47f aeaf 	bne.w	82d9e <_malloc_r+0x22e>
   83040:	eb08 030b 	add.w	r3, r8, fp
   83044:	68ba      	ldr	r2, [r7, #8]
   83046:	f043 0301 	orr.w	r3, r3, #1
   8304a:	6053      	str	r3, [r2, #4]
   8304c:	e6ef      	b.n	82e2e <_malloc_r+0x2be>
   8304e:	207f      	movs	r0, #127	; 0x7f
   83050:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83054:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83058:	e5ac      	b.n	82bb4 <_malloc_r+0x44>
   8305a:	f104 0108 	add.w	r1, r4, #8
   8305e:	4628      	mov	r0, r5
   83060:	9300      	str	r3, [sp, #0]
   83062:	f7ff fa67 	bl	82534 <_free_r>
   83066:	9b00      	ldr	r3, [sp, #0]
   83068:	6819      	ldr	r1, [r3, #0]
   8306a:	e6e0      	b.n	82e2e <_malloc_r+0x2be>
   8306c:	2001      	movs	r0, #1
   8306e:	f04f 0900 	mov.w	r9, #0
   83072:	e6bd      	b.n	82df0 <_malloc_r+0x280>
   83074:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83078:	d805      	bhi.n	83086 <_malloc_r+0x516>
   8307a:	0bda      	lsrs	r2, r3, #15
   8307c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83080:	00c9      	lsls	r1, r1, #3
   83082:	3277      	adds	r2, #119	; 0x77
   83084:	e720      	b.n	82ec8 <_malloc_r+0x358>
   83086:	f240 5154 	movw	r1, #1364	; 0x554
   8308a:	428a      	cmp	r2, r1
   8308c:	d805      	bhi.n	8309a <_malloc_r+0x52a>
   8308e:	0c9a      	lsrs	r2, r3, #18
   83090:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83094:	00c9      	lsls	r1, r1, #3
   83096:	327c      	adds	r2, #124	; 0x7c
   83098:	e716      	b.n	82ec8 <_malloc_r+0x358>
   8309a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8309e:	227e      	movs	r2, #126	; 0x7e
   830a0:	e712      	b.n	82ec8 <_malloc_r+0x358>
   830a2:	687b      	ldr	r3, [r7, #4]
   830a4:	e780      	b.n	82fa8 <_malloc_r+0x438>
   830a6:	08f0      	lsrs	r0, r6, #3
   830a8:	f106 0308 	add.w	r3, r6, #8
   830ac:	e60e      	b.n	82ccc <_malloc_r+0x15c>
   830ae:	bf00      	nop
   830b0:	20070c58 	.word	0x20070c58

000830b4 <__ascii_mbtowc>:
   830b4:	b082      	sub	sp, #8
   830b6:	b149      	cbz	r1, 830cc <__ascii_mbtowc+0x18>
   830b8:	b15a      	cbz	r2, 830d2 <__ascii_mbtowc+0x1e>
   830ba:	b16b      	cbz	r3, 830d8 <__ascii_mbtowc+0x24>
   830bc:	7813      	ldrb	r3, [r2, #0]
   830be:	600b      	str	r3, [r1, #0]
   830c0:	7812      	ldrb	r2, [r2, #0]
   830c2:	1c10      	adds	r0, r2, #0
   830c4:	bf18      	it	ne
   830c6:	2001      	movne	r0, #1
   830c8:	b002      	add	sp, #8
   830ca:	4770      	bx	lr
   830cc:	a901      	add	r1, sp, #4
   830ce:	2a00      	cmp	r2, #0
   830d0:	d1f3      	bne.n	830ba <__ascii_mbtowc+0x6>
   830d2:	4610      	mov	r0, r2
   830d4:	b002      	add	sp, #8
   830d6:	4770      	bx	lr
   830d8:	f06f 0001 	mvn.w	r0, #1
   830dc:	e7f4      	b.n	830c8 <__ascii_mbtowc+0x14>
   830de:	bf00      	nop

000830e0 <memchr>:
   830e0:	0783      	lsls	r3, r0, #30
   830e2:	b470      	push	{r4, r5, r6}
   830e4:	b2cd      	uxtb	r5, r1
   830e6:	d03d      	beq.n	83164 <memchr+0x84>
   830e8:	1e54      	subs	r4, r2, #1
   830ea:	b30a      	cbz	r2, 83130 <memchr+0x50>
   830ec:	7803      	ldrb	r3, [r0, #0]
   830ee:	42ab      	cmp	r3, r5
   830f0:	d01f      	beq.n	83132 <memchr+0x52>
   830f2:	1c43      	adds	r3, r0, #1
   830f4:	e005      	b.n	83102 <memchr+0x22>
   830f6:	f114 34ff 	adds.w	r4, r4, #4294967295
   830fa:	d319      	bcc.n	83130 <memchr+0x50>
   830fc:	7802      	ldrb	r2, [r0, #0]
   830fe:	42aa      	cmp	r2, r5
   83100:	d017      	beq.n	83132 <memchr+0x52>
   83102:	f013 0f03 	tst.w	r3, #3
   83106:	4618      	mov	r0, r3
   83108:	f103 0301 	add.w	r3, r3, #1
   8310c:	d1f3      	bne.n	830f6 <memchr+0x16>
   8310e:	2c03      	cmp	r4, #3
   83110:	d811      	bhi.n	83136 <memchr+0x56>
   83112:	b34c      	cbz	r4, 83168 <memchr+0x88>
   83114:	7803      	ldrb	r3, [r0, #0]
   83116:	42ab      	cmp	r3, r5
   83118:	d00b      	beq.n	83132 <memchr+0x52>
   8311a:	4404      	add	r4, r0
   8311c:	1c43      	adds	r3, r0, #1
   8311e:	e002      	b.n	83126 <memchr+0x46>
   83120:	7802      	ldrb	r2, [r0, #0]
   83122:	42aa      	cmp	r2, r5
   83124:	d005      	beq.n	83132 <memchr+0x52>
   83126:	429c      	cmp	r4, r3
   83128:	4618      	mov	r0, r3
   8312a:	f103 0301 	add.w	r3, r3, #1
   8312e:	d1f7      	bne.n	83120 <memchr+0x40>
   83130:	2000      	movs	r0, #0
   83132:	bc70      	pop	{r4, r5, r6}
   83134:	4770      	bx	lr
   83136:	0209      	lsls	r1, r1, #8
   83138:	b289      	uxth	r1, r1
   8313a:	4329      	orrs	r1, r5
   8313c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83140:	6803      	ldr	r3, [r0, #0]
   83142:	4606      	mov	r6, r0
   83144:	404b      	eors	r3, r1
   83146:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   8314a:	ea22 0303 	bic.w	r3, r2, r3
   8314e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83152:	f100 0004 	add.w	r0, r0, #4
   83156:	d103      	bne.n	83160 <memchr+0x80>
   83158:	3c04      	subs	r4, #4
   8315a:	2c03      	cmp	r4, #3
   8315c:	d8f0      	bhi.n	83140 <memchr+0x60>
   8315e:	e7d8      	b.n	83112 <memchr+0x32>
   83160:	4630      	mov	r0, r6
   83162:	e7d7      	b.n	83114 <memchr+0x34>
   83164:	4614      	mov	r4, r2
   83166:	e7d2      	b.n	8310e <memchr+0x2e>
   83168:	4620      	mov	r0, r4
   8316a:	e7e2      	b.n	83132 <memchr+0x52>

0008316c <memcpy>:
   8316c:	4684      	mov	ip, r0
   8316e:	ea41 0300 	orr.w	r3, r1, r0
   83172:	f013 0303 	ands.w	r3, r3, #3
   83176:	d149      	bne.n	8320c <memcpy+0xa0>
   83178:	3a40      	subs	r2, #64	; 0x40
   8317a:	d323      	bcc.n	831c4 <memcpy+0x58>
   8317c:	680b      	ldr	r3, [r1, #0]
   8317e:	6003      	str	r3, [r0, #0]
   83180:	684b      	ldr	r3, [r1, #4]
   83182:	6043      	str	r3, [r0, #4]
   83184:	688b      	ldr	r3, [r1, #8]
   83186:	6083      	str	r3, [r0, #8]
   83188:	68cb      	ldr	r3, [r1, #12]
   8318a:	60c3      	str	r3, [r0, #12]
   8318c:	690b      	ldr	r3, [r1, #16]
   8318e:	6103      	str	r3, [r0, #16]
   83190:	694b      	ldr	r3, [r1, #20]
   83192:	6143      	str	r3, [r0, #20]
   83194:	698b      	ldr	r3, [r1, #24]
   83196:	6183      	str	r3, [r0, #24]
   83198:	69cb      	ldr	r3, [r1, #28]
   8319a:	61c3      	str	r3, [r0, #28]
   8319c:	6a0b      	ldr	r3, [r1, #32]
   8319e:	6203      	str	r3, [r0, #32]
   831a0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   831a2:	6243      	str	r3, [r0, #36]	; 0x24
   831a4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   831a6:	6283      	str	r3, [r0, #40]	; 0x28
   831a8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   831aa:	62c3      	str	r3, [r0, #44]	; 0x2c
   831ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   831ae:	6303      	str	r3, [r0, #48]	; 0x30
   831b0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   831b2:	6343      	str	r3, [r0, #52]	; 0x34
   831b4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   831b6:	6383      	str	r3, [r0, #56]	; 0x38
   831b8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   831ba:	63c3      	str	r3, [r0, #60]	; 0x3c
   831bc:	3040      	adds	r0, #64	; 0x40
   831be:	3140      	adds	r1, #64	; 0x40
   831c0:	3a40      	subs	r2, #64	; 0x40
   831c2:	d2db      	bcs.n	8317c <memcpy+0x10>
   831c4:	3230      	adds	r2, #48	; 0x30
   831c6:	d30b      	bcc.n	831e0 <memcpy+0x74>
   831c8:	680b      	ldr	r3, [r1, #0]
   831ca:	6003      	str	r3, [r0, #0]
   831cc:	684b      	ldr	r3, [r1, #4]
   831ce:	6043      	str	r3, [r0, #4]
   831d0:	688b      	ldr	r3, [r1, #8]
   831d2:	6083      	str	r3, [r0, #8]
   831d4:	68cb      	ldr	r3, [r1, #12]
   831d6:	60c3      	str	r3, [r0, #12]
   831d8:	3010      	adds	r0, #16
   831da:	3110      	adds	r1, #16
   831dc:	3a10      	subs	r2, #16
   831de:	d2f3      	bcs.n	831c8 <memcpy+0x5c>
   831e0:	320c      	adds	r2, #12
   831e2:	d305      	bcc.n	831f0 <memcpy+0x84>
   831e4:	f851 3b04 	ldr.w	r3, [r1], #4
   831e8:	f840 3b04 	str.w	r3, [r0], #4
   831ec:	3a04      	subs	r2, #4
   831ee:	d2f9      	bcs.n	831e4 <memcpy+0x78>
   831f0:	3204      	adds	r2, #4
   831f2:	d008      	beq.n	83206 <memcpy+0x9a>
   831f4:	07d2      	lsls	r2, r2, #31
   831f6:	bf1c      	itt	ne
   831f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   831fc:	f800 3b01 	strbne.w	r3, [r0], #1
   83200:	d301      	bcc.n	83206 <memcpy+0x9a>
   83202:	880b      	ldrh	r3, [r1, #0]
   83204:	8003      	strh	r3, [r0, #0]
   83206:	4660      	mov	r0, ip
   83208:	4770      	bx	lr
   8320a:	bf00      	nop
   8320c:	2a08      	cmp	r2, #8
   8320e:	d313      	bcc.n	83238 <memcpy+0xcc>
   83210:	078b      	lsls	r3, r1, #30
   83212:	d0b1      	beq.n	83178 <memcpy+0xc>
   83214:	f010 0303 	ands.w	r3, r0, #3
   83218:	d0ae      	beq.n	83178 <memcpy+0xc>
   8321a:	f1c3 0304 	rsb	r3, r3, #4
   8321e:	1ad2      	subs	r2, r2, r3
   83220:	07db      	lsls	r3, r3, #31
   83222:	bf1c      	itt	ne
   83224:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83228:	f800 3b01 	strbne.w	r3, [r0], #1
   8322c:	d3a4      	bcc.n	83178 <memcpy+0xc>
   8322e:	f831 3b02 	ldrh.w	r3, [r1], #2
   83232:	f820 3b02 	strh.w	r3, [r0], #2
   83236:	e79f      	b.n	83178 <memcpy+0xc>
   83238:	3a04      	subs	r2, #4
   8323a:	d3d9      	bcc.n	831f0 <memcpy+0x84>
   8323c:	3a01      	subs	r2, #1
   8323e:	f811 3b01 	ldrb.w	r3, [r1], #1
   83242:	f800 3b01 	strb.w	r3, [r0], #1
   83246:	d2f9      	bcs.n	8323c <memcpy+0xd0>
   83248:	780b      	ldrb	r3, [r1, #0]
   8324a:	7003      	strb	r3, [r0, #0]
   8324c:	784b      	ldrb	r3, [r1, #1]
   8324e:	7043      	strb	r3, [r0, #1]
   83250:	788b      	ldrb	r3, [r1, #2]
   83252:	7083      	strb	r3, [r0, #2]
   83254:	4660      	mov	r0, ip
   83256:	4770      	bx	lr

00083258 <memmove>:
   83258:	4288      	cmp	r0, r1
   8325a:	b5f0      	push	{r4, r5, r6, r7, lr}
   8325c:	d90d      	bls.n	8327a <memmove+0x22>
   8325e:	188b      	adds	r3, r1, r2
   83260:	4298      	cmp	r0, r3
   83262:	d20a      	bcs.n	8327a <memmove+0x22>
   83264:	1884      	adds	r4, r0, r2
   83266:	2a00      	cmp	r2, #0
   83268:	d051      	beq.n	8330e <memmove+0xb6>
   8326a:	4622      	mov	r2, r4
   8326c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83270:	4299      	cmp	r1, r3
   83272:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83276:	d1f9      	bne.n	8326c <memmove+0x14>
   83278:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8327a:	2a0f      	cmp	r2, #15
   8327c:	d948      	bls.n	83310 <memmove+0xb8>
   8327e:	ea41 0300 	orr.w	r3, r1, r0
   83282:	079b      	lsls	r3, r3, #30
   83284:	d146      	bne.n	83314 <memmove+0xbc>
   83286:	4615      	mov	r5, r2
   83288:	f100 0410 	add.w	r4, r0, #16
   8328c:	f101 0310 	add.w	r3, r1, #16
   83290:	f853 6c10 	ldr.w	r6, [r3, #-16]
   83294:	3d10      	subs	r5, #16
   83296:	f844 6c10 	str.w	r6, [r4, #-16]
   8329a:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8329e:	2d0f      	cmp	r5, #15
   832a0:	f844 6c0c 	str.w	r6, [r4, #-12]
   832a4:	f853 6c08 	ldr.w	r6, [r3, #-8]
   832a8:	f104 0410 	add.w	r4, r4, #16
   832ac:	f844 6c18 	str.w	r6, [r4, #-24]
   832b0:	f853 6c04 	ldr.w	r6, [r3, #-4]
   832b4:	f103 0310 	add.w	r3, r3, #16
   832b8:	f844 6c14 	str.w	r6, [r4, #-20]
   832bc:	d8e8      	bhi.n	83290 <memmove+0x38>
   832be:	f1a2 0310 	sub.w	r3, r2, #16
   832c2:	f023 030f 	bic.w	r3, r3, #15
   832c6:	f002 0e0f 	and.w	lr, r2, #15
   832ca:	3310      	adds	r3, #16
   832cc:	f1be 0f03 	cmp.w	lr, #3
   832d0:	4419      	add	r1, r3
   832d2:	4403      	add	r3, r0
   832d4:	d921      	bls.n	8331a <memmove+0xc2>
   832d6:	460e      	mov	r6, r1
   832d8:	4674      	mov	r4, lr
   832da:	1f1d      	subs	r5, r3, #4
   832dc:	f856 7b04 	ldr.w	r7, [r6], #4
   832e0:	3c04      	subs	r4, #4
   832e2:	2c03      	cmp	r4, #3
   832e4:	f845 7f04 	str.w	r7, [r5, #4]!
   832e8:	d8f8      	bhi.n	832dc <memmove+0x84>
   832ea:	f1ae 0404 	sub.w	r4, lr, #4
   832ee:	f024 0403 	bic.w	r4, r4, #3
   832f2:	3404      	adds	r4, #4
   832f4:	4421      	add	r1, r4
   832f6:	4423      	add	r3, r4
   832f8:	f002 0203 	and.w	r2, r2, #3
   832fc:	b162      	cbz	r2, 83318 <memmove+0xc0>
   832fe:	3b01      	subs	r3, #1
   83300:	440a      	add	r2, r1
   83302:	f811 4b01 	ldrb.w	r4, [r1], #1
   83306:	428a      	cmp	r2, r1
   83308:	f803 4f01 	strb.w	r4, [r3, #1]!
   8330c:	d1f9      	bne.n	83302 <memmove+0xaa>
   8330e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83310:	4603      	mov	r3, r0
   83312:	e7f3      	b.n	832fc <memmove+0xa4>
   83314:	4603      	mov	r3, r0
   83316:	e7f2      	b.n	832fe <memmove+0xa6>
   83318:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8331a:	4672      	mov	r2, lr
   8331c:	e7ee      	b.n	832fc <memmove+0xa4>
   8331e:	bf00      	nop

00083320 <__malloc_lock>:
   83320:	4801      	ldr	r0, [pc, #4]	; (83328 <__malloc_lock+0x8>)
   83322:	f7ff bba1 	b.w	82a68 <__retarget_lock_acquire_recursive>
   83326:	bf00      	nop
   83328:	20070ca8 	.word	0x20070ca8

0008332c <__malloc_unlock>:
   8332c:	4801      	ldr	r0, [pc, #4]	; (83334 <__malloc_unlock+0x8>)
   8332e:	f7ff bb9d 	b.w	82a6c <__retarget_lock_release_recursive>
   83332:	bf00      	nop
   83334:	20070ca8 	.word	0x20070ca8

00083338 <_realloc_r>:
   83338:	2900      	cmp	r1, #0
   8333a:	f000 8094 	beq.w	83466 <_realloc_r+0x12e>
   8333e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83342:	460c      	mov	r4, r1
   83344:	4615      	mov	r5, r2
   83346:	b083      	sub	sp, #12
   83348:	4680      	mov	r8, r0
   8334a:	f105 060b 	add.w	r6, r5, #11
   8334e:	f7ff ffe7 	bl	83320 <__malloc_lock>
   83352:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83356:	2e16      	cmp	r6, #22
   83358:	f02e 0703 	bic.w	r7, lr, #3
   8335c:	f1a4 0908 	sub.w	r9, r4, #8
   83360:	d83c      	bhi.n	833dc <_realloc_r+0xa4>
   83362:	2210      	movs	r2, #16
   83364:	4616      	mov	r6, r2
   83366:	42b5      	cmp	r5, r6
   83368:	d83d      	bhi.n	833e6 <_realloc_r+0xae>
   8336a:	4297      	cmp	r7, r2
   8336c:	da43      	bge.n	833f6 <_realloc_r+0xbe>
   8336e:	4bc6      	ldr	r3, [pc, #792]	; (83688 <_realloc_r+0x350>)
   83370:	eb09 0007 	add.w	r0, r9, r7
   83374:	6899      	ldr	r1, [r3, #8]
   83376:	4288      	cmp	r0, r1
   83378:	f000 80c3 	beq.w	83502 <_realloc_r+0x1ca>
   8337c:	6843      	ldr	r3, [r0, #4]
   8337e:	f023 0101 	bic.w	r1, r3, #1
   83382:	4401      	add	r1, r0
   83384:	6849      	ldr	r1, [r1, #4]
   83386:	07c9      	lsls	r1, r1, #31
   83388:	d54d      	bpl.n	83426 <_realloc_r+0xee>
   8338a:	f01e 0f01 	tst.w	lr, #1
   8338e:	f000 809b 	beq.w	834c8 <_realloc_r+0x190>
   83392:	4629      	mov	r1, r5
   83394:	4640      	mov	r0, r8
   83396:	f7ff fbeb 	bl	82b70 <_malloc_r>
   8339a:	4605      	mov	r5, r0
   8339c:	2800      	cmp	r0, #0
   8339e:	d03b      	beq.n	83418 <_realloc_r+0xe0>
   833a0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   833a4:	f1a0 0208 	sub.w	r2, r0, #8
   833a8:	f023 0301 	bic.w	r3, r3, #1
   833ac:	444b      	add	r3, r9
   833ae:	429a      	cmp	r2, r3
   833b0:	f000 812b 	beq.w	8360a <_realloc_r+0x2d2>
   833b4:	1f3a      	subs	r2, r7, #4
   833b6:	2a24      	cmp	r2, #36	; 0x24
   833b8:	f200 8118 	bhi.w	835ec <_realloc_r+0x2b4>
   833bc:	2a13      	cmp	r2, #19
   833be:	f200 80eb 	bhi.w	83598 <_realloc_r+0x260>
   833c2:	4603      	mov	r3, r0
   833c4:	4622      	mov	r2, r4
   833c6:	6811      	ldr	r1, [r2, #0]
   833c8:	6019      	str	r1, [r3, #0]
   833ca:	6851      	ldr	r1, [r2, #4]
   833cc:	6059      	str	r1, [r3, #4]
   833ce:	6892      	ldr	r2, [r2, #8]
   833d0:	609a      	str	r2, [r3, #8]
   833d2:	4621      	mov	r1, r4
   833d4:	4640      	mov	r0, r8
   833d6:	f7ff f8ad 	bl	82534 <_free_r>
   833da:	e01d      	b.n	83418 <_realloc_r+0xe0>
   833dc:	f026 0607 	bic.w	r6, r6, #7
   833e0:	2e00      	cmp	r6, #0
   833e2:	4632      	mov	r2, r6
   833e4:	dabf      	bge.n	83366 <_realloc_r+0x2e>
   833e6:	2500      	movs	r5, #0
   833e8:	230c      	movs	r3, #12
   833ea:	4628      	mov	r0, r5
   833ec:	f8c8 3000 	str.w	r3, [r8]
   833f0:	b003      	add	sp, #12
   833f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   833f6:	4625      	mov	r5, r4
   833f8:	1bbb      	subs	r3, r7, r6
   833fa:	2b0f      	cmp	r3, #15
   833fc:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83400:	d81d      	bhi.n	8343e <_realloc_r+0x106>
   83402:	f002 0201 	and.w	r2, r2, #1
   83406:	433a      	orrs	r2, r7
   83408:	eb09 0107 	add.w	r1, r9, r7
   8340c:	f8c9 2004 	str.w	r2, [r9, #4]
   83410:	684b      	ldr	r3, [r1, #4]
   83412:	f043 0301 	orr.w	r3, r3, #1
   83416:	604b      	str	r3, [r1, #4]
   83418:	4640      	mov	r0, r8
   8341a:	f7ff ff87 	bl	8332c <__malloc_unlock>
   8341e:	4628      	mov	r0, r5
   83420:	b003      	add	sp, #12
   83422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83426:	f023 0303 	bic.w	r3, r3, #3
   8342a:	18f9      	adds	r1, r7, r3
   8342c:	4291      	cmp	r1, r2
   8342e:	db1d      	blt.n	8346c <_realloc_r+0x134>
   83430:	68c3      	ldr	r3, [r0, #12]
   83432:	6882      	ldr	r2, [r0, #8]
   83434:	4625      	mov	r5, r4
   83436:	60d3      	str	r3, [r2, #12]
   83438:	460f      	mov	r7, r1
   8343a:	609a      	str	r2, [r3, #8]
   8343c:	e7dc      	b.n	833f8 <_realloc_r+0xc0>
   8343e:	f002 0201 	and.w	r2, r2, #1
   83442:	eb09 0106 	add.w	r1, r9, r6
   83446:	f043 0301 	orr.w	r3, r3, #1
   8344a:	4332      	orrs	r2, r6
   8344c:	f8c9 2004 	str.w	r2, [r9, #4]
   83450:	444f      	add	r7, r9
   83452:	604b      	str	r3, [r1, #4]
   83454:	687b      	ldr	r3, [r7, #4]
   83456:	3108      	adds	r1, #8
   83458:	f043 0301 	orr.w	r3, r3, #1
   8345c:	607b      	str	r3, [r7, #4]
   8345e:	4640      	mov	r0, r8
   83460:	f7ff f868 	bl	82534 <_free_r>
   83464:	e7d8      	b.n	83418 <_realloc_r+0xe0>
   83466:	4611      	mov	r1, r2
   83468:	f7ff bb82 	b.w	82b70 <_malloc_r>
   8346c:	f01e 0f01 	tst.w	lr, #1
   83470:	d18f      	bne.n	83392 <_realloc_r+0x5a>
   83472:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83476:	eba9 0a01 	sub.w	sl, r9, r1
   8347a:	f8da 1004 	ldr.w	r1, [sl, #4]
   8347e:	f021 0103 	bic.w	r1, r1, #3
   83482:	440b      	add	r3, r1
   83484:	443b      	add	r3, r7
   83486:	4293      	cmp	r3, r2
   83488:	db26      	blt.n	834d8 <_realloc_r+0x1a0>
   8348a:	4655      	mov	r5, sl
   8348c:	68c1      	ldr	r1, [r0, #12]
   8348e:	6880      	ldr	r0, [r0, #8]
   83490:	1f3a      	subs	r2, r7, #4
   83492:	60c1      	str	r1, [r0, #12]
   83494:	6088      	str	r0, [r1, #8]
   83496:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8349a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8349e:	2a24      	cmp	r2, #36	; 0x24
   834a0:	60c1      	str	r1, [r0, #12]
   834a2:	6088      	str	r0, [r1, #8]
   834a4:	d826      	bhi.n	834f4 <_realloc_r+0x1bc>
   834a6:	2a13      	cmp	r2, #19
   834a8:	f240 8081 	bls.w	835ae <_realloc_r+0x276>
   834ac:	6821      	ldr	r1, [r4, #0]
   834ae:	2a1b      	cmp	r2, #27
   834b0:	f8ca 1008 	str.w	r1, [sl, #8]
   834b4:	6861      	ldr	r1, [r4, #4]
   834b6:	f8ca 100c 	str.w	r1, [sl, #12]
   834ba:	f200 80ad 	bhi.w	83618 <_realloc_r+0x2e0>
   834be:	f104 0008 	add.w	r0, r4, #8
   834c2:	f10a 0210 	add.w	r2, sl, #16
   834c6:	e074      	b.n	835b2 <_realloc_r+0x27a>
   834c8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   834cc:	eba9 0a03 	sub.w	sl, r9, r3
   834d0:	f8da 1004 	ldr.w	r1, [sl, #4]
   834d4:	f021 0103 	bic.w	r1, r1, #3
   834d8:	187b      	adds	r3, r7, r1
   834da:	4293      	cmp	r3, r2
   834dc:	f6ff af59 	blt.w	83392 <_realloc_r+0x5a>
   834e0:	4655      	mov	r5, sl
   834e2:	f8da 100c 	ldr.w	r1, [sl, #12]
   834e6:	f855 0f08 	ldr.w	r0, [r5, #8]!
   834ea:	1f3a      	subs	r2, r7, #4
   834ec:	2a24      	cmp	r2, #36	; 0x24
   834ee:	60c1      	str	r1, [r0, #12]
   834f0:	6088      	str	r0, [r1, #8]
   834f2:	d9d8      	bls.n	834a6 <_realloc_r+0x16e>
   834f4:	4621      	mov	r1, r4
   834f6:	4628      	mov	r0, r5
   834f8:	461f      	mov	r7, r3
   834fa:	46d1      	mov	r9, sl
   834fc:	f7ff feac 	bl	83258 <memmove>
   83500:	e77a      	b.n	833f8 <_realloc_r+0xc0>
   83502:	6841      	ldr	r1, [r0, #4]
   83504:	f106 0010 	add.w	r0, r6, #16
   83508:	f021 0b03 	bic.w	fp, r1, #3
   8350c:	44bb      	add	fp, r7
   8350e:	4583      	cmp	fp, r0
   83510:	da58      	bge.n	835c4 <_realloc_r+0x28c>
   83512:	f01e 0f01 	tst.w	lr, #1
   83516:	f47f af3c 	bne.w	83392 <_realloc_r+0x5a>
   8351a:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8351e:	eba9 0a01 	sub.w	sl, r9, r1
   83522:	f8da 1004 	ldr.w	r1, [sl, #4]
   83526:	f021 0103 	bic.w	r1, r1, #3
   8352a:	448b      	add	fp, r1
   8352c:	4558      	cmp	r0, fp
   8352e:	dcd3      	bgt.n	834d8 <_realloc_r+0x1a0>
   83530:	4655      	mov	r5, sl
   83532:	f8da 100c 	ldr.w	r1, [sl, #12]
   83536:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8353a:	1f3a      	subs	r2, r7, #4
   8353c:	2a24      	cmp	r2, #36	; 0x24
   8353e:	60c1      	str	r1, [r0, #12]
   83540:	6088      	str	r0, [r1, #8]
   83542:	f200 808d 	bhi.w	83660 <_realloc_r+0x328>
   83546:	2a13      	cmp	r2, #19
   83548:	f240 8087 	bls.w	8365a <_realloc_r+0x322>
   8354c:	6821      	ldr	r1, [r4, #0]
   8354e:	2a1b      	cmp	r2, #27
   83550:	f8ca 1008 	str.w	r1, [sl, #8]
   83554:	6861      	ldr	r1, [r4, #4]
   83556:	f8ca 100c 	str.w	r1, [sl, #12]
   8355a:	f200 8088 	bhi.w	8366e <_realloc_r+0x336>
   8355e:	f104 0108 	add.w	r1, r4, #8
   83562:	f10a 0210 	add.w	r2, sl, #16
   83566:	6808      	ldr	r0, [r1, #0]
   83568:	6010      	str	r0, [r2, #0]
   8356a:	6848      	ldr	r0, [r1, #4]
   8356c:	6050      	str	r0, [r2, #4]
   8356e:	6889      	ldr	r1, [r1, #8]
   83570:	6091      	str	r1, [r2, #8]
   83572:	ebab 0206 	sub.w	r2, fp, r6
   83576:	eb0a 0106 	add.w	r1, sl, r6
   8357a:	f042 0201 	orr.w	r2, r2, #1
   8357e:	6099      	str	r1, [r3, #8]
   83580:	604a      	str	r2, [r1, #4]
   83582:	f8da 3004 	ldr.w	r3, [sl, #4]
   83586:	4640      	mov	r0, r8
   83588:	f003 0301 	and.w	r3, r3, #1
   8358c:	431e      	orrs	r6, r3
   8358e:	f8ca 6004 	str.w	r6, [sl, #4]
   83592:	f7ff fecb 	bl	8332c <__malloc_unlock>
   83596:	e742      	b.n	8341e <_realloc_r+0xe6>
   83598:	6823      	ldr	r3, [r4, #0]
   8359a:	2a1b      	cmp	r2, #27
   8359c:	6003      	str	r3, [r0, #0]
   8359e:	6863      	ldr	r3, [r4, #4]
   835a0:	6043      	str	r3, [r0, #4]
   835a2:	d827      	bhi.n	835f4 <_realloc_r+0x2bc>
   835a4:	f100 0308 	add.w	r3, r0, #8
   835a8:	f104 0208 	add.w	r2, r4, #8
   835ac:	e70b      	b.n	833c6 <_realloc_r+0x8e>
   835ae:	4620      	mov	r0, r4
   835b0:	462a      	mov	r2, r5
   835b2:	6801      	ldr	r1, [r0, #0]
   835b4:	461f      	mov	r7, r3
   835b6:	6011      	str	r1, [r2, #0]
   835b8:	6841      	ldr	r1, [r0, #4]
   835ba:	46d1      	mov	r9, sl
   835bc:	6051      	str	r1, [r2, #4]
   835be:	6883      	ldr	r3, [r0, #8]
   835c0:	6093      	str	r3, [r2, #8]
   835c2:	e719      	b.n	833f8 <_realloc_r+0xc0>
   835c4:	ebab 0b06 	sub.w	fp, fp, r6
   835c8:	eb09 0106 	add.w	r1, r9, r6
   835cc:	f04b 0201 	orr.w	r2, fp, #1
   835d0:	6099      	str	r1, [r3, #8]
   835d2:	604a      	str	r2, [r1, #4]
   835d4:	f854 3c04 	ldr.w	r3, [r4, #-4]
   835d8:	4640      	mov	r0, r8
   835da:	f003 0301 	and.w	r3, r3, #1
   835de:	431e      	orrs	r6, r3
   835e0:	f844 6c04 	str.w	r6, [r4, #-4]
   835e4:	f7ff fea2 	bl	8332c <__malloc_unlock>
   835e8:	4625      	mov	r5, r4
   835ea:	e718      	b.n	8341e <_realloc_r+0xe6>
   835ec:	4621      	mov	r1, r4
   835ee:	f7ff fe33 	bl	83258 <memmove>
   835f2:	e6ee      	b.n	833d2 <_realloc_r+0x9a>
   835f4:	68a3      	ldr	r3, [r4, #8]
   835f6:	2a24      	cmp	r2, #36	; 0x24
   835f8:	6083      	str	r3, [r0, #8]
   835fa:	68e3      	ldr	r3, [r4, #12]
   835fc:	60c3      	str	r3, [r0, #12]
   835fe:	d018      	beq.n	83632 <_realloc_r+0x2fa>
   83600:	f100 0310 	add.w	r3, r0, #16
   83604:	f104 0210 	add.w	r2, r4, #16
   83608:	e6dd      	b.n	833c6 <_realloc_r+0x8e>
   8360a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8360e:	4625      	mov	r5, r4
   83610:	f023 0303 	bic.w	r3, r3, #3
   83614:	441f      	add	r7, r3
   83616:	e6ef      	b.n	833f8 <_realloc_r+0xc0>
   83618:	68a1      	ldr	r1, [r4, #8]
   8361a:	2a24      	cmp	r2, #36	; 0x24
   8361c:	f8ca 1010 	str.w	r1, [sl, #16]
   83620:	68e1      	ldr	r1, [r4, #12]
   83622:	f8ca 1014 	str.w	r1, [sl, #20]
   83626:	d00d      	beq.n	83644 <_realloc_r+0x30c>
   83628:	f104 0010 	add.w	r0, r4, #16
   8362c:	f10a 0218 	add.w	r2, sl, #24
   83630:	e7bf      	b.n	835b2 <_realloc_r+0x27a>
   83632:	6922      	ldr	r2, [r4, #16]
   83634:	f100 0318 	add.w	r3, r0, #24
   83638:	6102      	str	r2, [r0, #16]
   8363a:	6961      	ldr	r1, [r4, #20]
   8363c:	f104 0218 	add.w	r2, r4, #24
   83640:	6141      	str	r1, [r0, #20]
   83642:	e6c0      	b.n	833c6 <_realloc_r+0x8e>
   83644:	6922      	ldr	r2, [r4, #16]
   83646:	f104 0018 	add.w	r0, r4, #24
   8364a:	f8ca 2018 	str.w	r2, [sl, #24]
   8364e:	6961      	ldr	r1, [r4, #20]
   83650:	f10a 0220 	add.w	r2, sl, #32
   83654:	f8ca 101c 	str.w	r1, [sl, #28]
   83658:	e7ab      	b.n	835b2 <_realloc_r+0x27a>
   8365a:	4621      	mov	r1, r4
   8365c:	462a      	mov	r2, r5
   8365e:	e782      	b.n	83566 <_realloc_r+0x22e>
   83660:	4621      	mov	r1, r4
   83662:	4628      	mov	r0, r5
   83664:	9301      	str	r3, [sp, #4]
   83666:	f7ff fdf7 	bl	83258 <memmove>
   8366a:	9b01      	ldr	r3, [sp, #4]
   8366c:	e781      	b.n	83572 <_realloc_r+0x23a>
   8366e:	68a1      	ldr	r1, [r4, #8]
   83670:	2a24      	cmp	r2, #36	; 0x24
   83672:	f8ca 1010 	str.w	r1, [sl, #16]
   83676:	68e1      	ldr	r1, [r4, #12]
   83678:	f8ca 1014 	str.w	r1, [sl, #20]
   8367c:	d006      	beq.n	8368c <_realloc_r+0x354>
   8367e:	f104 0110 	add.w	r1, r4, #16
   83682:	f10a 0218 	add.w	r2, sl, #24
   83686:	e76e      	b.n	83566 <_realloc_r+0x22e>
   83688:	20070708 	.word	0x20070708
   8368c:	6922      	ldr	r2, [r4, #16]
   8368e:	f104 0118 	add.w	r1, r4, #24
   83692:	f8ca 2018 	str.w	r2, [sl, #24]
   83696:	6960      	ldr	r0, [r4, #20]
   83698:	f10a 0220 	add.w	r2, sl, #32
   8369c:	f8ca 001c 	str.w	r0, [sl, #28]
   836a0:	e761      	b.n	83566 <_realloc_r+0x22e>
   836a2:	bf00      	nop

000836a4 <_sbrk_r>:
   836a4:	b538      	push	{r3, r4, r5, lr}
   836a6:	2300      	movs	r3, #0
   836a8:	4c06      	ldr	r4, [pc, #24]	; (836c4 <_sbrk_r+0x20>)
   836aa:	4605      	mov	r5, r0
   836ac:	4608      	mov	r0, r1
   836ae:	6023      	str	r3, [r4, #0]
   836b0:	f7fd fc4e 	bl	80f50 <_sbrk>
   836b4:	1c43      	adds	r3, r0, #1
   836b6:	d000      	beq.n	836ba <_sbrk_r+0x16>
   836b8:	bd38      	pop	{r3, r4, r5, pc}
   836ba:	6823      	ldr	r3, [r4, #0]
   836bc:	2b00      	cmp	r3, #0
   836be:	d0fb      	beq.n	836b8 <_sbrk_r+0x14>
   836c0:	602b      	str	r3, [r5, #0]
   836c2:	bd38      	pop	{r3, r4, r5, pc}
   836c4:	20070cbc 	.word	0x20070cbc

000836c8 <__sread>:
   836c8:	b510      	push	{r4, lr}
   836ca:	460c      	mov	r4, r1
   836cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   836d0:	f000 fa22 	bl	83b18 <_read_r>
   836d4:	2800      	cmp	r0, #0
   836d6:	db03      	blt.n	836e0 <__sread+0x18>
   836d8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   836da:	4403      	add	r3, r0
   836dc:	6523      	str	r3, [r4, #80]	; 0x50
   836de:	bd10      	pop	{r4, pc}
   836e0:	89a3      	ldrh	r3, [r4, #12]
   836e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   836e6:	81a3      	strh	r3, [r4, #12]
   836e8:	bd10      	pop	{r4, pc}
   836ea:	bf00      	nop

000836ec <__swrite>:
   836ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836f0:	460c      	mov	r4, r1
   836f2:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   836f6:	461f      	mov	r7, r3
   836f8:	05cb      	lsls	r3, r1, #23
   836fa:	4616      	mov	r6, r2
   836fc:	4605      	mov	r5, r0
   836fe:	d507      	bpl.n	83710 <__swrite+0x24>
   83700:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83704:	2302      	movs	r3, #2
   83706:	2200      	movs	r2, #0
   83708:	f000 f9f0 	bl	83aec <_lseek_r>
   8370c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83710:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83714:	81a1      	strh	r1, [r4, #12]
   83716:	463b      	mov	r3, r7
   83718:	4632      	mov	r2, r6
   8371a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8371e:	4628      	mov	r0, r5
   83720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83724:	f000 b8d0 	b.w	838c8 <_write_r>

00083728 <__sseek>:
   83728:	b510      	push	{r4, lr}
   8372a:	460c      	mov	r4, r1
   8372c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83730:	f000 f9dc 	bl	83aec <_lseek_r>
   83734:	89a3      	ldrh	r3, [r4, #12]
   83736:	1c42      	adds	r2, r0, #1
   83738:	bf0e      	itee	eq
   8373a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8373e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83742:	6520      	strne	r0, [r4, #80]	; 0x50
   83744:	81a3      	strh	r3, [r4, #12]
   83746:	bd10      	pop	{r4, pc}

00083748 <__sclose>:
   83748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8374c:	f000 b934 	b.w	839b8 <_close_r>

00083750 <strlen>:
   83750:	f020 0103 	bic.w	r1, r0, #3
   83754:	f010 0003 	ands.w	r0, r0, #3
   83758:	f1c0 0000 	rsb	r0, r0, #0
   8375c:	f851 3b04 	ldr.w	r3, [r1], #4
   83760:	f100 0c04 	add.w	ip, r0, #4
   83764:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83768:	f06f 0200 	mvn.w	r2, #0
   8376c:	bf1c      	itt	ne
   8376e:	fa22 f20c 	lsrne.w	r2, r2, ip
   83772:	4313      	orrne	r3, r2
   83774:	f04f 0c01 	mov.w	ip, #1
   83778:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8377c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83780:	eba3 020c 	sub.w	r2, r3, ip
   83784:	ea22 0203 	bic.w	r2, r2, r3
   83788:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8378c:	bf04      	itt	eq
   8378e:	f851 3b04 	ldreq.w	r3, [r1], #4
   83792:	3004      	addeq	r0, #4
   83794:	d0f4      	beq.n	83780 <strlen+0x30>
   83796:	f1c2 0100 	rsb	r1, r2, #0
   8379a:	ea02 0201 	and.w	r2, r2, r1
   8379e:	fab2 f282 	clz	r2, r2
   837a2:	f1c2 021f 	rsb	r2, r2, #31
   837a6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   837aa:	4770      	bx	lr

000837ac <__swbuf_r>:
   837ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   837ae:	460d      	mov	r5, r1
   837b0:	4614      	mov	r4, r2
   837b2:	4606      	mov	r6, r0
   837b4:	b110      	cbz	r0, 837bc <__swbuf_r+0x10>
   837b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   837b8:	2b00      	cmp	r3, #0
   837ba:	d04b      	beq.n	83854 <__swbuf_r+0xa8>
   837bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   837c0:	69a3      	ldr	r3, [r4, #24]
   837c2:	b291      	uxth	r1, r2
   837c4:	0708      	lsls	r0, r1, #28
   837c6:	60a3      	str	r3, [r4, #8]
   837c8:	d539      	bpl.n	8383e <__swbuf_r+0x92>
   837ca:	6923      	ldr	r3, [r4, #16]
   837cc:	2b00      	cmp	r3, #0
   837ce:	d036      	beq.n	8383e <__swbuf_r+0x92>
   837d0:	b2ed      	uxtb	r5, r5
   837d2:	0489      	lsls	r1, r1, #18
   837d4:	462f      	mov	r7, r5
   837d6:	d515      	bpl.n	83804 <__swbuf_r+0x58>
   837d8:	6822      	ldr	r2, [r4, #0]
   837da:	6961      	ldr	r1, [r4, #20]
   837dc:	1ad3      	subs	r3, r2, r3
   837de:	428b      	cmp	r3, r1
   837e0:	da1c      	bge.n	8381c <__swbuf_r+0x70>
   837e2:	3301      	adds	r3, #1
   837e4:	68a1      	ldr	r1, [r4, #8]
   837e6:	1c50      	adds	r0, r2, #1
   837e8:	3901      	subs	r1, #1
   837ea:	60a1      	str	r1, [r4, #8]
   837ec:	6020      	str	r0, [r4, #0]
   837ee:	7015      	strb	r5, [r2, #0]
   837f0:	6962      	ldr	r2, [r4, #20]
   837f2:	429a      	cmp	r2, r3
   837f4:	d01a      	beq.n	8382c <__swbuf_r+0x80>
   837f6:	89a3      	ldrh	r3, [r4, #12]
   837f8:	07db      	lsls	r3, r3, #31
   837fa:	d501      	bpl.n	83800 <__swbuf_r+0x54>
   837fc:	2d0a      	cmp	r5, #10
   837fe:	d015      	beq.n	8382c <__swbuf_r+0x80>
   83800:	4638      	mov	r0, r7
   83802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83804:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83806:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8380a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8380e:	81a2      	strh	r2, [r4, #12]
   83810:	6822      	ldr	r2, [r4, #0]
   83812:	6661      	str	r1, [r4, #100]	; 0x64
   83814:	6961      	ldr	r1, [r4, #20]
   83816:	1ad3      	subs	r3, r2, r3
   83818:	428b      	cmp	r3, r1
   8381a:	dbe2      	blt.n	837e2 <__swbuf_r+0x36>
   8381c:	4621      	mov	r1, r4
   8381e:	4630      	mov	r0, r6
   83820:	f7fe fd0a 	bl	82238 <_fflush_r>
   83824:	b940      	cbnz	r0, 83838 <__swbuf_r+0x8c>
   83826:	2301      	movs	r3, #1
   83828:	6822      	ldr	r2, [r4, #0]
   8382a:	e7db      	b.n	837e4 <__swbuf_r+0x38>
   8382c:	4621      	mov	r1, r4
   8382e:	4630      	mov	r0, r6
   83830:	f7fe fd02 	bl	82238 <_fflush_r>
   83834:	2800      	cmp	r0, #0
   83836:	d0e3      	beq.n	83800 <__swbuf_r+0x54>
   83838:	f04f 37ff 	mov.w	r7, #4294967295
   8383c:	e7e0      	b.n	83800 <__swbuf_r+0x54>
   8383e:	4621      	mov	r1, r4
   83840:	4630      	mov	r0, r6
   83842:	f7fe fbe9 	bl	82018 <__swsetup_r>
   83846:	2800      	cmp	r0, #0
   83848:	d1f6      	bne.n	83838 <__swbuf_r+0x8c>
   8384a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8384e:	6923      	ldr	r3, [r4, #16]
   83850:	b291      	uxth	r1, r2
   83852:	e7bd      	b.n	837d0 <__swbuf_r+0x24>
   83854:	f7fe fd48 	bl	822e8 <__sinit>
   83858:	e7b0      	b.n	837bc <__swbuf_r+0x10>
   8385a:	bf00      	nop

0008385c <_wcrtomb_r>:
   8385c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8385e:	4606      	mov	r6, r0
   83860:	b085      	sub	sp, #20
   83862:	461f      	mov	r7, r3
   83864:	b189      	cbz	r1, 8388a <_wcrtomb_r+0x2e>
   83866:	4c10      	ldr	r4, [pc, #64]	; (838a8 <_wcrtomb_r+0x4c>)
   83868:	4d10      	ldr	r5, [pc, #64]	; (838ac <_wcrtomb_r+0x50>)
   8386a:	6824      	ldr	r4, [r4, #0]
   8386c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   8386e:	2c00      	cmp	r4, #0
   83870:	bf08      	it	eq
   83872:	462c      	moveq	r4, r5
   83874:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83878:	47a0      	blx	r4
   8387a:	1c43      	adds	r3, r0, #1
   8387c:	d103      	bne.n	83886 <_wcrtomb_r+0x2a>
   8387e:	2200      	movs	r2, #0
   83880:	238a      	movs	r3, #138	; 0x8a
   83882:	603a      	str	r2, [r7, #0]
   83884:	6033      	str	r3, [r6, #0]
   83886:	b005      	add	sp, #20
   83888:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8388a:	460c      	mov	r4, r1
   8388c:	4a06      	ldr	r2, [pc, #24]	; (838a8 <_wcrtomb_r+0x4c>)
   8388e:	4d07      	ldr	r5, [pc, #28]	; (838ac <_wcrtomb_r+0x50>)
   83890:	6811      	ldr	r1, [r2, #0]
   83892:	4622      	mov	r2, r4
   83894:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83896:	a901      	add	r1, sp, #4
   83898:	2c00      	cmp	r4, #0
   8389a:	bf08      	it	eq
   8389c:	462c      	moveq	r4, r5
   8389e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   838a2:	47a0      	blx	r4
   838a4:	e7e9      	b.n	8387a <_wcrtomb_r+0x1e>
   838a6:	bf00      	nop
   838a8:	20070168 	.word	0x20070168
   838ac:	2007059c 	.word	0x2007059c

000838b0 <__ascii_wctomb>:
   838b0:	b119      	cbz	r1, 838ba <__ascii_wctomb+0xa>
   838b2:	2aff      	cmp	r2, #255	; 0xff
   838b4:	d803      	bhi.n	838be <__ascii_wctomb+0xe>
   838b6:	700a      	strb	r2, [r1, #0]
   838b8:	2101      	movs	r1, #1
   838ba:	4608      	mov	r0, r1
   838bc:	4770      	bx	lr
   838be:	238a      	movs	r3, #138	; 0x8a
   838c0:	f04f 31ff 	mov.w	r1, #4294967295
   838c4:	6003      	str	r3, [r0, #0]
   838c6:	e7f8      	b.n	838ba <__ascii_wctomb+0xa>

000838c8 <_write_r>:
   838c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   838ca:	460e      	mov	r6, r1
   838cc:	2500      	movs	r5, #0
   838ce:	4c08      	ldr	r4, [pc, #32]	; (838f0 <_write_r+0x28>)
   838d0:	4611      	mov	r1, r2
   838d2:	4607      	mov	r7, r0
   838d4:	461a      	mov	r2, r3
   838d6:	4630      	mov	r0, r6
   838d8:	6025      	str	r5, [r4, #0]
   838da:	f7fc ff31 	bl	80740 <_write>
   838de:	1c43      	adds	r3, r0, #1
   838e0:	d000      	beq.n	838e4 <_write_r+0x1c>
   838e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   838e4:	6823      	ldr	r3, [r4, #0]
   838e6:	2b00      	cmp	r3, #0
   838e8:	d0fb      	beq.n	838e2 <_write_r+0x1a>
   838ea:	603b      	str	r3, [r7, #0]
   838ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   838ee:	bf00      	nop
   838f0:	20070cbc 	.word	0x20070cbc

000838f4 <__register_exitproc>:
   838f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   838f8:	4d2c      	ldr	r5, [pc, #176]	; (839ac <__register_exitproc+0xb8>)
   838fa:	4606      	mov	r6, r0
   838fc:	6828      	ldr	r0, [r5, #0]
   838fe:	4698      	mov	r8, r3
   83900:	460f      	mov	r7, r1
   83902:	4691      	mov	r9, r2
   83904:	f7ff f8b0 	bl	82a68 <__retarget_lock_acquire_recursive>
   83908:	4b29      	ldr	r3, [pc, #164]	; (839b0 <__register_exitproc+0xbc>)
   8390a:	681c      	ldr	r4, [r3, #0]
   8390c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83910:	2b00      	cmp	r3, #0
   83912:	d03e      	beq.n	83992 <__register_exitproc+0x9e>
   83914:	685a      	ldr	r2, [r3, #4]
   83916:	2a1f      	cmp	r2, #31
   83918:	dc1c      	bgt.n	83954 <__register_exitproc+0x60>
   8391a:	f102 0e01 	add.w	lr, r2, #1
   8391e:	b176      	cbz	r6, 8393e <__register_exitproc+0x4a>
   83920:	2101      	movs	r1, #1
   83922:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83926:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8392a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8392e:	4091      	lsls	r1, r2
   83930:	4308      	orrs	r0, r1
   83932:	2e02      	cmp	r6, #2
   83934:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83938:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8393c:	d023      	beq.n	83986 <__register_exitproc+0x92>
   8393e:	3202      	adds	r2, #2
   83940:	f8c3 e004 	str.w	lr, [r3, #4]
   83944:	6828      	ldr	r0, [r5, #0]
   83946:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8394a:	f7ff f88f 	bl	82a6c <__retarget_lock_release_recursive>
   8394e:	2000      	movs	r0, #0
   83950:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83954:	4b17      	ldr	r3, [pc, #92]	; (839b4 <__register_exitproc+0xc0>)
   83956:	b30b      	cbz	r3, 8399c <__register_exitproc+0xa8>
   83958:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8395c:	f7ff f900 	bl	82b60 <malloc>
   83960:	4603      	mov	r3, r0
   83962:	b1d8      	cbz	r0, 8399c <__register_exitproc+0xa8>
   83964:	2000      	movs	r0, #0
   83966:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8396a:	f04f 0e01 	mov.w	lr, #1
   8396e:	6058      	str	r0, [r3, #4]
   83970:	6019      	str	r1, [r3, #0]
   83972:	4602      	mov	r2, r0
   83974:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83978:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8397c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   83980:	2e00      	cmp	r6, #0
   83982:	d0dc      	beq.n	8393e <__register_exitproc+0x4a>
   83984:	e7cc      	b.n	83920 <__register_exitproc+0x2c>
   83986:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8398a:	4301      	orrs	r1, r0
   8398c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   83990:	e7d5      	b.n	8393e <__register_exitproc+0x4a>
   83992:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   83996:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8399a:	e7bb      	b.n	83914 <__register_exitproc+0x20>
   8399c:	6828      	ldr	r0, [r5, #0]
   8399e:	f7ff f865 	bl	82a6c <__retarget_lock_release_recursive>
   839a2:	f04f 30ff 	mov.w	r0, #4294967295
   839a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   839aa:	bf00      	nop
   839ac:	20070598 	.word	0x20070598
   839b0:	00083f00 	.word	0x00083f00
   839b4:	00082b61 	.word	0x00082b61

000839b8 <_close_r>:
   839b8:	b538      	push	{r3, r4, r5, lr}
   839ba:	2300      	movs	r3, #0
   839bc:	4c06      	ldr	r4, [pc, #24]	; (839d8 <_close_r+0x20>)
   839be:	4605      	mov	r5, r0
   839c0:	4608      	mov	r0, r1
   839c2:	6023      	str	r3, [r4, #0]
   839c4:	f7fd fae0 	bl	80f88 <_close>
   839c8:	1c43      	adds	r3, r0, #1
   839ca:	d000      	beq.n	839ce <_close_r+0x16>
   839cc:	bd38      	pop	{r3, r4, r5, pc}
   839ce:	6823      	ldr	r3, [r4, #0]
   839d0:	2b00      	cmp	r3, #0
   839d2:	d0fb      	beq.n	839cc <_close_r+0x14>
   839d4:	602b      	str	r3, [r5, #0]
   839d6:	bd38      	pop	{r3, r4, r5, pc}
   839d8:	20070cbc 	.word	0x20070cbc

000839dc <_fclose_r>:
   839dc:	b570      	push	{r4, r5, r6, lr}
   839de:	b159      	cbz	r1, 839f8 <_fclose_r+0x1c>
   839e0:	4605      	mov	r5, r0
   839e2:	460c      	mov	r4, r1
   839e4:	b110      	cbz	r0, 839ec <_fclose_r+0x10>
   839e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   839e8:	2b00      	cmp	r3, #0
   839ea:	d03c      	beq.n	83a66 <_fclose_r+0x8a>
   839ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
   839ee:	07d8      	lsls	r0, r3, #31
   839f0:	d505      	bpl.n	839fe <_fclose_r+0x22>
   839f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   839f6:	b92b      	cbnz	r3, 83a04 <_fclose_r+0x28>
   839f8:	2600      	movs	r6, #0
   839fa:	4630      	mov	r0, r6
   839fc:	bd70      	pop	{r4, r5, r6, pc}
   839fe:	89a3      	ldrh	r3, [r4, #12]
   83a00:	0599      	lsls	r1, r3, #22
   83a02:	d53c      	bpl.n	83a7e <_fclose_r+0xa2>
   83a04:	4621      	mov	r1, r4
   83a06:	4628      	mov	r0, r5
   83a08:	f7fe fb7a 	bl	82100 <__sflush_r>
   83a0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83a0e:	4606      	mov	r6, r0
   83a10:	b133      	cbz	r3, 83a20 <_fclose_r+0x44>
   83a12:	69e1      	ldr	r1, [r4, #28]
   83a14:	4628      	mov	r0, r5
   83a16:	4798      	blx	r3
   83a18:	2800      	cmp	r0, #0
   83a1a:	bfb8      	it	lt
   83a1c:	f04f 36ff 	movlt.w	r6, #4294967295
   83a20:	89a3      	ldrh	r3, [r4, #12]
   83a22:	061a      	lsls	r2, r3, #24
   83a24:	d422      	bmi.n	83a6c <_fclose_r+0x90>
   83a26:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83a28:	b141      	cbz	r1, 83a3c <_fclose_r+0x60>
   83a2a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83a2e:	4299      	cmp	r1, r3
   83a30:	d002      	beq.n	83a38 <_fclose_r+0x5c>
   83a32:	4628      	mov	r0, r5
   83a34:	f7fe fd7e 	bl	82534 <_free_r>
   83a38:	2300      	movs	r3, #0
   83a3a:	6323      	str	r3, [r4, #48]	; 0x30
   83a3c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83a3e:	b121      	cbz	r1, 83a4a <_fclose_r+0x6e>
   83a40:	4628      	mov	r0, r5
   83a42:	f7fe fd77 	bl	82534 <_free_r>
   83a46:	2300      	movs	r3, #0
   83a48:	6463      	str	r3, [r4, #68]	; 0x44
   83a4a:	f7fe fc7d 	bl	82348 <__sfp_lock_acquire>
   83a4e:	2200      	movs	r2, #0
   83a50:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83a52:	81a2      	strh	r2, [r4, #12]
   83a54:	07db      	lsls	r3, r3, #31
   83a56:	d50e      	bpl.n	83a76 <_fclose_r+0x9a>
   83a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83a5a:	f7ff f803 	bl	82a64 <__retarget_lock_close_recursive>
   83a5e:	f7fe fc79 	bl	82354 <__sfp_lock_release>
   83a62:	4630      	mov	r0, r6
   83a64:	bd70      	pop	{r4, r5, r6, pc}
   83a66:	f7fe fc3f 	bl	822e8 <__sinit>
   83a6a:	e7bf      	b.n	839ec <_fclose_r+0x10>
   83a6c:	6921      	ldr	r1, [r4, #16]
   83a6e:	4628      	mov	r0, r5
   83a70:	f7fe fd60 	bl	82534 <_free_r>
   83a74:	e7d7      	b.n	83a26 <_fclose_r+0x4a>
   83a76:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83a78:	f7fe fff8 	bl	82a6c <__retarget_lock_release_recursive>
   83a7c:	e7ec      	b.n	83a58 <_fclose_r+0x7c>
   83a7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83a80:	f7fe fff2 	bl	82a68 <__retarget_lock_acquire_recursive>
   83a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83a88:	2b00      	cmp	r3, #0
   83a8a:	d1bb      	bne.n	83a04 <_fclose_r+0x28>
   83a8c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   83a8e:	f016 0601 	ands.w	r6, r6, #1
   83a92:	d1b1      	bne.n	839f8 <_fclose_r+0x1c>
   83a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
   83a96:	f7fe ffe9 	bl	82a6c <__retarget_lock_release_recursive>
   83a9a:	4630      	mov	r0, r6
   83a9c:	bd70      	pop	{r4, r5, r6, pc}
   83a9e:	bf00      	nop

00083aa0 <_fstat_r>:
   83aa0:	b570      	push	{r4, r5, r6, lr}
   83aa2:	460d      	mov	r5, r1
   83aa4:	2300      	movs	r3, #0
   83aa6:	4c07      	ldr	r4, [pc, #28]	; (83ac4 <_fstat_r+0x24>)
   83aa8:	4606      	mov	r6, r0
   83aaa:	4611      	mov	r1, r2
   83aac:	4628      	mov	r0, r5
   83aae:	6023      	str	r3, [r4, #0]
   83ab0:	f7fd fa6d 	bl	80f8e <_fstat>
   83ab4:	1c43      	adds	r3, r0, #1
   83ab6:	d000      	beq.n	83aba <_fstat_r+0x1a>
   83ab8:	bd70      	pop	{r4, r5, r6, pc}
   83aba:	6823      	ldr	r3, [r4, #0]
   83abc:	2b00      	cmp	r3, #0
   83abe:	d0fb      	beq.n	83ab8 <_fstat_r+0x18>
   83ac0:	6033      	str	r3, [r6, #0]
   83ac2:	bd70      	pop	{r4, r5, r6, pc}
   83ac4:	20070cbc 	.word	0x20070cbc

00083ac8 <_isatty_r>:
   83ac8:	b538      	push	{r3, r4, r5, lr}
   83aca:	2300      	movs	r3, #0
   83acc:	4c06      	ldr	r4, [pc, #24]	; (83ae8 <_isatty_r+0x20>)
   83ace:	4605      	mov	r5, r0
   83ad0:	4608      	mov	r0, r1
   83ad2:	6023      	str	r3, [r4, #0]
   83ad4:	f7fd fa60 	bl	80f98 <_isatty>
   83ad8:	1c43      	adds	r3, r0, #1
   83ada:	d000      	beq.n	83ade <_isatty_r+0x16>
   83adc:	bd38      	pop	{r3, r4, r5, pc}
   83ade:	6823      	ldr	r3, [r4, #0]
   83ae0:	2b00      	cmp	r3, #0
   83ae2:	d0fb      	beq.n	83adc <_isatty_r+0x14>
   83ae4:	602b      	str	r3, [r5, #0]
   83ae6:	bd38      	pop	{r3, r4, r5, pc}
   83ae8:	20070cbc 	.word	0x20070cbc

00083aec <_lseek_r>:
   83aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83aee:	460e      	mov	r6, r1
   83af0:	2500      	movs	r5, #0
   83af2:	4c08      	ldr	r4, [pc, #32]	; (83b14 <_lseek_r+0x28>)
   83af4:	4611      	mov	r1, r2
   83af6:	4607      	mov	r7, r0
   83af8:	461a      	mov	r2, r3
   83afa:	4630      	mov	r0, r6
   83afc:	6025      	str	r5, [r4, #0]
   83afe:	f7fd fa4d 	bl	80f9c <_lseek>
   83b02:	1c43      	adds	r3, r0, #1
   83b04:	d000      	beq.n	83b08 <_lseek_r+0x1c>
   83b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83b08:	6823      	ldr	r3, [r4, #0]
   83b0a:	2b00      	cmp	r3, #0
   83b0c:	d0fb      	beq.n	83b06 <_lseek_r+0x1a>
   83b0e:	603b      	str	r3, [r7, #0]
   83b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83b12:	bf00      	nop
   83b14:	20070cbc 	.word	0x20070cbc

00083b18 <_read_r>:
   83b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83b1a:	460e      	mov	r6, r1
   83b1c:	2500      	movs	r5, #0
   83b1e:	4c08      	ldr	r4, [pc, #32]	; (83b40 <_read_r+0x28>)
   83b20:	4611      	mov	r1, r2
   83b22:	4607      	mov	r7, r0
   83b24:	461a      	mov	r2, r3
   83b26:	4630      	mov	r0, r6
   83b28:	6025      	str	r5, [r4, #0]
   83b2a:	f7fc fc35 	bl	80398 <_read>
   83b2e:	1c43      	adds	r3, r0, #1
   83b30:	d000      	beq.n	83b34 <_read_r+0x1c>
   83b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83b34:	6823      	ldr	r3, [r4, #0]
   83b36:	2b00      	cmp	r3, #0
   83b38:	d0fb      	beq.n	83b32 <_read_r+0x1a>
   83b3a:	603b      	str	r3, [r7, #0]
   83b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83b3e:	bf00      	nop
   83b40:	20070cbc 	.word	0x20070cbc

00083b44 <__aeabi_uldivmod>:
   83b44:	b953      	cbnz	r3, 83b5c <__aeabi_uldivmod+0x18>
   83b46:	b94a      	cbnz	r2, 83b5c <__aeabi_uldivmod+0x18>
   83b48:	2900      	cmp	r1, #0
   83b4a:	bf08      	it	eq
   83b4c:	2800      	cmpeq	r0, #0
   83b4e:	bf1c      	itt	ne
   83b50:	f04f 31ff 	movne.w	r1, #4294967295
   83b54:	f04f 30ff 	movne.w	r0, #4294967295
   83b58:	f000 b97a 	b.w	83e50 <__aeabi_idiv0>
   83b5c:	f1ad 0c08 	sub.w	ip, sp, #8
   83b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83b64:	f000 f806 	bl	83b74 <__udivmoddi4>
   83b68:	f8dd e004 	ldr.w	lr, [sp, #4]
   83b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83b70:	b004      	add	sp, #16
   83b72:	4770      	bx	lr

00083b74 <__udivmoddi4>:
   83b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83b78:	468c      	mov	ip, r1
   83b7a:	460e      	mov	r6, r1
   83b7c:	4604      	mov	r4, r0
   83b7e:	9d08      	ldr	r5, [sp, #32]
   83b80:	2b00      	cmp	r3, #0
   83b82:	d150      	bne.n	83c26 <__udivmoddi4+0xb2>
   83b84:	428a      	cmp	r2, r1
   83b86:	4617      	mov	r7, r2
   83b88:	d96c      	bls.n	83c64 <__udivmoddi4+0xf0>
   83b8a:	fab2 fe82 	clz	lr, r2
   83b8e:	f1be 0f00 	cmp.w	lr, #0
   83b92:	d00b      	beq.n	83bac <__udivmoddi4+0x38>
   83b94:	f1ce 0c20 	rsb	ip, lr, #32
   83b98:	fa01 f60e 	lsl.w	r6, r1, lr
   83b9c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83ba0:	fa02 f70e 	lsl.w	r7, r2, lr
   83ba4:	ea4c 0c06 	orr.w	ip, ip, r6
   83ba8:	fa00 f40e 	lsl.w	r4, r0, lr
   83bac:	0c3a      	lsrs	r2, r7, #16
   83bae:	fbbc f9f2 	udiv	r9, ip, r2
   83bb2:	b2bb      	uxth	r3, r7
   83bb4:	fb02 cc19 	mls	ip, r2, r9, ip
   83bb8:	fb09 fa03 	mul.w	sl, r9, r3
   83bbc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83bc0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   83bc4:	45b2      	cmp	sl, r6
   83bc6:	d90a      	bls.n	83bde <__udivmoddi4+0x6a>
   83bc8:	19f6      	adds	r6, r6, r7
   83bca:	f109 31ff 	add.w	r1, r9, #4294967295
   83bce:	f080 8125 	bcs.w	83e1c <__udivmoddi4+0x2a8>
   83bd2:	45b2      	cmp	sl, r6
   83bd4:	f240 8122 	bls.w	83e1c <__udivmoddi4+0x2a8>
   83bd8:	f1a9 0902 	sub.w	r9, r9, #2
   83bdc:	443e      	add	r6, r7
   83bde:	eba6 060a 	sub.w	r6, r6, sl
   83be2:	fbb6 f0f2 	udiv	r0, r6, r2
   83be6:	fb02 6610 	mls	r6, r2, r0, r6
   83bea:	fb00 f303 	mul.w	r3, r0, r3
   83bee:	b2a4      	uxth	r4, r4
   83bf0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   83bf4:	42a3      	cmp	r3, r4
   83bf6:	d909      	bls.n	83c0c <__udivmoddi4+0x98>
   83bf8:	19e4      	adds	r4, r4, r7
   83bfa:	f100 32ff 	add.w	r2, r0, #4294967295
   83bfe:	f080 810b 	bcs.w	83e18 <__udivmoddi4+0x2a4>
   83c02:	42a3      	cmp	r3, r4
   83c04:	f240 8108 	bls.w	83e18 <__udivmoddi4+0x2a4>
   83c08:	3802      	subs	r0, #2
   83c0a:	443c      	add	r4, r7
   83c0c:	2100      	movs	r1, #0
   83c0e:	1ae4      	subs	r4, r4, r3
   83c10:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83c14:	2d00      	cmp	r5, #0
   83c16:	d062      	beq.n	83cde <__udivmoddi4+0x16a>
   83c18:	2300      	movs	r3, #0
   83c1a:	fa24 f40e 	lsr.w	r4, r4, lr
   83c1e:	602c      	str	r4, [r5, #0]
   83c20:	606b      	str	r3, [r5, #4]
   83c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83c26:	428b      	cmp	r3, r1
   83c28:	d907      	bls.n	83c3a <__udivmoddi4+0xc6>
   83c2a:	2d00      	cmp	r5, #0
   83c2c:	d055      	beq.n	83cda <__udivmoddi4+0x166>
   83c2e:	2100      	movs	r1, #0
   83c30:	e885 0041 	stmia.w	r5, {r0, r6}
   83c34:	4608      	mov	r0, r1
   83c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83c3a:	fab3 f183 	clz	r1, r3
   83c3e:	2900      	cmp	r1, #0
   83c40:	f040 808f 	bne.w	83d62 <__udivmoddi4+0x1ee>
   83c44:	42b3      	cmp	r3, r6
   83c46:	d302      	bcc.n	83c4e <__udivmoddi4+0xda>
   83c48:	4282      	cmp	r2, r0
   83c4a:	f200 80fc 	bhi.w	83e46 <__udivmoddi4+0x2d2>
   83c4e:	1a84      	subs	r4, r0, r2
   83c50:	eb66 0603 	sbc.w	r6, r6, r3
   83c54:	2001      	movs	r0, #1
   83c56:	46b4      	mov	ip, r6
   83c58:	2d00      	cmp	r5, #0
   83c5a:	d040      	beq.n	83cde <__udivmoddi4+0x16a>
   83c5c:	e885 1010 	stmia.w	r5, {r4, ip}
   83c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83c64:	b912      	cbnz	r2, 83c6c <__udivmoddi4+0xf8>
   83c66:	2701      	movs	r7, #1
   83c68:	fbb7 f7f2 	udiv	r7, r7, r2
   83c6c:	fab7 fe87 	clz	lr, r7
   83c70:	f1be 0f00 	cmp.w	lr, #0
   83c74:	d135      	bne.n	83ce2 <__udivmoddi4+0x16e>
   83c76:	2101      	movs	r1, #1
   83c78:	1bf6      	subs	r6, r6, r7
   83c7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83c7e:	fa1f f887 	uxth.w	r8, r7
   83c82:	fbb6 f2fc 	udiv	r2, r6, ip
   83c86:	fb0c 6612 	mls	r6, ip, r2, r6
   83c8a:	fb08 f002 	mul.w	r0, r8, r2
   83c8e:	0c23      	lsrs	r3, r4, #16
   83c90:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   83c94:	42b0      	cmp	r0, r6
   83c96:	d907      	bls.n	83ca8 <__udivmoddi4+0x134>
   83c98:	19f6      	adds	r6, r6, r7
   83c9a:	f102 33ff 	add.w	r3, r2, #4294967295
   83c9e:	d202      	bcs.n	83ca6 <__udivmoddi4+0x132>
   83ca0:	42b0      	cmp	r0, r6
   83ca2:	f200 80d2 	bhi.w	83e4a <__udivmoddi4+0x2d6>
   83ca6:	461a      	mov	r2, r3
   83ca8:	1a36      	subs	r6, r6, r0
   83caa:	fbb6 f0fc 	udiv	r0, r6, ip
   83cae:	fb0c 6610 	mls	r6, ip, r0, r6
   83cb2:	fb08 f800 	mul.w	r8, r8, r0
   83cb6:	b2a3      	uxth	r3, r4
   83cb8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   83cbc:	45a0      	cmp	r8, r4
   83cbe:	d907      	bls.n	83cd0 <__udivmoddi4+0x15c>
   83cc0:	19e4      	adds	r4, r4, r7
   83cc2:	f100 33ff 	add.w	r3, r0, #4294967295
   83cc6:	d202      	bcs.n	83cce <__udivmoddi4+0x15a>
   83cc8:	45a0      	cmp	r8, r4
   83cca:	f200 80b9 	bhi.w	83e40 <__udivmoddi4+0x2cc>
   83cce:	4618      	mov	r0, r3
   83cd0:	eba4 0408 	sub.w	r4, r4, r8
   83cd4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   83cd8:	e79c      	b.n	83c14 <__udivmoddi4+0xa0>
   83cda:	4629      	mov	r1, r5
   83cdc:	4628      	mov	r0, r5
   83cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83ce2:	fa07 f70e 	lsl.w	r7, r7, lr
   83ce6:	f1ce 0320 	rsb	r3, lr, #32
   83cea:	fa26 f203 	lsr.w	r2, r6, r3
   83cee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83cf2:	fbb2 f1fc 	udiv	r1, r2, ip
   83cf6:	fa1f f887 	uxth.w	r8, r7
   83cfa:	fb0c 2211 	mls	r2, ip, r1, r2
   83cfe:	fa06 f60e 	lsl.w	r6, r6, lr
   83d02:	fa20 f303 	lsr.w	r3, r0, r3
   83d06:	fb01 f908 	mul.w	r9, r1, r8
   83d0a:	4333      	orrs	r3, r6
   83d0c:	0c1e      	lsrs	r6, r3, #16
   83d0e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83d12:	45b1      	cmp	r9, r6
   83d14:	fa00 f40e 	lsl.w	r4, r0, lr
   83d18:	d909      	bls.n	83d2e <__udivmoddi4+0x1ba>
   83d1a:	19f6      	adds	r6, r6, r7
   83d1c:	f101 32ff 	add.w	r2, r1, #4294967295
   83d20:	f080 808c 	bcs.w	83e3c <__udivmoddi4+0x2c8>
   83d24:	45b1      	cmp	r9, r6
   83d26:	f240 8089 	bls.w	83e3c <__udivmoddi4+0x2c8>
   83d2a:	3902      	subs	r1, #2
   83d2c:	443e      	add	r6, r7
   83d2e:	eba6 0609 	sub.w	r6, r6, r9
   83d32:	fbb6 f0fc 	udiv	r0, r6, ip
   83d36:	fb0c 6210 	mls	r2, ip, r0, r6
   83d3a:	fb00 f908 	mul.w	r9, r0, r8
   83d3e:	b29e      	uxth	r6, r3
   83d40:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83d44:	45b1      	cmp	r9, r6
   83d46:	d907      	bls.n	83d58 <__udivmoddi4+0x1e4>
   83d48:	19f6      	adds	r6, r6, r7
   83d4a:	f100 33ff 	add.w	r3, r0, #4294967295
   83d4e:	d271      	bcs.n	83e34 <__udivmoddi4+0x2c0>
   83d50:	45b1      	cmp	r9, r6
   83d52:	d96f      	bls.n	83e34 <__udivmoddi4+0x2c0>
   83d54:	3802      	subs	r0, #2
   83d56:	443e      	add	r6, r7
   83d58:	eba6 0609 	sub.w	r6, r6, r9
   83d5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   83d60:	e78f      	b.n	83c82 <__udivmoddi4+0x10e>
   83d62:	f1c1 0720 	rsb	r7, r1, #32
   83d66:	fa22 f807 	lsr.w	r8, r2, r7
   83d6a:	408b      	lsls	r3, r1
   83d6c:	ea48 0303 	orr.w	r3, r8, r3
   83d70:	fa26 f407 	lsr.w	r4, r6, r7
   83d74:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   83d78:	fbb4 f9fe 	udiv	r9, r4, lr
   83d7c:	fa1f fc83 	uxth.w	ip, r3
   83d80:	fb0e 4419 	mls	r4, lr, r9, r4
   83d84:	408e      	lsls	r6, r1
   83d86:	fa20 f807 	lsr.w	r8, r0, r7
   83d8a:	fb09 fa0c 	mul.w	sl, r9, ip
   83d8e:	ea48 0806 	orr.w	r8, r8, r6
   83d92:	ea4f 4618 	mov.w	r6, r8, lsr #16
   83d96:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   83d9a:	45a2      	cmp	sl, r4
   83d9c:	fa02 f201 	lsl.w	r2, r2, r1
   83da0:	fa00 f601 	lsl.w	r6, r0, r1
   83da4:	d908      	bls.n	83db8 <__udivmoddi4+0x244>
   83da6:	18e4      	adds	r4, r4, r3
   83da8:	f109 30ff 	add.w	r0, r9, #4294967295
   83dac:	d244      	bcs.n	83e38 <__udivmoddi4+0x2c4>
   83dae:	45a2      	cmp	sl, r4
   83db0:	d942      	bls.n	83e38 <__udivmoddi4+0x2c4>
   83db2:	f1a9 0902 	sub.w	r9, r9, #2
   83db6:	441c      	add	r4, r3
   83db8:	eba4 040a 	sub.w	r4, r4, sl
   83dbc:	fbb4 f0fe 	udiv	r0, r4, lr
   83dc0:	fb0e 4410 	mls	r4, lr, r0, r4
   83dc4:	fb00 fc0c 	mul.w	ip, r0, ip
   83dc8:	fa1f f888 	uxth.w	r8, r8
   83dcc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   83dd0:	45a4      	cmp	ip, r4
   83dd2:	d907      	bls.n	83de4 <__udivmoddi4+0x270>
   83dd4:	18e4      	adds	r4, r4, r3
   83dd6:	f100 3eff 	add.w	lr, r0, #4294967295
   83dda:	d229      	bcs.n	83e30 <__udivmoddi4+0x2bc>
   83ddc:	45a4      	cmp	ip, r4
   83dde:	d927      	bls.n	83e30 <__udivmoddi4+0x2bc>
   83de0:	3802      	subs	r0, #2
   83de2:	441c      	add	r4, r3
   83de4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83de8:	fba0 8902 	umull	r8, r9, r0, r2
   83dec:	eba4 0c0c 	sub.w	ip, r4, ip
   83df0:	45cc      	cmp	ip, r9
   83df2:	46c2      	mov	sl, r8
   83df4:	46ce      	mov	lr, r9
   83df6:	d315      	bcc.n	83e24 <__udivmoddi4+0x2b0>
   83df8:	d012      	beq.n	83e20 <__udivmoddi4+0x2ac>
   83dfa:	b155      	cbz	r5, 83e12 <__udivmoddi4+0x29e>
   83dfc:	ebb6 030a 	subs.w	r3, r6, sl
   83e00:	eb6c 060e 	sbc.w	r6, ip, lr
   83e04:	fa06 f707 	lsl.w	r7, r6, r7
   83e08:	40cb      	lsrs	r3, r1
   83e0a:	431f      	orrs	r7, r3
   83e0c:	40ce      	lsrs	r6, r1
   83e0e:	602f      	str	r7, [r5, #0]
   83e10:	606e      	str	r6, [r5, #4]
   83e12:	2100      	movs	r1, #0
   83e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e18:	4610      	mov	r0, r2
   83e1a:	e6f7      	b.n	83c0c <__udivmoddi4+0x98>
   83e1c:	4689      	mov	r9, r1
   83e1e:	e6de      	b.n	83bde <__udivmoddi4+0x6a>
   83e20:	4546      	cmp	r6, r8
   83e22:	d2ea      	bcs.n	83dfa <__udivmoddi4+0x286>
   83e24:	ebb8 0a02 	subs.w	sl, r8, r2
   83e28:	eb69 0e03 	sbc.w	lr, r9, r3
   83e2c:	3801      	subs	r0, #1
   83e2e:	e7e4      	b.n	83dfa <__udivmoddi4+0x286>
   83e30:	4670      	mov	r0, lr
   83e32:	e7d7      	b.n	83de4 <__udivmoddi4+0x270>
   83e34:	4618      	mov	r0, r3
   83e36:	e78f      	b.n	83d58 <__udivmoddi4+0x1e4>
   83e38:	4681      	mov	r9, r0
   83e3a:	e7bd      	b.n	83db8 <__udivmoddi4+0x244>
   83e3c:	4611      	mov	r1, r2
   83e3e:	e776      	b.n	83d2e <__udivmoddi4+0x1ba>
   83e40:	3802      	subs	r0, #2
   83e42:	443c      	add	r4, r7
   83e44:	e744      	b.n	83cd0 <__udivmoddi4+0x15c>
   83e46:	4608      	mov	r0, r1
   83e48:	e706      	b.n	83c58 <__udivmoddi4+0xe4>
   83e4a:	3a02      	subs	r2, #2
   83e4c:	443e      	add	r6, r7
   83e4e:	e72b      	b.n	83ca8 <__udivmoddi4+0x134>

00083e50 <__aeabi_idiv0>:
   83e50:	4770      	bx	lr
   83e52:	bf00      	nop
   83e54:	736e6f43 	.word	0x736e6f43
   83e58:	20656c6f 	.word	0x20656c6f
   83e5c:	64616572 	.word	0x64616572
   83e60:	00000a79 	.word	0x00000a79
   83e64:	3d3d3d3d 	.word	0x3d3d3d3d
   83e68:	3d3d3d3d 	.word	0x3d3d3d3d
   83e6c:	3d3d3d3d 	.word	0x3d3d3d3d
   83e70:	00000a3d 	.word	0x00000a3d
   83e74:	74736554 	.word	0x74736554
   83e78:	63617020 	.word	0x63617020
   83e7c:	6567616b 	.word	0x6567616b
   83e80:	6f726620 	.word	0x6f726620
   83e84:	e550206d 	.word	0xe550206d
   83e88:	67677962 	.word	0x67677962
   83e8c:	3a64616e 	.word	0x3a64616e
   83e90:	0000000a 	.word	0x0000000a
   83e94:	74736554 	.word	0x74736554
   83e98:	63617020 	.word	0x63617020
   83e9c:	6567616b 	.word	0x6567616b
   83ea0:	6f726620 	.word	0x6f726620
   83ea4:	6f50206d 	.word	0x6f50206d
   83ea8:	69746973 	.word	0x69746973
   83eac:	72656e6f 	.word	0x72656e6f
   83eb0:	3a676e69 	.word	0x3a676e69
   83eb4:	0000000a 	.word	0x0000000a
   83eb8:	74736574 	.word	0x74736574
   83ebc:	5f73665f 	.word	0x5f73665f
   83ec0:	6f6e2038 	.word	0x6f6e2038
   83ec4:	61702074 	.word	0x61702074
   83ec8:	64657373 	.word	0x64657373
   83ecc:	00000000 	.word	0x00000000
   83ed0:	5453414d 	.word	0x5453414d
   83ed4:	53205245 	.word	0x53205245
   83ed8:	50555445 	.word	0x50555445
   83edc:	0a4b4f20 	.word	0x0a4b4f20
   83ee0:	00000000 	.word	0x00000000
   83ee4:	5453414d 	.word	0x5453414d
   83ee8:	53205245 	.word	0x53205245
   83eec:	50555445 	.word	0x50555445
   83ef0:	544f4e20 	.word	0x544f4e20
   83ef4:	0a4b4f20 	.word	0x0a4b4f20
   83ef8:	00000000 	.word	0x00000000
   83efc:	000a6925 	.word	0x000a6925

00083f00 <_global_impure_ptr>:
   83f00:	20070170 33323130 37363534 42413938     p.. 0123456789AB
   83f10:	46454443 00000000 33323130 37363534     CDEF....01234567
   83f20:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83f30:	0000296c                                l)..

00083f34 <blanks.7217>:
   83f34:	20202020 20202020 20202020 20202020                     

00083f44 <zeroes.7218>:
   83f44:	30303030 30303030 30303030 30303030     0000000000000000
   83f54:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00083f64 <_ctype_>:
   83f64:	20202000 20202020 28282020 20282828     .         ((((( 
   83f74:	20202020 20202020 20202020 20202020                     
   83f84:	10108820 10101010 10101010 10101010      ...............
   83f94:	04040410 04040404 10040404 10101010     ................
   83fa4:	41411010 41414141 01010101 01010101     ..AAAAAA........
   83fb4:	01010101 01010101 01010101 10101010     ................
   83fc4:	42421010 42424242 02020202 02020202     ..BBBBBB........
   83fd4:	02020202 02020202 02020202 10101010     ................
   83fe4:	00000020 00000000 00000000 00000000      ...............
	...

00084068 <_init>:
   84068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8406a:	bf00      	nop
   8406c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8406e:	bc08      	pop	{r3}
   84070:	469e      	mov	lr, r3
   84072:	4770      	bx	lr

00084074 <__init_array_start>:
   84074:	000820e1 	.word	0x000820e1

00084078 <__frame_dummy_init_array_entry>:
   84078:	00080119                                ....

0008407c <_fini>:
   8407c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8407e:	bf00      	nop
   84080:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84082:	bc08      	pop	{r3}
   84084:	469e      	mov	lr, r3
   84086:	4770      	bx	lr

00084088 <__fini_array_start>:
   84088:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070164 	.word	0x20070164

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <packet_rec_pab>:
	...
20070140:	20070bd4 00000005 00000008              ... ........

2007014c <packet_rec_pos>:
	...
20070154:	20070bdc 00000005 00000010              ... ........

20070160 <g_interrupt_enabled>:
20070160:	00000001                                ....

20070164 <SystemCoreClock>:
20070164:	003d0900                                ..=.

20070168 <_impure_ptr>:
20070168:	20070170 00000000                       p.. ....

20070170 <impure_data>:
20070170:	00000000 2007045c 200704c4 2007052c     ....\.. ... ,.. 
	...
20070218:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070228:	0005deec 0000000b 00000000 00000000     ................
	...

20070598 <__atexit_recursive_mutex>:
20070598:	20070c98                                ... 

2007059c <__global_locale>:
2007059c:	00000043 00000000 00000000 00000000     C...............
	...
200705bc:	00000043 00000000 00000000 00000000     C...............
	...
200705dc:	00000043 00000000 00000000 00000000     C...............
	...
200705fc:	00000043 00000000 00000000 00000000     C...............
	...
2007061c:	00000043 00000000 00000000 00000000     C...............
	...
2007063c:	00000043 00000000 00000000 00000000     C...............
	...
2007065c:	00000043 00000000 00000000 00000000     C...............
	...
2007067c:	000838b1 000830b5 00000000 00083f64     .8...0......d?..
2007068c:	00083f60 00083ee0 00083ee0 00083ee0     `?...>...>...>..
2007069c:	00083ee0 00083ee0 00083ee0 00083ee0     .>...>...>...>..
200706ac:	00083ee0 00083ee0 ffffffff ffffffff     .>...>..........
200706bc:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706e4:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20070708 <__malloc_av_>:
	...
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 
20070a30:	20070a28 20070a28 20070a30 20070a30     (.. (.. 0.. 0.. 
20070a40:	20070a38 20070a38 20070a40 20070a40     8.. 8.. @.. @.. 
20070a50:	20070a48 20070a48 20070a50 20070a50     H.. H.. P.. P.. 
20070a60:	20070a58 20070a58 20070a60 20070a60     X.. X.. `.. `.. 
20070a70:	20070a68 20070a68 20070a70 20070a70     h.. h.. p.. p.. 
20070a80:	20070a78 20070a78 20070a80 20070a80     x.. x.. ... ... 
20070a90:	20070a88 20070a88 20070a90 20070a90     ... ... ... ... 
20070aa0:	20070a98 20070a98 20070aa0 20070aa0     ... ... ... ... 
20070ab0:	20070aa8 20070aa8 20070ab0 20070ab0     ... ... ... ... 
20070ac0:	20070ab8 20070ab8 20070ac0 20070ac0     ... ... ... ... 
20070ad0:	20070ac8 20070ac8 20070ad0 20070ad0     ... ... ... ... 
20070ae0:	20070ad8 20070ad8 20070ae0 20070ae0     ... ... ... ... 
20070af0:	20070ae8 20070ae8 20070af0 20070af0     ... ... ... ... 
20070b00:	20070af8 20070af8 20070b00 20070b00     ... ... ... ... 

20070b10 <__malloc_sbrk_base>:
20070b10:	ffffffff                                ....

20070b14 <__malloc_trim_threshold>:
20070b14:	00020000                                ....
