<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
ddr2_pinning.ucf -ucf pinning.ucf

</twCmdLine><twDesign>toplevel.ncd</twDesign><twDesignPath>toplevel.ncd</twDesignPath><twPCF>toplevel.pcf</twPCF><twPcfPath>toplevel.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fg484"><twDevName>xc3s700a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_div_rst&quot; MAXDELAY = 460 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_div_rst&quot; MAXDELAY = 0.46 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.498</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.038</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_div_rst</twNet><twDel>0.498</twDel><twNotMet></twNotMet><twTimeConst>0.460</twTimeConst><twAbsSlack>0.038</twAbsSlack><twDetNet><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y67.G2</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y66.F3</twDest><twNetDelInfo twAcc="twRouted">0.362</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.F4</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.G4</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.F3</twDest><twNetDelInfo twAcc="twRouted">0.376</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.G2</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.682</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.325</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twNet><twDel>1.682</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.325</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.834</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.964</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.364</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.492</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y52.SR</twDest><twNetDelInfo twAcc="twRouted">1.328</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y50.SR</twDest><twNetDelInfo twAcc="twRouted">1.682</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.969</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">1.506</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X1Y50.CE</twDest><twNetDelInfo twAcc="twRouted">1.056</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X1Y49.CE</twDest><twNetDelInfo twAcc="twRouted">1.313</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.772</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.618</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;</twNet><twDel>1.772</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.618</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y62.G1</twDest><twNetDelInfo twAcc="twRouted">1.486</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y58.G1</twDest><twNetDelInfo twAcc="twRouted">1.752</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.780</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y52.G1</twDest><twNetDelInfo twAcc="twRouted">0.972</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y52.G1</twDest><twNetDelInfo twAcc="twRouted">0.631</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.780</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y58.G1</twDest><twNetDelInfo twAcc="twRouted">1.757</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y62.G1</twDest><twNetDelInfo twAcc="twRouted">1.772</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y50.F4</twDest><twNetDelInfo twAcc="twRouted">0.659</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y49.F3</twDest><twNetDelInfo twAcc="twRouted">0.570</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y49.G3</twDest><twNetDelInfo twAcc="twRouted">0.602</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.701</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.689</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;</twNet><twDel>1.701</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.689</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.389</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y58.G2</twDest><twNetDelInfo twAcc="twRouted">1.167</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y52.G2</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y52.G2</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.683</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y58.G2</twDest><twNetDelInfo twAcc="twRouted">1.701</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.448</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y50.F3</twDest><twNetDelInfo twAcc="twRouted">0.669</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.701</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y49.F2</twDest><twNetDelInfo twAcc="twRouted">1.131</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y49.G2</twDest><twNetDelInfo twAcc="twRouted">1.113</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.594</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.796</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;</twNet><twDel>1.594</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.796</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y62.G3</twDest><twNetDelInfo twAcc="twRouted">1.318</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y58.G3</twDest><twNetDelInfo twAcc="twRouted">1.312</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y52.G3</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y52.G3</twDest><twNetDelInfo twAcc="twRouted">1.101</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y58.G3</twDest><twNetDelInfo twAcc="twRouted">1.049</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y62.G3</twDest><twNetDelInfo twAcc="twRouted">1.594</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y50.F2</twDest><twNetDelInfo twAcc="twRouted">0.658</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.640</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y49.F4</twDest><twNetDelInfo twAcc="twRouted">0.583</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y49.G4</twDest><twNetDelInfo twAcc="twRouted">0.585</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.553</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.837</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;</twNet><twDel>1.553</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.837</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y62.G4</twDest><twNetDelInfo twAcc="twRouted">1.552</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y58.G4</twDest><twNetDelInfo twAcc="twRouted">1.232</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.604</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y52.G4</twDest><twNetDelInfo twAcc="twRouted">1.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y52.G4</twDest><twNetDelInfo twAcc="twRouted">0.881</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.950</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y58.G4</twDest><twNetDelInfo twAcc="twRouted">1.553</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y62.G4</twDest><twNetDelInfo twAcc="twRouted">1.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y50.F1</twDest><twNetDelInfo twAcc="twRouted">0.671</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y49.F1</twDest><twNetDelInfo twAcc="twRouted">0.605</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y49.G1</twDest><twNetDelInfo twAcc="twRouted">0.618</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.298</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.709</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twNet><twDel>1.298</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.709</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X2Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.832</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X0Y59.SR</twDest><twNetDelInfo twAcc="twRouted">0.876</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X0Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.693</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X2Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.298</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X0Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X2Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.808</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X2Y59.SR</twDest><twNetDelInfo twAcc="twRouted">0.824</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">1.144</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X3Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.749</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y52.X</twSrc><twDest>SLICE_X3Y49.CE</twDest><twNetDelInfo twAcc="twRouted">0.739</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.221</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.169</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;</twNet><twDel>2.221</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.169</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y63.G1</twDest><twNetDelInfo twAcc="twRouted">1.394</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y59.G1</twDest><twNetDelInfo twAcc="twRouted">1.751</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y51.G1</twDest><twNetDelInfo twAcc="twRouted">1.209</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y53.G1</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y53.G1</twDest><twNetDelInfo twAcc="twRouted">1.482</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y51.G1</twDest><twNetDelInfo twAcc="twRouted">0.687</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y59.G1</twDest><twNetDelInfo twAcc="twRouted">1.108</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y63.G1</twDest><twNetDelInfo twAcc="twRouted">2.221</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y50.F4</twDest><twNetDelInfo twAcc="twRouted">0.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.568</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y49.F4</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.324</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.066</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;</twNet><twDel>1.324</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>5.066</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.319</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y59.G2</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y51.G2</twDest><twNetDelInfo twAcc="twRouted">0.621</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y53.G2</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y53.G2</twDest><twNetDelInfo twAcc="twRouted">0.898</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y51.G2</twDest><twNetDelInfo twAcc="twRouted">0.837</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y59.G2</twDest><twNetDelInfo twAcc="twRouted">1.237</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y50.F3</twDest><twNetDelInfo twAcc="twRouted">0.759</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.791</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y49.F3</twDest><twNetDelInfo twAcc="twRouted">0.533</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y49.G3</twDest><twNetDelInfo twAcc="twRouted">0.565</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.931</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.459</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;</twNet><twDel>1.931</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.459</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.384</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y59.G3</twDest><twNetDelInfo twAcc="twRouted">1.662</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y51.G3</twDest><twNetDelInfo twAcc="twRouted">0.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y53.G3</twDest><twNetDelInfo twAcc="twRouted">0.508</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y53.G3</twDest><twNetDelInfo twAcc="twRouted">1.127</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y51.G3</twDest><twNetDelInfo twAcc="twRouted">0.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y59.G3</twDest><twNetDelInfo twAcc="twRouted">1.667</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.931</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y50.F2</twDest><twNetDelInfo twAcc="twRouted">0.740</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y49.F1</twDest><twNetDelInfo twAcc="twRouted">0.717</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y49.G1</twDest><twNetDelInfo twAcc="twRouted">0.730</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.510</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.880</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;</twNet><twDel>1.510</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.880</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.238</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y59.G4</twDest><twNetDelInfo twAcc="twRouted">1.135</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y51.G4</twDest><twNetDelInfo twAcc="twRouted">0.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y53.G4</twDest><twNetDelInfo twAcc="twRouted">0.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y53.G4</twDest><twNetDelInfo twAcc="twRouted">0.595</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y51.G4</twDest><twNetDelInfo twAcc="twRouted">0.751</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y59.G4</twDest><twNetDelInfo twAcc="twRouted">1.407</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.510</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y50.F1</twDest><twNetDelInfo twAcc="twRouted">0.818</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y49.F2</twDest><twNetDelInfo twAcc="twRouted">0.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y49.G2</twDest><twNetDelInfo twAcc="twRouted">0.562</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.302</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.705</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twNet><twDel>1.302</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.705</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y70.SR</twDest><twNetDelInfo twAcc="twRouted">0.728</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y78.SR</twDest><twNetDelInfo twAcc="twRouted">0.847</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.843</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.889</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y70.SR</twDest><twNetDelInfo twAcc="twRouted">0.850</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.995</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.302</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X1Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.743</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X1Y69.CE</twDest><twNetDelInfo twAcc="twRouted">1.277</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.920</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.470</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twNet><twDel>1.920</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.470</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y70.G1</twDest><twNetDelInfo twAcc="twRouted">0.643</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y78.G1</twDest><twNetDelInfo twAcc="twRouted">1.648</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y68.G1</twDest><twNetDelInfo twAcc="twRouted">0.695</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y76.G1</twDest><twNetDelInfo twAcc="twRouted">1.648</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y76.G1</twDest><twNetDelInfo twAcc="twRouted">1.920</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y70.G1</twDest><twNetDelInfo twAcc="twRouted">0.824</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y68.G1</twDest><twNetDelInfo twAcc="twRouted">0.695</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y78.G1</twDest><twNetDelInfo twAcc="twRouted">1.207</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y70.F4</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.524</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y69.F4</twDest><twNetDelInfo twAcc="twRouted">0.574</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.579</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.811</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twNet><twDel>1.579</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.811</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.685</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y78.G2</twDest><twNetDelInfo twAcc="twRouted">1.300</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y68.G2</twDest><twNetDelInfo twAcc="twRouted">0.614</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y76.G2</twDest><twNetDelInfo twAcc="twRouted">1.302</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y76.G2</twDest><twNetDelInfo twAcc="twRouted">1.310</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.685</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y68.G2</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y78.G2</twDest><twNetDelInfo twAcc="twRouted">1.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y70.F1</twDest><twNetDelInfo twAcc="twRouted">0.720</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y70.G1</twDest><twNetDelInfo twAcc="twRouted">0.733</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y69.F1</twDest><twNetDelInfo twAcc="twRouted">0.725</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.738</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.188</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.202</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;</twNet><twDel>1.188</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>5.202</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.623</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y78.G3</twDest><twNetDelInfo twAcc="twRouted">1.085</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y68.G3</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y76.G3</twDest><twNetDelInfo twAcc="twRouted">1.181</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y76.G3</twDest><twNetDelInfo twAcc="twRouted">1.188</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y68.G3</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y78.G3</twDest><twNetDelInfo twAcc="twRouted">1.152</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y70.F2</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y69.F2</twDest><twNetDelInfo twAcc="twRouted">0.782</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.764</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.042</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.348</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twNet><twDel>2.042</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.348</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.621</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y78.G4</twDest><twNetDelInfo twAcc="twRouted">2.042</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y68.G4</twDest><twNetDelInfo twAcc="twRouted">1.399</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y76.G4</twDest><twNetDelInfo twAcc="twRouted">1.235</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y76.G4</twDest><twNetDelInfo twAcc="twRouted">1.227</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.621</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y68.G4</twDest><twNetDelInfo twAcc="twRouted">0.559</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y78.G4</twDest><twNetDelInfo twAcc="twRouted">1.091</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y70.F3</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y69.F3</twDest><twNetDelInfo twAcc="twRouted">0.823</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y69.G4</twDest><twNetDelInfo twAcc="twRouted">0.537</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.281</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.726</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twNet><twDel>2.281</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>0.726</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X0Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X2Y79.SR</twDest><twNetDelInfo twAcc="twRouted">1.581</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X2Y69.SR</twDest><twNetDelInfo twAcc="twRouted">1.411</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X2Y77.SR</twDest><twNetDelInfo twAcc="twRouted">0.999</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X0Y77.SR</twDest><twNetDelInfo twAcc="twRouted">1.002</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X2Y71.SR</twDest><twNetDelInfo twAcc="twRouted">1.414</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X0Y69.SR</twDest><twNetDelInfo twAcc="twRouted">2.281</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X0Y79.SR</twDest><twNetDelInfo twAcc="twRouted">1.311</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X3Y70.CE</twDest><twNetDelInfo twAcc="twRouted">1.296</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X2Y73.X</twSrc><twDest>SLICE_X3Y69.CE</twDest><twNetDelInfo twAcc="twRouted">1.304</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="24" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.527</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.863</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;</twNet><twDel>1.527</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.863</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y71.G1</twDest><twNetDelInfo twAcc="twRouted">0.923</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y79.G1</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.731</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y77.G1</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y77.G1</twDest><twNetDelInfo twAcc="twRouted">1.526</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y71.G1</twDest><twNetDelInfo twAcc="twRouted">0.727</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.926</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y79.G1</twDest><twNetDelInfo twAcc="twRouted">1.527</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y70.F4</twDest><twNetDelInfo twAcc="twRouted">0.606</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.608</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y69.F4</twDest><twNetDelInfo twAcc="twRouted">0.610</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="25" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.864</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.526</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;</twNet><twDel>1.864</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.526</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y71.G2</twDest><twNetDelInfo twAcc="twRouted">0.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y79.G2</twDest><twNetDelInfo twAcc="twRouted">1.591</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.865</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y77.G2</twDest><twNetDelInfo twAcc="twRouted">1.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y77.G2</twDest><twNetDelInfo twAcc="twRouted">1.319</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y71.G2</twDest><twNetDelInfo twAcc="twRouted">0.693</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y79.G2</twDest><twNetDelInfo twAcc="twRouted">1.864</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y70.F3</twDest><twNetDelInfo twAcc="twRouted">0.615</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.647</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y69.F3</twDest><twNetDelInfo twAcc="twRouted">0.560</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.592</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="26" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.888</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.502</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;</twNet><twDel>1.888</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.502</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y71.G3</twDest><twNetDelInfo twAcc="twRouted">0.959</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y79.G3</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.532</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y77.G3</twDest><twNetDelInfo twAcc="twRouted">1.521</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y77.G3</twDest><twNetDelInfo twAcc="twRouted">1.497</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y71.G3</twDest><twNetDelInfo twAcc="twRouted">1.809</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y79.G3</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y70.F2</twDest><twNetDelInfo twAcc="twRouted">1.888</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y70.G2</twDest><twNetDelInfo twAcc="twRouted">1.870</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y69.F2</twDest><twNetDelInfo twAcc="twRouted">0.611</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.593</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="27" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.750</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.640</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;</twNet><twDel>1.750</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.640</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y71.G4</twDest><twNetDelInfo twAcc="twRouted">1.057</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y79.G4</twDest><twNetDelInfo twAcc="twRouted">1.108</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y69.G4</twDest><twNetDelInfo twAcc="twRouted">1.366</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y77.G4</twDest><twNetDelInfo twAcc="twRouted">1.381</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y77.G4</twDest><twNetDelInfo twAcc="twRouted">1.324</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y71.G4</twDest><twNetDelInfo twAcc="twRouted">1.670</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y69.G4</twDest><twNetDelInfo twAcc="twRouted">1.355</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y79.G4</twDest><twNetDelInfo twAcc="twRouted">1.113</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y70.F1</twDest><twNetDelInfo twAcc="twRouted">1.737</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y70.G1</twDest><twNetDelInfo twAcc="twRouted">1.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y69.F1</twDest><twNetDelInfo twAcc="twRouted">1.433</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y69.G1</twDest><twNetDelInfo twAcc="twRouted">1.446</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="28" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.Y</twSrc><twDest>SLICE_X2Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="29" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in*&quot; MAXDELAY = 580 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;0&gt;&quot; MAXDELAY = 0.58 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.532</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.048</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;0&gt;</twNet><twDel>0.532</twDel><twTimeConst>0.580</twTimeConst><twAbsSlack>0.048</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.422</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.G4</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.422</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.438</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.412</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.500</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.424</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.500</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.532</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="30" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.Y</twSrc><twDest>SLICE_X2Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="31" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.382</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.192</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4</twNet><twDel>0.382</twDel><twNotMet></twNotMet><twTimeConst>0.190</twTimeConst><twAbsSlack>0.192</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y55.Y</twSrc><twDest>SLICE_X3Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.382</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="32" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.X</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="33" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.Y</twSrc><twDest>SLICE_X3Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="34" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.Y</twSrc><twDest>SLICE_X0Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="35" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.Y</twSrc><twDest>SLICE_X0Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="36" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.085</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.085</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y55.Y</twSrc><twDest>SLICE_X1Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="37" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.X</twSrc><twDest>SLICE_X0Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="38" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.Y</twSrc><twDest>SLICE_X1Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="39" twConstType="NETDELAY" ><twConstHead uID="33"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y75.Y</twSrc><twDest>SLICE_X2Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="40" twConstType="NETDELAY" ><twConstHead uID="34"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in*&quot; MAXDELAY = 580 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;1&gt;&quot; MAXDELAY = 0.58 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.023</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;1&gt;</twNet><twDel>0.557</twDel><twTimeConst>0.580</twTimeConst><twAbsSlack>0.023</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.512</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y75.G1</twDest><twNetDelInfo twAcc="twRouted">0.557</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y74.G2</twDest><twNetDelInfo twAcc="twRouted">0.512</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.450</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.F3</twDest><twNetDelInfo twAcc="twRouted">0.437</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.431</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.438</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.F4</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.451</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.451</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="41" twConstType="NETDELAY" ><twConstHead uID="35"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y74.Y</twSrc><twDest>SLICE_X2Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="42" twConstType="NETDELAY" ><twConstHead uID="36"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.341</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.151</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4</twNet><twDel>0.341</twDel><twNotMet></twNotMet><twTimeConst>0.190</twTimeConst><twAbsSlack>0.151</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y75.Y</twSrc><twDest>SLICE_X3Y75.G4</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="43" twConstType="NETDELAY" ><twConstHead uID="37"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.X</twSrc><twDest>SLICE_X2Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="44" twConstType="NETDELAY" ><twConstHead uID="38"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.Y</twSrc><twDest>SLICE_X3Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="45" twConstType="NETDELAY" ><twConstHead uID="39"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y75.Y</twSrc><twDest>SLICE_X0Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="46" twConstType="NETDELAY" ><twConstHead uID="40"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y74.Y</twSrc><twDest>SLICE_X0Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="47" twConstType="NETDELAY" ><twConstHead uID="41"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.085</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.085</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y75.Y</twSrc><twDest>SLICE_X1Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="48" twConstType="NETDELAY" ><twConstHead uID="42"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.X</twSrc><twDest>SLICE_X0Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="49" twConstType="NETDELAY" ><twConstHead uID="43"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.Y</twSrc><twDest>SLICE_X1Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="50" twConstType="NETDELAY" ><twConstHead uID="44"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.074</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.126</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5</twNet><twDel>0.074</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.126</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.Y</twSrc><twDest>SLICE_X0Y67.F2</twDest><twNetDelInfo twAcc="twRouted">0.074</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="51" twConstType="NETDELAY" ><twConstHead uID="45"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;         MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.643</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.364</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div</twNet><twDel>1.643</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.364</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.F2</twDest><twNetDelInfo twAcc="twRouted">0.717</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.G2</twDest><twNetDelInfo twAcc="twRouted">0.699</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.F1</twDest><twNetDelInfo twAcc="twRouted">1.153</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.G1</twDest><twNetDelInfo twAcc="twRouted">1.166</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.BY</twDest><twNetDelInfo twAcc="twRouted">0.722</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.BY</twDest><twNetDelInfo twAcc="twRouted">1.643</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="52" twConstType="NETDELAY" ><twConstHead uID="46"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y67.Y</twSrc><twDest>SLICE_X0Y66.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="53" twConstType="NETDELAY" ><twConstHead uID="47"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.046</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.154</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4</twNet><twDel>0.046</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.154</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y66.X</twSrc><twDest>SLICE_X1Y66.G4</twDest><twNetDelInfo twAcc="twRouted">0.046</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="54" twConstType="NETDELAY" ><twConstHead uID="48"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.044</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.156</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1</twNet><twDel>0.044</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.156</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.X</twSrc><twDest>SLICE_X0Y67.G3</twDest><twNetDelInfo twAcc="twRouted">0.044</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="55" twConstType="NETDELAY" ><twConstHead uID="49"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.341</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.141</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2</twNet><twDel>0.341</twDel><twNotMet></twNotMet><twTimeConst>0.200</twTimeConst><twAbsSlack>0.141</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.Y</twSrc><twDest>SLICE_X1Y67.G4</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="56" twConstType="NETDELAY" ><twConstHead uID="50"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot; MAXDELAY         = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="57" twConstType="NETDELAY" ><twConstHead uID="51"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="58" twConstType="NETDELAY" ><twConstHead uID="52"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="53"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/><twPinLimit anchorID="62" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tdcmpc" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="54"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK         HIGH 50%;</twConstName><twItemCnt>11167</twItemCnt><twErrCntSetup>211</twErrCntSetup><twErrCntEndPt>211</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2313</twEndPtCnt><twPathErrCnt>1083</twPathErrCnt><twMinPer>11.440</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point INST_MMU/ddr2_data_buffer_17 (SLICE_X18Y77.F3), 4 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.961</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_17</twDest><twTotPathDel>5.569</twTotPathDel><twClkSkew dest = "0.470" src = "0.621">0.151</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X11Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_17_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_17</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>5.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/data_out_17</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_17</twDest><twTotPathDel>3.628</twTotPathDel><twClkSkew dest = "0.261" src = "0.257">-0.004</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/data_out_17</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y86.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;17&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/data_out_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_17_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_17</twBEL></twPathDel><twLogDel>2.100</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>3.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.232</twSlack><twSrc BELType="FF">INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_17</twDest><twTotPathDel>6.252</twTotPathDel><twClkSkew dest = "0.470" src = "0.504">0.034</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X20Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_17_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;17&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_17_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_17</twBEL></twPathDel><twLogDel>3.431</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>6.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point INST_MMU/ddr2_data_buffer_22 (SLICE_X20Y77.F3), 4 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.955</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_22</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew dest = "0.485" src = "0.621">0.136</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X11Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_22_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_22</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>5.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/data_out_22</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_22</twDest><twTotPathDel>3.388</twTotPathDel><twClkSkew dest = "0.276" src = "0.271">-0.005</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/data_out_22</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y85.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/data_out_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_22_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_22</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>1.299</twRouteDel><twTotDel>3.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.238</twSlack><twSrc BELType="FF">INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_22</twDest><twTotPathDel>6.261</twTotPathDel><twClkSkew dest = "0.485" src = "0.504">0.019</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_22</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X20Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y77.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_22_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;22&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_22_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_22</twBEL></twPathDel><twLogDel>3.431</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>6.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point INST_MMU/ddr2_data_buffer_23 (SLICE_X19Y77.F4), 4 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.895</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_23</twDest><twTotPathDel>5.503</twTotPathDel><twClkSkew dest = "0.470" src = "0.621">0.151</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X11Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_23</twBEL></twPathDel><twLogDel>3.252</twLogDel><twRouteDel>2.251</twRouteDel><twTotDel>5.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/data_out_23</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_23</twDest><twTotPathDel>3.102</twTotPathDel><twClkSkew dest = "0.261" src = "0.271">0.010</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/data_out_23</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y85.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/data_out_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_23</twBEL></twPathDel><twLogDel>1.961</twLogDel><twRouteDel>1.141</twRouteDel><twTotDel>3.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.298</twSlack><twSrc BELType="FF">INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_23</twDest><twTotPathDel>6.186</twTotPathDel><twClkSkew dest = "0.470" src = "0.504">0.034</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X20Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;31&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>INST_MMU/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;23&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_23_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_23</twBEL></twPathDel><twLogDel>3.292</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>6.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E (SLICE_X4Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.622</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/input_adress_3</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E</twDest><twTotPathDel>0.676</twTotPathDel><twClkSkew dest = "0.297" src = "0.243">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/input_adress_3</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/input_adress_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg&lt;1&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_1/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.676</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_0/SRL16E (SLICE_X4Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.645</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/input_adress_2</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_0/SRL16E</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "0.297" src = "0.243">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/input_adress_2</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_0/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/input_adress_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg&lt;1&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_0/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_1/SRL16E (SLICE_X8Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/input_adress_13</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_1/SRL16E</twDest><twTotPathDel>0.758</twTotPathDel><twClkSkew dest = "0.245" src = "0.199">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/input_adress_13</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y65.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X10Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;13&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/input_adress_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y65.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg&lt;1&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_1/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.758</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="" slack="3.947" period="7.518" constraintValue="7.518" deviceLimit="3.571" freqLimit="280.034" physResource="INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA" logResource="INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_tb"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/STATE_M_FSM_FFd4/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/STATE_M_FSM_FFd4/SR" locationPin="SLICE_X8Y90.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/STATE_M_FSM_FFd4/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/STATE_M_FSM_FFd4/SR" locationPin="SLICE_X8Y90.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="55"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK         PHASE 1.879675 ns HIGH 50%;</twConstName><twItemCnt>1065</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.680</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22 (SLICE_X16Y86.F4), 10 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.838</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twTotPathDel>6.592</twTotPathDel><twClkSkew dest = "0.419" src = "0.507">0.088</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twBEL></twPathDel><twLogDel>2.892</twLogDel><twRouteDel>3.700</twRouteDel><twTotDel>6.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.900</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twTotPathDel>6.530</twTotPathDel><twClkSkew dest = "0.419" src = "0.507">0.088</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twBEL></twPathDel><twLogDel>2.847</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>6.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.902</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twTotPathDel>6.533</twTotPathDel><twClkSkew dest = "0.419" src = "0.502">0.083</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;22&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;9&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_22</twBEL></twPathDel><twLogDel>2.807</twLogDel><twRouteDel>3.726</twRouteDel><twTotDel>6.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23 (SLICE_X18Y86.F4), 10 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twTotPathDel>6.589</twTotPathDel><twClkSkew dest = "0.426" src = "0.507">0.081</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N44</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twBEL></twPathDel><twLogDel>2.892</twLogDel><twRouteDel>3.697</twRouteDel><twTotDel>6.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.910</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twTotPathDel>6.527</twTotPathDel><twClkSkew dest = "0.426" src = "0.507">0.081</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N44</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twBEL></twPathDel><twLogDel>2.847</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>6.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.912</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twTotPathDel>6.530</twTotPathDel><twClkSkew dest = "0.426" src = "0.502">0.076</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y86.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N44</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y86.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;23&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;8&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_23</twBEL></twPathDel><twLogDel>2.807</twLogDel><twRouteDel>3.723</twRouteDel><twTotDel>6.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (SLICE_X19Y87.F4), 10 paths
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.514</twTotPathDel><twClkSkew dest = "0.426" src = "0.507">0.081</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.G1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.753</twLogDel><twRouteDel>3.761</twRouteDel><twTotDel>6.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.985</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew dest = "0.426" src = "0.507">0.081</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y92.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.G1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>3.744</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.987</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.455</twTotPathDel><twClkSkew dest = "0.426" src = "0.502">0.076</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y78.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.G1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.436</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y87.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y87.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.668</twLogDel><twRouteDel>3.787</twRouteDel><twTotDel>6.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_r_5 (SLICE_X5Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.734</twSlack><twSrc BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_inst/bit1</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_r_5</twDest><twTotPathDel>0.918</twTotPathDel><twClkSkew dest = "0.632" src = "0.448">-0.184</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_inst/bit1</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X5Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr&lt;1&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_inst/bit1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_r&lt;5&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/fifo1_rd_addr_r_5</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (SLICE_X12Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.743</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twTotPathDel>0.775</twTotPathDel><twClkSkew dest = "0.238" src = "0.206">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;13&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.416</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2&lt;13&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E (SLICE_X16Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.763</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twDest><twTotPathDel>0.793</twTotPathDel><twClkSkew dest = "0.245" src = "0.215">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X19Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y89.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4&lt;29&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb&lt;1&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_1/SR" locationPin="SLICE_X10Y81.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb&lt;1&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_1/SR" locationPin="SLICE_X10Y81.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="121" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb&lt;1&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/v_data_lsb_0/SR" locationPin="SLICE_X10Y81.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/></twPinLimitRpt></twConst><twConstRollupTable uID="53" anchorID="122"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;" type="origin" depth="0" requirement="7.519" prefType="period" actual="4.800" actualRollup="11.440" errors="0" errorRollup="211" items="0" itemsRollup="12232"/><twConstRollup name="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK         HIGH 50%;" type="child" depth="1" requirement="7.519" prefType="period" actual="11.440" actualRollup="N/A" errors="211" errorRollup="0" items="11167" itemsRollup="0"/><twConstRollup name="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK         PHASE 1.879675 ns HIGH 50%;" type="child" depth="1" requirement="7.519" prefType="period" actual="6.680" actualRollup="N/A" errors="0" errorRollup="0" items="1065" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="123">5</twUnmetConstCnt><twDataSheet anchorID="124" twNameLen="15"><twClk2SUList anchorID="125" twDestWidth="9"><twDest>CLKB_130M</twDest><twClk2SU><twSrc>CLKB_130M</twSrc><twRiseRise>9.023</twRiseRise><twFallRise>5.720</twFallRise><twRiseFall>3.496</twRiseFall><twFallFall>7.445</twFallFall></twClk2SU><twClk2SU><twSrc>clk_50mhz</twSrc><twRiseRise>9.023</twRiseRise><twFallRise>5.720</twFallRise><twRiseFall>3.496</twRiseFall><twFallFall>7.445</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="126" twDestWidth="9"><twDest>clk_50mhz</twDest><twClk2SU><twSrc>CLKB_130M</twSrc><twRiseRise>9.023</twRiseRise><twFallRise>5.720</twFallRise><twRiseFall>3.496</twRiseFall><twFallFall>7.445</twFallFall></twClk2SU><twClk2SU><twSrc>clk_50mhz</twSrc><twRiseRise>9.023</twRiseRise><twFallRise>5.720</twFallRise><twRiseFall>3.496</twRiseFall><twFallFall>7.445</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="127"><twErrCnt>215</twErrCnt><twScore>170833</twScore><twSetupScore>170833</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12232</twPathCnt><twNetCnt>52</twNetCnt><twConnCnt>5759</twConnCnt></twConstCov><twStats anchorID="128"><twMinPer>11.440</twMinPer><twFootnote number="1" /><twMaxFreq>87.413</twMaxFreq><twMaxNetDel>2.281</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Sep 24 15:58:39 2016 </twTimestamp></twFoot><twClientInfo anchorID="129"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 189 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
