$date
	Sun Oct 23 09:16:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#185070
b11 &
b11 %
1$
b11 !
1"
#185071
0"
#185074
b1010 &
b1010 %
#185078
b101 &
b101 %
#185082
b10000 &
b10000 %
#185086
b1000 &
b1000 %
#185090
b100 &
b100 %
#185094
b10 &
b10 %
#185098
b1 &
b1 %
1#
#185102
b0 &
0#
b0 %
0$
#1234198
b100 &
b100 %
1$
b100 !
1"
#1234199
0"
#1234202
b10 &
b10 %
#1234206
b1 &
1#
b1 %
#1234210
b0 &
b0 %
0#
0$
#2225633
b11 !
1"
#2225634
b11 &
b11 %
1$
#2225635
0"
#2225638
b1010 &
b1010 %
#2225642
b101 &
b101 %
#2225646
b10000 &
b10000 %
#2225650
b1000 &
b1000 %
#2225654
b100 &
b100 %
#2225658
b10 &
b10 %
#2225662
b1 &
1#
b1 %
#2225666
b0 &
b0 %
0#
0$
#4500012
