C:/Users/lenovo/Desktop/verilog_journey/half_adder/half_adder_gate.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/half_adder/half_adder_gate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder_gate

Top level modules:
	half_adder_gate

} {} {}} C:/Users/lenovo/Desktop/verilog_journey/half_adder/half_adder_data.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/half_adder/half_adder_data.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder_data

Top level modules:
	half_adder_data

} {} {}} C:/Users/lenovo/Desktop/verilog_journey/half_adder/tb_half_adder.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/half_adder/tb_half_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_half_adder

Top level modules:
	tb_half_adder

} {} {}}
