{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606829292555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606829292565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 21:28:12 2020 " "Processing started: Tue Dec 01 21:28:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606829292565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829292565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_map --read_settings_files=on --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829292565 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829293758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606829293811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606829293811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll/pll_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_fmc_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_fmc_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_FMC_HDMI " "Found entity 1: TR5_FMC_HDMI" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/tr5_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/tr5_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS " "Found entity 1: TR5_QSYS" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TR5_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TR5_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_irq_mapper " "Found entity 1: TR5_QSYS_irq_mapper" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_irq_mapper.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829303971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829303971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0 " "Found entity 1: TR5_QSYS_mm_interconnect_0" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TR5_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304106 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_mux" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: TR5_QSYS_mm_interconnect_0_rsp_demux" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_mux" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: TR5_QSYS_mm_interconnect_0_cmd_demux" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304219 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "TR5_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TR5_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TR5_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: TR5_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304283 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_mm_interconnect_0_router_003 " "Found entity 2: TR5_QSYS_mm_interconnect_0_router_003" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TR5_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TR5_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: TR5_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304297 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_mm_interconnect_0_router_002 " "Found entity 2: TR5_QSYS_mm_interconnect_0_router_002" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TR5_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TR5_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: TR5_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304307 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_mm_interconnect_0_router_001 " "Found entity 2: TR5_QSYS_mm_interconnect_0_router_001" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TR5_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TR5_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TR5_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606829304339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: TR5_QSYS_mm_interconnect_0_router_default_decode" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304339 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_mm_interconnect_0_router " "Found entity 2: TR5_QSYS_mm_interconnect_0_router" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_timer " "Found entity 1: TR5_QSYS_timer" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_timer.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_sw " "Found entity 1: TR5_QSYS_sw" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_sw.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_sii9678_int.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_sii9678_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_sii9678_int " "Found entity 1: TR5_QSYS_sii9678_int" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_sii9678_int.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_sii9678_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_onchip_memory2 " "Found entity 1: TR5_QSYS_onchip_memory2" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0 " "Found entity 1: TR5_QSYS_nios2_gen2_0" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829304454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829304454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_ic_data_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "3 TR5_QSYS_nios2_gen2_0_cpu_bht_module " "Found entity 3: TR5_QSYS_nios2_gen2_0_cpu_bht_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "4 TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "5 TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "6 TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "7 TR5_QSYS_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: TR5_QSYS_nios2_gen2_0_cpu_dc_data_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "8 TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "9 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "10 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "11 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "12 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "13 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "14 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "15 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "16 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "17 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "18 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "19 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "20 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "21 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "22 TR5_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: TR5_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "23 TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "24 TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "25 TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "26 TR5_QSYS_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: TR5_QSYS_nios2_gen2_0_cpu_nios2_oci" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""} { "Info" "ISGN_ENTITY_NAME" "27 TR5_QSYS_nios2_gen2_0_cpu " "Found entity 27: TR5_QSYS_nios2_gen2_0_cpu" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_mult_cell " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_mult_cell" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_nios2_gen2_0_cpu_test_bench " "Found entity 1: TR5_QSYS_nios2_gen2_0_cpu_test_bench" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_led " "Found entity 1: TR5_QSYS_led" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_led.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: TR5_QSYS_jtag_uart_sim_scfifo_w" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305422 ""} { "Info" "ISGN_ENTITY_NAME" "2 TR5_QSYS_jtag_uart_scfifo_w " "Found entity 2: TR5_QSYS_jtag_uart_scfifo_w" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305422 ""} { "Info" "ISGN_ENTITY_NAME" "3 TR5_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: TR5_QSYS_jtag_uart_sim_scfifo_r" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305422 ""} { "Info" "ISGN_ENTITY_NAME" "4 TR5_QSYS_jtag_uart_scfifo_r " "Found entity 4: TR5_QSYS_jtag_uart_scfifo_r" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305422 ""} { "Info" "ISGN_ENTITY_NAME" "5 TR5_QSYS_jtag_uart " "Found entity 5: TR5_QSYS_jtag_uart" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_button " "Found entity 1: TR5_QSYS_button" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_button.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_adv7619_int.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_adv7619_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_adv7619_int " "Found entity 1: TR5_QSYS_adv7619_int" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_adv7619_int.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_adv7619_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_I2C_SDA " "Found entity 1: TR5_QSYS_I2C_SDA" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SDA.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SDA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr5_qsys/synthesis/submodules/tr5_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file tr5_qsys/synthesis/submodules/tr5_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR5_QSYS_I2C_SCL " "Found entity 1: TR5_QSYS_I2C_SCL" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SCL.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_I2C_SCL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ddio/tx_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ddio/tx_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ddio " "Found entity 1: tx_ddio" {  } { { "tx_ddio/tx_ddio.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829305482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829305482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TR5_FMC_HDMI " "Elaborating entity \"TR5_FMC_HDMI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606829305821 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED TR5_FMC_HDMI.v(25) " "Output port \"LED\" at TR5_FMC_HDMI.v(25) has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606829305933 "|TR5_FMC_HDMI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FMC_GA TR5_FMC_HDMI.v(46) " "Output port \"FMC_GA\" at TR5_FMC_HDMI.v(46) has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606829305933 "|TR5_FMC_HDMI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCL TR5_FMC_HDMI.v(35) " "Output port \"FPGA_I2C_SCL\" at TR5_FMC_HDMI.v(35) has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606829305933 "|TR5_FMC_HDMI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_DSR3L TR5_FMC_HDMI.v(67) " "Output port \"TX_DSR3L\" at TR5_FMC_HDMI.v(67) has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606829305933 "|TR5_FMC_HDMI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_DSR3R TR5_FMC_HDMI.v(68) " "Output port \"TX_DSR3R\" at TR5_FMC_HDMI.v(68) has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606829305933 "|TR5_FMC_HDMI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS TR5_QSYS:u0 " "Elaborating entity \"TR5_QSYS\" for hierarchy \"TR5_QSYS:u0\"" {  } { { "TR5_FMC_HDMI.v" "u0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_I2C_SCL TR5_QSYS:u0\|TR5_QSYS_I2C_SCL:i2c_scl " "Elaborating entity \"TR5_QSYS_I2C_SCL\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_I2C_SCL:i2c_scl\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "i2c_scl" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_I2C_SDA TR5_QSYS:u0\|TR5_QSYS_I2C_SDA:i2c_sda " "Elaborating entity \"TR5_QSYS_I2C_SDA\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_I2C_SDA:i2c_sda\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "i2c_sda" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_adv7619_int TR5_QSYS:u0\|TR5_QSYS_adv7619_int:adv7619_int " "Elaborating entity \"TR5_QSYS_adv7619_int\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_adv7619_int:adv7619_int\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "adv7619_int" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_button TR5_QSYS:u0\|TR5_QSYS_button:button " "Elaborating entity \"TR5_QSYS_button\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_button:button\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "button" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_jtag_uart TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"TR5_QSYS_jtag_uart\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "jtag_uart" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_jtag_uart_scfifo_w TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"TR5_QSYS_jtag_uart_scfifo_w\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "the_TR5_QSYS_jtag_uart_scfifo_w" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829306403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "wfifo" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829307228 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829307228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rfd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rfd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rfd1 " "Found entity 1: scfifo_rfd1" {  } { { "db/scfifo_rfd1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/scfifo_rfd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829307431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829307431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rfd1 TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated " "Elaborating entity \"scfifo_rfd1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tkb1 " "Found entity 1: a_dpfifo_tkb1" {  } { { "db/a_dpfifo_tkb1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829307478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829307478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tkb1 TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo " "Elaborating entity \"a_dpfifo_tkb1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\"" {  } { { "db/scfifo_rfd1.tdf" "dpfifo" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/scfifo_rfd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829307542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829307542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_tkb1.tdf" "fifo_state" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1i7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1i7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1i7 " "Found entity 1: cntr_1i7" {  } { { "db/cntr_1i7.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_1i7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829307623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829307623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1i7 TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_1i7:count_usedw " "Elaborating entity \"cntr_1i7\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_1i7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829307623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v632.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v632.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v632 " "Found entity 1: altsyncram_v632" {  } { { "db/altsyncram_v632.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_v632.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829308000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829308000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v632 TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|altsyncram_v632:FIFOram " "Elaborating entity \"altsyncram_v632\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|altsyncram_v632:FIFOram\"" {  } { { "db/a_dpfifo_tkb1.tdf" "FIFOram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829308000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhb " "Found entity 1: cntr_lhb" {  } { { "db/cntr_lhb.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cntr_lhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829308095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829308095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhb TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|cntr_lhb:rd_ptr_count " "Elaborating entity \"cntr_lhb\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_w:the_TR5_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|cntr_lhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tkb1.tdf" "rd_ptr_count" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_dpfifo_tkb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829308105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_jtag_uart_scfifo_r TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"TR5_QSYS_jtag_uart_scfifo_r\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|TR5_QSYS_jtag_uart_scfifo_r:the_TR5_QSYS_jtag_uart_scfifo_r\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "the_TR5_QSYS_jtag_uart_scfifo_r" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829308126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "TR5_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829308528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829308558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829308558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829308558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829308558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829308558 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829308558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829309912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:TR5_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_led TR5_QSYS:u0\|TR5_QSYS_led:led " "Elaborating entity \"TR5_QSYS_led\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_led:led\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "led" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"TR5_QSYS_nios2_gen2_0\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "nios2_gen2_0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v" "cpu" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_test_bench TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_test_bench:the_TR5_QSYS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_test_bench:the_TR5_QSYS_nios2_gen2_0_cpu_test_bench\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_test_bench" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 5997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_ic_data_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_ic_data" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 6999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829310987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311006 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829311006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7o1 " "Found entity 1: altsyncram_k7o1" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_k7o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829311098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829311098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7o1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_k7o1:auto_generated " "Elaborating entity \"altsyncram_k7o1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_data_module:TR5_QSYS_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_k7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_ic_tag" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311360 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829311360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lun1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lun1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lun1 " "Found entity 1: altsyncram_lun1" {  } { { "db/altsyncram_lun1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lun1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829311419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829311419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lun1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lun1:auto_generated " "Elaborating entity \"altsyncram_lun1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_ic_tag_module:TR5_QSYS_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lun1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_bht_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_bht_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_bht" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 7263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311540 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829311540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrn1 " "Found entity 1: altsyncram_hrn1" {  } { { "db/altsyncram_hrn1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_hrn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829311586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829311586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrn1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_hrn1:auto_generated " "Elaborating entity \"altsyncram_hrn1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_bht_module:TR5_QSYS_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_hrn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829311699 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829311699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6n1 " "Found entity 1: altsyncram_n6n1" {  } { { "db/altsyncram_n6n1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_n6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829311749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829311749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6n1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n6n1:auto_generated " "Elaborating entity \"altsyncram_n6n1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_a_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_register_bank_b_module:TR5_QSYS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 8228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_mult_cell TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 8774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829311868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborating entity \"altera_mult_add\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family STRATIXV " "Parameter \"selected_device_family\" = \"STRATIXV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312030 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_mult_cell.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829312030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_5nh2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_5nh2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_5nh2 " "Found entity 1: altera_mult_add_5nh2" {  } { { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829312145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829312145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_5nh2 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated " "Elaborating entity \"altera_mult_add_5nh2\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_5nh2.v" "altera_mult_add_rtl1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Stratix V " "Parameter \"selected_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829312339 ""}  } { { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829312339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_1" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829312812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_mult_cell:the_TR5_QSYS_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_5nh2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_5nh2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altera_mult_add_5nh2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_dc_tag" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 9196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313506 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829313506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6n1 " "Found entity 1: altsyncram_t6n1" {  } { { "db/altsyncram_t6n1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_t6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829313556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829313556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t6n1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_t6n1:auto_generated " "Elaborating entity \"altsyncram_t6n1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_tag_module:TR5_QSYS_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_t6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_dc_data_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_dc_data" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 9262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313710 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829313710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1q1 " "Found entity 1: altsyncram_s1q1" {  } { { "db/altsyncram_s1q1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_s1q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829313770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829313770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1q1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_s1q1:auto_generated " "Elaborating entity \"altsyncram_s1q1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_data_module:TR5_QSYS_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_s1q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_dc_victim" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 9374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829313935 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829313935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3on1 " "Found entity 1: altsyncram_3on1" {  } { { "db/altsyncram_3on1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_3on1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829313986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829313986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3on1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_3on1:auto_generated " "Elaborating entity \"altsyncram_3on1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_dc_victim_module:TR5_QSYS_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_3on1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829313986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829314188 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829314188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829314978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315211 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829315211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0i1 " "Found entity 1: altsyncram_i0i1" {  } { { "db/altsyncram_i0i1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_i0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829315262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829315262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0i1 TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i0i1:auto_generated " "Elaborating entity \"altsyncram_i0i1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:TR5_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i0i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315553 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829315553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_nios2_gen2_0:nios2_gen2_0\|TR5_QSYS_nios2_gen2_0_cpu:cpu\|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci\|TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_TR5_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TR5_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_onchip_memory2 TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"TR5_QSYS_onchip_memory2\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "onchip_memory2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TR5_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"TR5_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64000 " "Parameter \"maximum_depth\" = \"64000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64000 " "Parameter \"numwords_a\" = \"64000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829315726 ""}  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829315726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqr1 " "Found entity 1: altsyncram_lqr1" {  } { { "db/altsyncram_lqr1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829315798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829315798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqr1 TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated " "Elaborating entity \"altsyncram_lqr1\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829315798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ama.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ama.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ama " "Found entity 1: decode_ama" {  } { { "db/decode_ama.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/decode_ama.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829317214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829317214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ama TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated\|decode_ama:decode3 " "Elaborating entity \"decode_ama\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated\|decode_ama:decode3\"" {  } { { "db/altsyncram_lqr1.tdf" "decode3" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7ib " "Found entity 1: mux_7ib" {  } { { "db/mux_7ib.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829317313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829317313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7ib TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated\|mux_7ib:mux2 " "Elaborating entity \"mux_7ib\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_lqr1:auto_generated\|mux_7ib:mux2\"" {  } { { "db/altsyncram_lqr1.tdf" "mux2" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_lqr1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_sii9678_int TR5_QSYS:u0\|TR5_QSYS_sii9678_int:sii9678_int " "Elaborating entity \"TR5_QSYS_sii9678_int\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_sii9678_int:sii9678_int\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "sii9678_int" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_sw TR5_QSYS:u0\|TR5_QSYS_sw:sw " "Elaborating entity \"TR5_QSYS_sw\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_sw:sw\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "sw" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_timer TR5_QSYS:u0\|TR5_QSYS_timer:timer " "Elaborating entity \"TR5_QSYS_timer\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_timer:timer\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "timer" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "mm_interconnect_0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829317723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router:router\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "router" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 5457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_default_decode TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router:router\|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router:router\|TR5_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_001 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_001\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "router_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 5473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_001_default_decode TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_001:router_001\|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_001:router_001\|TR5_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_002 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_002\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "router_002" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_002_default_decode TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_002:router_002\|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_002:router_002\|TR5_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_003 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_003\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "router_003" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 5505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_router_003_default_decode TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_003:router_003\|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_router_003:router_003\|TR5_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829318966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 5843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_cmd_demux TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_cmd_demux_001 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_cmd_mux TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_cmd_mux_001 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_rsp_demux TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_rsp_demux_001 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_rsp_mux TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_rsp_mux_001 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_avalon_st_adapter TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0.v" 6934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_mm_interconnect_0:mm_interconnect_0\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TR5_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR5_QSYS_irq_mapper TR5_QSYS:u0\|TR5_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"TR5_QSYS_irq_mapper\" for hierarchy \"TR5_QSYS:u0\|TR5_QSYS_irq_mapper:irq_mapper\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "irq_mapper" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TR5_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TR5_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "rst_controller" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TR5_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TR5_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TR5_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TR5_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TR5_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "TR5_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TR5_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TR5_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "TR5_QSYS/synthesis/TR5_QSYS.v" "rst_controller_001" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/TR5_QSYS.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_inst\"" {  } { { "TR5_FMC_HDMI.v" "fifo_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829319844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "dcfifo_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 54 " "Parameter \"lpm_width\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829320407 ""}  } { { "fifo.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/fifo.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829320407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dhp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dhp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dhp1 " "Found entity 1: dcfifo_dhp1" {  } { { "db/dcfifo_dhp1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dhp1 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated " "Elaborating entity \"dcfifo_dhp1\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_fab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_fab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_fab " "Found entity 1: a_gray2bin_fab" {  } { { "db/a_gray2bin_fab.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_gray2bin_fab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_fab fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_gray2bin_fab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_fab\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_gray2bin_fab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dhp1.tdf" "rdptr_g_gray2bin" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ch6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ch6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ch6 " "Found entity 1: a_graycounter_ch6" {  } { { "db/a_graycounter_ch6.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_ch6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ch6 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_graycounter_ch6:rdptr_g1p " "Elaborating entity \"a_graycounter_ch6\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_graycounter_ch6:rdptr_g1p\"" {  } { { "db/dcfifo_dhp1.tdf" "rdptr_g1p" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8vb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8vb " "Found entity 1: a_graycounter_8vb" {  } { { "db/a_graycounter_8vb.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/a_graycounter_8vb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8vb fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_graycounter_8vb:wrptr_g1p " "Elaborating entity \"a_graycounter_8vb\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|a_graycounter_8vb:wrptr_g1p\"" {  } { { "db/dcfifo_dhp1.tdf" "wrptr_g1p" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80f1 " "Found entity 1: altsyncram_80f1" {  } { { "db/altsyncram_80f1.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/altsyncram_80f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80f1 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|altsyncram_80f1:fifo_ram " "Elaborating entity \"altsyncram_80f1\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|altsyncram_80f1:fifo_ram\"" {  } { { "db/dcfifo_dhp1.tdf" "fifo_ram" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|dffpipe_uu8:rs_brp " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|dffpipe_uu8:rs_brp\"" {  } { { "db/dcfifo_dhp1.tdf" "rs_brp" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829320985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829320985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_dhp1.tdf" "rs_dgwp" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829320985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829321171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829321171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe9 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe9\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe9" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tv5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tv5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tv5 " "Found entity 1: cmpr_tv5" {  } { { "db/cmpr_tv5.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/cmpr_tv5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829321273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829321273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tv5 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|cmpr_tv5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tv5\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|cmpr_tv5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_dhp1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7s7 " "Found entity 1: mux_7s7" {  } { { "db/mux_7s7.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/mux_7s7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829321379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829321379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7s7 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|mux_7s7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_7s7\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dhp1:auto_generated\|mux_7s7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_dhp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/dcfifo_dhp1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:tx_pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:tx_pll_inst\"" {  } { { "TR5_FMC_HDMI.v" "tx_pll_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:tx_pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:tx_pll_inst\|pll_0002:pll_inst\"" {  } { { "pll/pll.v" "pll_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll/pll_0002.v" "altera_pll_i" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321535 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606829321793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll/pll_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 148.5 MHz " "Parameter \"reference_clock_frequency\" = \"148.5 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.500000 MHz " "Parameter \"output_clock_frequency0\" = \"148.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 297.000000 MHz " "Parameter \"output_clock_frequency1\" = \"297.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 1178 ps " "Parameter \"phase_shift1\" = \"1178 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829321912 ""}  } { { "pll/pll/pll_0002.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829321912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio tx_ddio:tx_ddio_inst " "Elaborating entity \"tx_ddio\" for hierarchy \"tx_ddio:tx_ddio_inst\"" {  } { { "TR5_FMC_HDMI.v" "tx_ddio_inst" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829321928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "tx_ddio/tx_ddio.v" "ALTDDIO_OUT_component" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829322220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "tx_ddio/tx_ddio.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829322241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 27 " "Parameter \"width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606829322241 ""}  } { { "tx_ddio/tx_ddio.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/tx_ddio/tx_ddio.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606829322241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_55j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_55j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_55j " "Found entity 1: ddio_out_55j" {  } { { "db/ddio_out_55j.tdf" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ddio_out_55j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829322345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829322345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_55j tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_55j:auto_generated " "Elaborating entity \"ddio_out_55j\" for hierarchy \"tx_ddio:tx_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_55j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829322345 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" "the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1606829324632 "|TR5_FMC_HDMI|TR5_QSYS:u0|TR5_QSYS_nios2_gen2_0:nios2_gen2_0|TR5_QSYS_nios2_gen2_0_cpu:cpu|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci|TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_TR5_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606829325612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.01.21:28:50 Progress: Loading sld8acfcfd7/alt_sld_fab_wrapper_hw.tcl " "2020.12.01.21:28:50 Progress: Loading sld8acfcfd7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829330548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829335079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829335484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829338937 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606829339735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8acfcfd7/alt_sld_fab.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829339975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829339975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829340082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829340092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829340172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829340272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606829340357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829340357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829346203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606829348780 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADV7619_CSCL_FMC " "Inserted always-enabled tri-state buffer between \"ADV7619_CSCL_FMC\" and its non-tri-state driver." {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606829349080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RX0_DDC_SCL " "Inserted always-enabled tri-state buffer between \"RX0_DDC_SCL\" and its non-tri-state driver." {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606829349080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RX1_DDC_SCL " "Inserted always-enabled tri-state buffer between \"RX1_DDC_SCL\" and its non-tri-state driver." {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 49 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606829349080 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SII9136_CSCL_FMC " "Inserted always-enabled tri-state buffer between \"SII9136_CSCL_FMC\" and its non-tri-state driver." {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606829349080 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1606829349080 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDA " "bidirectional pin \"FPGA_I2C_SDA\" has no driver" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606829349090 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1606829349090 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ADV7619_CSCL_FMC~synth " "Node \"ADV7619_CSCL_FMC~synth\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829352722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RX0_DDC_SCL~synth " "Node \"RX0_DDC_SCL~synth\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829352722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RX1_DDC_SCL~synth " "Node \"RX1_DDC_SCL~synth\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829352722 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SII9136_CSCL_FMC~synth " "Node \"SII9136_CSCL_FMC~synth\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829352722 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606829352722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCL GND " "Pin \"FPGA_I2C_SCL\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|FPGA_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV7619_CS_n GND " "Pin \"ADV7619_CS_n\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|ADV7619_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FMC_GA\[0\] GND " "Pin \"FMC_GA\[0\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|FMC_GA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FMC_GA\[1\] GND " "Pin \"FMC_GA\[1\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|FMC_GA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_BD\[0\] GND " "Pin \"TX_BD\[0\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_BD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_BD\[1\] GND " "Pin \"TX_BD\[1\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_BD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_BD\[2\] GND " "Pin \"TX_BD\[2\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_BD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_BD\[3\] GND " "Pin \"TX_BD\[3\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_BD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_DSR3L GND " "Pin \"TX_DSR3L\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_DSR3L"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_DSR3R GND " "Pin \"TX_DSR3R\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_DSR3R"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_GD\[0\] GND " "Pin \"TX_GD\[0\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_GD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_GD\[1\] GND " "Pin \"TX_GD\[1\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_GD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_GD\[2\] GND " "Pin \"TX_GD\[2\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_GD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_GD\[3\] GND " "Pin \"TX_GD\[3\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_GD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_RD\[0\] GND " "Pin \"TX_RD\[0\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_RD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_RD\[1\] GND " "Pin \"TX_RD\[1\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_RD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_RD\[2\] GND " "Pin \"TX_RD\[2\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_RD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_RD\[3\] GND " "Pin \"TX_RD\[3\]\" is stuck at GND" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606829352722 "|TR5_FMC_HDMI|TX_RD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606829352722 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "328 " "328 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606829356984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.map.smsg " "Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829358223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "100 27 2 0 0 " "Adding 100 node(s), including 27 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606829362071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606829362071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B3B " "No output dependent on input pin \"OSC_50_B3B\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B3B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4A " "No output dependent on input pin \"OSC_50_B4A\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4D " "No output dependent on input pin \"OSC_50_B4D\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B4D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B7A " "No output dependent on input pin \"OSC_50_B7A\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B7D " "No output dependent on input pin \"OSC_50_B7D\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B7D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN_ALERT_n " "No output dependent on input pin \"FAN_ALERT_n\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|FAN_ALERT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZQ_DDR3 " "No output dependent on input pin \"RZQ_DDR3\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|RZQ_DDR3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZQ_FMC " "No output dependent on input pin \"RZQ_FMC\"" {  } { { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606829364361 "|TR5_FMC_HDMI|RZQ_FMC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606829364361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4492 " "Implemented 4492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "85 " "Implemented 85 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3886 " "Implemented 3886 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_RAMS" "419 " "Implemented 419 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606829364381 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606829364381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606829364381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606829364514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 21:29:24 2020 " "Processing ended: Tue Dec 01 21:29:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606829364514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606829364514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606829364514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606829364514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606829369512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606829369521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 21:29:27 2020 " "Processing started: Tue Dec 01 21:29:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606829369521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606829369521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606829369522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606829370678 ""}
{ "Info" "0" "" "Project  = TR5_FMC_HDMI" {  } {  } 0 0 "Project  = TR5_FMC_HDMI" 0 0 "Fitter" 0 0 1606829370678 ""}
{ "Info" "0" "" "Revision = TR5_FMC_HDMI" {  } {  } 0 0 "Revision = TR5_FMC_HDMI" 0 0 "Fitter" 0 0 1606829370678 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1606829371038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606829371044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606829371044 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TR5_FMC_HDMI 5SGXEA7H3F35C3 " "Selected device 5SGXEA7H3F35C3 for design \"TR5_FMC_HDMI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606829371115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606829371179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606829371179 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606829371674 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1606829373372 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AN28 " "Pin ~ALTERA_DATA0~ is reserved at location AN28" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 18102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606829375320 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606829375320 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606829375390 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606829375670 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "150 150 " "No exact pin location assignment(s) for 150 pins of 150 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606829376270 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606829395245 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X210_Y122_N0 " "PLL(s) placed in location FRACTIONALPLL_X210_Y122_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1606829397917 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1606829397917 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 176 global CLKCTRL_G8 " "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 176 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606829398188 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G15 " "pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606829398188 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606829398188 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B8D~inputCLKENA0 2575 global CLKCTRL_G11 " "OSC_50_B8D~inputCLKENA0 with 2575 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606829398188 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RX_PCLK~inputCLKENA0 73 global CLKCTRL_G10 " "RX_PCLK~inputCLKENA0 with 73 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606829398188 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606829398188 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829398188 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dhp1 " "Entity dcfifo_dhp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829402833 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606829402833 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606829402884 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606829402894 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_FMC_HDMI.SDC " "Reading SDC File: 'TR5_FMC_HDMI.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606829402914 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829402914 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829402914 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829402914 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1606829402914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606829402914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829402964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606829402964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606829403064 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606829403134 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 HDMI_RX_PCLK " "   6.734 HDMI_RX_PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 HDMI_RX_PCLK_ext " "   6.734 HDMI_RX_PCLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 HDMI_TX_PCLK " "   3.367 HDMI_TX_PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8D " "  20.000   OSC_50_B8D" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.673 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.673 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.734 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   3.367 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606829403144 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606829403144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606829403696 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606829403706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606829403716 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606829403736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606829403746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606829403756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606829404722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606829404732 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 DSP block " "Packed 100 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606829404732 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606829404732 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606829404732 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1606829405042 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606829406162 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606829406370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606829406370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606829406533 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1606829407904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606829408244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606829408254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606829408275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606829408296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606829408296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606829408307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606829409491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606829409501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606829409501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:35 " "Fitter preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829409828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606829430629 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606829433156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829445339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606829458687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606829509995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829509995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606829514356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X46_Y11 X57_Y22 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y11 to location X57_Y22" {  } { { "loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X46_Y11 to location X57_Y22"} { { 12 { 0 ""} 46 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606829541178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606829541178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829551990 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.22 " "Total time spent on timing analysis during the Fitter is 25.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606829556315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606829556407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606829557253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606829557373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606829558221 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606829564493 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606829565265 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDA a permanently disabled " "Pin FPGA_I2C_SDA has a permanently disabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDA } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDA" } } } } { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606829565307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADV7619_CSCL_FMC a permanently enabled " "Pin ADV7619_CSCL_FMC has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADV7619_CSCL_FMC } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADV7619_CSCL_FMC" } } } } { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606829565307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX0_DDC_SCL a permanently enabled " "Pin RX0_DDC_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX0_DDC_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX0_DDC_SCL" } } } } { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606829565307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX1_DDC_SCL a permanently enabled " "Pin RX1_DDC_SCL has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX1_DDC_SCL } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX1_DDC_SCL" } } } } { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606829565307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SII9136_CSCL_FMC a permanently enabled " "Pin SII9136_CSCL_FMC has a permanently enabled output enable" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SII9136_CSCL_FMC } } } { "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SII9136_CSCL_FMC" } } } } { "TR5_FMC_HDMI.v" "" { Text "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/TR5_FMC_HDMI.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606829565307 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606829565307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.fit.smsg " "Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/TR5_HDMI_FMC/output_files/TR5_FMC_HDMI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606829565979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8385 " "Peak virtual memory: 8385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606829568483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 21:32:48 2020 " "Processing ended: Tue Dec 01 21:32:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606829568483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:21 " "Elapsed time: 00:03:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606829568483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:45 " "Total CPU time (on all processors): 00:05:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606829568483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606829568483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606829571277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606829571291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 21:32:51 2020 " "Processing started: Tue Dec 01 21:32:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606829571291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606829571291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606829571291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606829572095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606829607507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5332 " "Peak virtual memory: 5332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606829611519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 21:33:31 2020 " "Processing ended: Tue Dec 01 21:33:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606829611519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606829611519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606829611519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606829611519 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606829613464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606829614936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606829614947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 21:33:34 2020 " "Processing started: Tue Dec 01 21:33:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606829614947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606829614947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI " "Command: quartus_sta TR5_FMC_HDMI -c TR5_FMC_HDMI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606829614947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606829615062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606829616046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606829616046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829616122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829616122 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dhp1 " "Entity dcfifo_dhp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606829618349 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1606829618349 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606829618392 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TR5_QSYS/synthesis/submodules/TR5_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606829618408 ""}
{ "Info" "ISTA_SDC_FOUND" "TR5_FMC_HDMI.SDC " "Reading SDC File: 'TR5_FMC_HDMI.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606829618423 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829618425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829618425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 125.95 -duty_cycle 50.00 -name \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606829618425 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829618425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1606829618425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829618523 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606829618523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829618593 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606829618675 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606829618777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606829619340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606829619340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.268 " "Worst-case setup slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -2.753 HDMI_TX_PCLK  " "   -0.268              -2.753 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.451               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.943               0.000 HDMI_RX_PCLK  " "    1.943               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.670               0.000 OSC_50_B8D  " "   10.670               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.717               0.000 altera_reserved_tck  " "   12.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829619346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 OSC_50_B8D  " "    0.148               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 HDMI_RX_PCLK  " "    0.169               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 HDMI_TX_PCLK  " "    0.500               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829619450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.595 " "Worst-case recovery slack is 14.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.595               0.000 altera_reserved_tck  " "   14.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.689               0.000 OSC_50_B8D  " "   14.689               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829619474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 OSC_50_B8D  " "    0.547               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829619498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.644               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.540               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 HDMI_RX_PCLK  " "    2.661               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.283               0.000 OSC_50_B8D  " "    9.283               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.051               0.000 altera_reserved_tck  " "   16.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829619507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829619507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.959 ns " "Worst Case Available Settling Time: 17.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829619592 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829619592 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606829619601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606829619711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606829622659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829623126 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606829623126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829623126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606829623408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606829623408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.065 " "Worst-case setup slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.214 HDMI_TX_PCLK  " "   -0.065              -0.214 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.548               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.548               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.249               0.000 HDMI_RX_PCLK  " "    2.249               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.282               0.000 OSC_50_B8D  " "   11.282               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.777               0.000 altera_reserved_tck  " "   12.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829623420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 OSC_50_B8D  " "    0.176               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 HDMI_RX_PCLK  " "    0.242               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 altera_reserved_tck  " "    0.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 HDMI_TX_PCLK  " "    0.405               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829623523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.698 " "Worst-case recovery slack is 14.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.698               0.000 altera_reserved_tck  " "   14.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.080               0.000 OSC_50_B8D  " "   15.080               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829623545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 OSC_50_B8D  " "    0.613               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829623566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.633               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.531               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.531               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.539               0.000 HDMI_RX_PCLK  " "    2.539               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.156               0.000 OSC_50_B8D  " "    9.156               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.043               0.000 altera_reserved_tck  " "   16.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829623576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829623576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.975 ns " "Worst Case Available Settling Time: 17.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829623626 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829623626 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 85C Model" {  } {  } 0 0 "Analyzing Fast 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606829623650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606829623972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606829626638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606829627137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829627147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.431 " "Worst-case setup slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 HDMI_TX_PCLK  " "    0.431               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.410               0.000 HDMI_RX_PCLK  " "    2.410               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.505               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.505               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.331               0.000 OSC_50_B8D  " "   14.331               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.834               0.000 altera_reserved_tck  " "   14.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829627270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.086               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 HDMI_RX_PCLK  " "    0.094               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 OSC_50_B8D  " "    0.095               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 HDMI_TX_PCLK  " "    0.183               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829627367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.892 " "Worst-case recovery slack is 15.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.892               0.000 altera_reserved_tck  " "   15.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.756               0.000 OSC_50_B8D  " "   16.756               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829627395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.298 " "Worst-case removal slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 altera_reserved_tck  " "    0.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 OSC_50_B8D  " "    0.362               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829627419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.637               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.521               0.000 HDMI_RX_PCLK  " "    2.521               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.740               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.131               0.000 OSC_50_B8D  " "    9.131               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.929               0.000 altera_reserved_tck  " "   15.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829627430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829627430 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.871 ns " "Worst Case Available Settling Time: 18.871 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 518.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829627486 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829627486 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606829627493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[10\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[11\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[12\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[13\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[14\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[15\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[16\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[17\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[18\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[19\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[1\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[20\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[21\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[22\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[23\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[24\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[25\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[26\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[2\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[3\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[4\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[5\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[6\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[7\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[8\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout " "Cell: tx_ddio_inst\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[9\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:tx_pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606829627954 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606829627954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829627954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.543 " "Worst-case setup slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 HDMI_TX_PCLK  " "    0.543               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.508               0.000 HDMI_RX_PCLK  " "    2.508               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.650               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.650               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.731               0.000 OSC_50_B8D  " "   14.731               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.967               0.000 altera_reserved_tck  " "   14.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829628065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.085               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 HDMI_TX_PCLK  " "    0.114               0.000 HDMI_TX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 OSC_50_B8D  " "    0.139               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 HDMI_RX_PCLK  " "    0.142               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829628181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.966 " "Worst-case recovery slack is 15.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.966               0.000 altera_reserved_tck  " "   15.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.002               0.000 OSC_50_B8D  " "   17.002               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829628205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 OSC_50_B8D  " "    0.386               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829628228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.336 " "Worst-case minimum pulse width slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.336               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.653               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.520               0.000 HDMI_RX_PCLK  " "    2.520               0.000 HDMI_RX_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.757               0.000 tx_pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.128               0.000 OSC_50_B8D  " "    9.128               0.000 OSC_50_B8D " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.928               0.000 altera_reserved_tck  " "   15.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606829628238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606829628238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.353" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.970 ns " "Worst Case Available Settling Time: 18.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606829628293 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606829628293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606829629731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606829629741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5661 " "Peak virtual memory: 5661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606829629901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 21:33:49 2020 " "Processing ended: Tue Dec 01 21:33:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606829629901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606829629901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606829629901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606829629901 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606829631060 ""}
