INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/hpl_torus_PCIE
	Log files: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/hpl_torus_PCIE
INFO: [v++ 60-1548] Creating build summary session with primary output /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/hpl_torus_PCIE.xo.compile_summary, at Thu Oct 28 18:08:33 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 28 18:08:33 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/hpl_torus_PCIE/v++_compile_hpl_torus_PCIE_guidance.html', at Thu Oct 28 18:08:34 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'lu'
INFO: [v++ 60-242] Creating kernel: 'top_update'
INFO: [v++ 60-242] Creating kernel: 'left_update'
INFO: [v++ 60-242] Creating kernel: 'inner_update_mm0'

===>The following messages were generated while  performing high-level synthesis for kernel: inner_update_mm0 Log file: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/inner_update_mm0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 3.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'Loop 4'
INFO: [v++ 204-61] Pipelining loop 'Loop 5.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 5.1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: left_update Log file: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/left_update/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 2.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'Loop 2.2'
INFO: [v++ 204-61] Pipelining loop 'Loop 3.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Loop 4'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: top_update Log file: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/top_update/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 80, loop 'Loop 2.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'Loop 2.2'
INFO: [v++ 204-61] Pipelining loop 'Loop 3.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Loop 4'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: lu Log file: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/hpl_torus_PCIE/lu/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('lu_a_buffer_in_load_11', /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/hpl_torus_PCIE_replicated_xilinx.cl:76) on array 'lu_a_buffer_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lu_a_buffer_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 17, loop 'Loop 1'
INFO: [v++ 204-61] Pipelining function 'update_block.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, function 'update_block.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'Loop 2.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 2.2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'Loop 2.2'
INFO: [v++ 204-61] Pipelining loop 'Loop 3.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3.1'
INFO: [v++ 204-61] Pipelining loop 'Loop 4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Loop 4'
INFO: [v++ 204-61] Pipelining loop 'Loop 5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Loop 5'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/hpl_torus_PCIE/system_estimate_hpl_torus_PCIE.xtxt
INFO: [v++ 60-586] Created xilinx_tmp_compile/hpl_torus_PCIE.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/hpl_torus_PCIE.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 24s
INFO: [v++ 60-1653] Closing dispatch client.
