<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structRCC__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32wl55xx.html">Stm32wl55xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056687364a883b087fc5664830563cad" id="r_a056687364a883b087fc5664830563cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a056687364a883b087fc5664830563cad">ICSCR</a></td></tr>
<tr class="separator:a056687364a883b087fc5664830563cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1" id="r_a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff257862eba6b4b367feea786bf1fd" id="r_ae6ff257862eba6b4b367feea786bf1fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a></td></tr>
<tr class="separator:ae6ff257862eba6b4b367feea786bf1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b" id="r_af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902" id="r_ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c5ad92b90b5d78ebb04f072983c14" id="r_a197c5ad92b90b5d78ebb04f072983c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a197c5ad92b90b5d78ebb04f072983c14">CIER</a></td></tr>
<tr class="separator:a197c5ad92b90b5d78ebb04f072983c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b2383b3d5fbc21e7356b6cbefc2c0f" id="r_af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a></td></tr>
<tr class="separator:af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543aa341a8ebd0ea0c03b89bf0beceff" id="r_a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a></td></tr>
<tr class="separator:a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496" id="r_a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c20c598e9e12f919f0ea47ebcbc90f" id="r_a46c20c598e9e12f919f0ea47ebcbc90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a></td></tr>
<tr class="separator:a46c20c598e9e12f919f0ea47ebcbc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a5aa9dd5694c48a7d8e66888a46450" id="r_a78a5aa9dd5694c48a7d8e66888a46450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a></td></tr>
<tr class="separator:a78a5aa9dd5694c48a7d8e66888a46450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28560c5bfeb45326ea7f2019dba57bea" id="r_a28560c5bfeb45326ea7f2019dba57bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a></td></tr>
<tr class="separator:a28560c5bfeb45326ea7f2019dba57bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158" id="r_af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237a692a156e19b3becf8fc97ff0f584" id="r_a237a692a156e19b3becf8fc97ff0f584"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a237a692a156e19b3becf8fc97ff0f584">APB1RSTR1</a></td></tr>
<tr class="separator:a237a692a156e19b3becf8fc97ff0f584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652b0e9556d58102277cd30ae6559382" id="r_a652b0e9556d58102277cd30ae6559382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a652b0e9556d58102277cd30ae6559382">APB1RSTR2</a></td></tr>
<tr class="separator:a652b0e9556d58102277cd30ae6559382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c5389c9ff4ac188cd498b8f7170968" id="r_ab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="separator:ab2c5389c9ff4ac188cd498b8f7170968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93996406d26cc7fafe69c7c1f56b27c2" id="r_a93996406d26cc7fafe69c7c1f56b27c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93996406d26cc7fafe69c7c1f56b27c2">APB3RSTR</a></td></tr>
<tr class="separator:a93996406d26cc7fafe69c7c1f56b27c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9c75b06c99d0611535f38c7b4aa845" id="r_a1e9c75b06c99d0611535f38c7b4aa845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a></td></tr>
<tr class="separator:a1e9c75b06c99d0611535f38c7b4aa845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e92ed32c33c92e7ebf6919400ad535b" id="r_a5e92ed32c33c92e7ebf6919400ad535b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a></td></tr>
<tr class="separator:a5e92ed32c33c92e7ebf6919400ad535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa650fcd63730825479f6e8f70d4c0" id="r_acdaa650fcd63730825479f6e8f70d4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a></td></tr>
<tr class="separator:acdaa650fcd63730825479f6e8f70d4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16" id="r_ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b5aff2202e70906b3ac0a0e3ecfa98" id="r_a79b5aff2202e70906b3ac0a0e3ecfa98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79b5aff2202e70906b3ac0a0e3ecfa98">APB1ENR1</a></td></tr>
<tr class="separator:a79b5aff2202e70906b3ac0a0e3ecfa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84d22cd2c07c0a4b4d37f8cc8ba856d" id="r_af84d22cd2c07c0a4b4d37f8cc8ba856d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af84d22cd2c07c0a4b4d37f8cc8ba856d">APB1ENR2</a></td></tr>
<tr class="separator:af84d22cd2c07c0a4b4d37f8cc8ba856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7bb47dddd2d94de124f74886d919be" id="r_acc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="separator:acc7bb47dddd2d94de124f74886d919be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856a6f67bf8f310ec5c6d1bf75521881" id="r_a856a6f67bf8f310ec5c6d1bf75521881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a856a6f67bf8f310ec5c6d1bf75521881">APB3ENR</a></td></tr>
<tr class="separator:a856a6f67bf8f310ec5c6d1bf75521881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8423b2da6edd95c40655f31a39b5d63" id="r_ad8423b2da6edd95c40655f31a39b5d63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8423b2da6edd95c40655f31a39b5d63">AHB1SMENR</a></td></tr>
<tr class="separator:ad8423b2da6edd95c40655f31a39b5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0a001d3f29b6edcc69182a77f8c9a9" id="r_aaf0a001d3f29b6edcc69182a77f8c9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf0a001d3f29b6edcc69182a77f8c9a9">AHB2SMENR</a></td></tr>
<tr class="separator:aaf0a001d3f29b6edcc69182a77f8c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959e3c2e6f3e6327d47d2f70af1d6922" id="r_a959e3c2e6f3e6327d47d2f70af1d6922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a959e3c2e6f3e6327d47d2f70af1d6922">AHB3SMENR</a></td></tr>
<tr class="separator:a959e3c2e6f3e6327d47d2f70af1d6922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4bebbe6b0ac5c1518bc6efb1086fd9" id="r_adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadeee103cf937f548f7f922eb305e97" id="r_adadeee103cf937f548f7f922eb305e97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adadeee103cf937f548f7f922eb305e97">APB1SMENR1</a></td></tr>
<tr class="separator:adadeee103cf937f548f7f922eb305e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b86632e083b14cd70083eb2af0dd29e" id="r_a0b86632e083b14cd70083eb2af0dd29e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b86632e083b14cd70083eb2af0dd29e">APB1SMENR2</a></td></tr>
<tr class="separator:a0b86632e083b14cd70083eb2af0dd29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4484a5d1f02025926b62dcc5e0311bb0" id="r_a4484a5d1f02025926b62dcc5e0311bb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4484a5d1f02025926b62dcc5e0311bb0">APB2SMENR</a></td></tr>
<tr class="separator:a4484a5d1f02025926b62dcc5e0311bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00801d5faa4a35f68199f3cac3847bfb" id="r_a00801d5faa4a35f68199f3cac3847bfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00801d5faa4a35f68199f3cac3847bfb">APB3SMENR</a></td></tr>
<tr class="separator:a00801d5faa4a35f68199f3cac3847bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04dc454e176d50a3a5918b2095880924" id="r_a04dc454e176d50a3a5918b2095880924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04dc454e176d50a3a5918b2095880924">CCIPR</a></td></tr>
<tr class="separator:a04dc454e176d50a3a5918b2095880924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540dca302294444f48c31655a7496a3a" id="r_a540dca302294444f48c31655a7496a3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a540dca302294444f48c31655a7496a3a">RESERVED6</a></td></tr>
<tr class="separator:a540dca302294444f48c31655a7496a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9a3ced775287c8585a6a61af4b40e9" id="r_a0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="separator:a0b9a3ced775287c8585a6a61af4b40e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dd0a8546697065f406b7543e27af2" id="r_a876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:a876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a0a0e8dbeba9354c98845e2c8314af" id="r_a52a0a0e8dbeba9354c98845e2c8314af"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a0a0e8dbeba9354c98845e2c8314af">RESERVED7</a> [28]</td></tr>
<tr class="separator:a52a0a0e8dbeba9354c98845e2c8314af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4825892582e4d544f3874244c4ba84f5" id="r_a4825892582e4d544f3874244c4ba84f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4825892582e4d544f3874244c4ba84f5">EXTCFGR</a></td></tr>
<tr class="separator:a4825892582e4d544f3874244c4ba84f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac800fcc2efbfe3284eee64857074dbee" id="r_ac800fcc2efbfe3284eee64857074dbee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac800fcc2efbfe3284eee64857074dbee">RESERVED8</a> [15]</td></tr>
<tr class="separator:ac800fcc2efbfe3284eee64857074dbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b346b27e669f0ff83ad94abaccf22b" id="r_ab2b346b27e669f0ff83ad94abaccf22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2b346b27e669f0ff83ad94abaccf22b">C2AHB1ENR</a></td></tr>
<tr class="separator:ab2b346b27e669f0ff83ad94abaccf22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5e68965cb3e02c2b611eb6bcc2f1bd" id="r_a1a5e68965cb3e02c2b611eb6bcc2f1bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a5e68965cb3e02c2b611eb6bcc2f1bd">C2AHB2ENR</a></td></tr>
<tr class="separator:a1a5e68965cb3e02c2b611eb6bcc2f1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863f87e1dd68ddf388a72e73200cb9a1" id="r_a863f87e1dd68ddf388a72e73200cb9a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a863f87e1dd68ddf388a72e73200cb9a1">C2AHB3ENR</a></td></tr>
<tr class="separator:a863f87e1dd68ddf388a72e73200cb9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e6ea0a37a7f654716cd4036ad9d54a" id="r_ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ec8dbf145ff5aca8ca1615b7a8ab72" id="r_ae7ec8dbf145ff5aca8ca1615b7a8ab72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7ec8dbf145ff5aca8ca1615b7a8ab72">C2APB1ENR1</a></td></tr>
<tr class="separator:ae7ec8dbf145ff5aca8ca1615b7a8ab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95eee285ca5d5d52f478c999d3576441" id="r_a95eee285ca5d5d52f478c999d3576441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95eee285ca5d5d52f478c999d3576441">C2APB1ENR2</a></td></tr>
<tr class="separator:a95eee285ca5d5d52f478c999d3576441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841a7bb4d613adba6ae8a65f3451f14a" id="r_a841a7bb4d613adba6ae8a65f3451f14a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a841a7bb4d613adba6ae8a65f3451f14a">C2APB2ENR</a></td></tr>
<tr class="separator:a841a7bb4d613adba6ae8a65f3451f14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2952fe1c77d143f96c8a5c97b4c0d3be" id="r_a2952fe1c77d143f96c8a5c97b4c0d3be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2952fe1c77d143f96c8a5c97b4c0d3be">C2APB3ENR</a></td></tr>
<tr class="separator:a2952fe1c77d143f96c8a5c97b4c0d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf0daf78e1938f18549e9fba27decf3" id="r_afbf0daf78e1938f18549e9fba27decf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbf0daf78e1938f18549e9fba27decf3">C2AHB1SMENR</a></td></tr>
<tr class="separator:afbf0daf78e1938f18549e9fba27decf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452c6551af910a8fd8892e7e45b20824" id="r_a452c6551af910a8fd8892e7e45b20824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a452c6551af910a8fd8892e7e45b20824">C2AHB2SMENR</a></td></tr>
<tr class="separator:a452c6551af910a8fd8892e7e45b20824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe8e91573bd68465b9b772e3d46024c" id="r_adfe8e91573bd68465b9b772e3d46024c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfe8e91573bd68465b9b772e3d46024c">C2AHB3SMENR</a></td></tr>
<tr class="separator:adfe8e91573bd68465b9b772e3d46024c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c173f2fa5c4ef64aafebcccaebf05fd" id="r_a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41222aba7f47f3e85cea55f2af225857" id="r_a41222aba7f47f3e85cea55f2af225857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41222aba7f47f3e85cea55f2af225857">C2APB1SMENR1</a></td></tr>
<tr class="separator:a41222aba7f47f3e85cea55f2af225857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe12618b6c53aa080ffffa1cab2a594" id="r_a3fe12618b6c53aa080ffffa1cab2a594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fe12618b6c53aa080ffffa1cab2a594">C2APB1SMENR2</a></td></tr>
<tr class="separator:a3fe12618b6c53aa080ffffa1cab2a594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a0dbd0c41659c5f8d901efdc2def02" id="r_a14a0dbd0c41659c5f8d901efdc2def02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14a0dbd0c41659c5f8d901efdc2def02">C2APB2SMENR</a></td></tr>
<tr class="separator:a14a0dbd0c41659c5f8d901efdc2def02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24cc8efa24dca7e4ce6f180580c7299" id="r_aa24cc8efa24dca7e4ce6f180580c7299"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa24cc8efa24dca7e4ce6f180580c7299">C2APB3SMENR</a></td></tr>
<tr class="separator:aa24cc8efa24dca7e4ce6f180580c7299"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00655">655</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1e9c75b06c99d0611535f38c7b4aa845" name="a1e9c75b06c99d0611535f38c7b4aa845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9c75b06c99d0611535f38c7b4aa845">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clocks enable register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00675">675</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a46c20c598e9e12f919f0ea47ebcbc90f" name="a46c20c598e9e12f919f0ea47ebcbc90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c20c598e9e12f919f0ea47ebcbc90f">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00667">667</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad8423b2da6edd95c40655f31a39b5d63" name="ad8423b2da6edd95c40655f31a39b5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8423b2da6edd95c40655f31a39b5d63">&#9670;&#160;</a></span>AHB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00683">683</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a5e92ed32c33c92e7ebf6919400ad535b" name="a5e92ed32c33c92e7ebf6919400ad535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e92ed32c33c92e7ebf6919400ad535b">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clocks enable register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00676">676</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a78a5aa9dd5694c48a7d8e66888a46450" name="a78a5aa9dd5694c48a7d8e66888a46450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a5aa9dd5694c48a7d8e66888a46450">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00668">668</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aaf0a001d3f29b6edcc69182a77f8c9a9" name="aaf0a001d3f29b6edcc69182a77f8c9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0a001d3f29b6edcc69182a77f8c9a9">&#9670;&#160;</a></span>AHB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00684">684</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="acdaa650fcd63730825479f6e8f70d4c0" name="acdaa650fcd63730825479f6e8f70d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa650fcd63730825479f6e8f70d4c0">&#9670;&#160;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clocks enable register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00677">677</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a28560c5bfeb45326ea7f2019dba57bea" name="a28560c5bfeb45326ea7f2019dba57bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28560c5bfeb45326ea7f2019dba57bea">&#9670;&#160;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00669">669</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a959e3c2e6f3e6327d47d2f70af1d6922" name="a959e3c2e6f3e6327d47d2f70af1d6922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959e3c2e6f3e6327d47d2f70af1d6922">&#9670;&#160;</a></span>AHB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 &amp; AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00685">685</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a79b5aff2202e70906b3ac0a0e3ecfa98" name="a79b5aff2202e70906b3ac0a0e3ecfa98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b5aff2202e70906b3ac0a0e3ecfa98">&#9670;&#160;</a></span>APB1ENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00679">679</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af84d22cd2c07c0a4b4d37f8cc8ba856d" name="af84d22cd2c07c0a4b4d37f8cc8ba856d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84d22cd2c07c0a4b4d37f8cc8ba856d">&#9670;&#160;</a></span>APB1ENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00680">680</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a237a692a156e19b3becf8fc97ff0f584" name="a237a692a156e19b3becf8fc97ff0f584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237a692a156e19b3becf8fc97ff0f584">&#9670;&#160;</a></span>APB1RSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register 1, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00671">671</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a652b0e9556d58102277cd30ae6559382" name="a652b0e9556d58102277cd30ae6559382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652b0e9556d58102277cd30ae6559382">&#9670;&#160;</a></span>APB1RSTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register 2, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00672">672</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="adadeee103cf937f548f7f922eb305e97" name="adadeee103cf937f548f7f922eb305e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adadeee103cf937f548f7f922eb305e97">&#9670;&#160;</a></span>APB1SMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1SMENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00687">687</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a0b86632e083b14cd70083eb2af0dd29e" name="a0b86632e083b14cd70083eb2af0dd29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b86632e083b14cd70083eb2af0dd29e">&#9670;&#160;</a></span>APB1SMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1SMENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00688">688</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="acc7bb47dddd2d94de124f74886d919be" name="acc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7bb47dddd2d94de124f74886d919be">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clocks enable register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00681">681</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab2c5389c9ff4ac188cd498b8f7170968" name="ab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c5389c9ff4ac188cd498b8f7170968">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00673">673</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4484a5d1f02025926b62dcc5e0311bb0" name="a4484a5d1f02025926b62dcc5e0311bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4484a5d1f02025926b62dcc5e0311bb0">&#9670;&#160;</a></span>APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00689">689</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a856a6f67bf8f310ec5c6d1bf75521881" name="a856a6f67bf8f310ec5c6d1bf75521881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856a6f67bf8f310ec5c6d1bf75521881">&#9670;&#160;</a></span>APB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral clocks enable register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00682">682</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a93996406d26cc7fafe69c7c1f56b27c2" name="a93996406d26cc7fafe69c7c1f56b27c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93996406d26cc7fafe69c7c1f56b27c2">&#9670;&#160;</a></span>APB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral reset register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00674">674</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a00801d5faa4a35f68199f3cac3847bfb" name="a00801d5faa4a35f68199f3cac3847bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00801d5faa4a35f68199f3cac3847bfb">&#9670;&#160;</a></span>APB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00690">690</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a0b9a3ced775287c8585a6a61af4b40e9" name="a0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup Domain Control Register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00693">693</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab2b346b27e669f0ff83ad94abaccf22b" name="ab2b346b27e669f0ff83ad94abaccf22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b346b27e669f0ff83ad94abaccf22b">&#9670;&#160;</a></span>C2AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00698">698</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="afbf0daf78e1938f18549e9fba27decf3" name="afbf0daf78e1938f18549e9fba27decf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf0daf78e1938f18549e9fba27decf3">&#9670;&#160;</a></span>C2AHB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB1SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00706">706</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a1a5e68965cb3e02c2b611eb6bcc2f1bd" name="a1a5e68965cb3e02c2b611eb6bcc2f1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5e68965cb3e02c2b611eb6bcc2f1bd">&#9670;&#160;</a></span>C2AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00699">699</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a452c6551af910a8fd8892e7e45b20824" name="a452c6551af910a8fd8892e7e45b20824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a452c6551af910a8fd8892e7e45b20824">&#9670;&#160;</a></span>C2AHB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00707">707</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a863f87e1dd68ddf388a72e73200cb9a1" name="a863f87e1dd68ddf388a72e73200cb9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863f87e1dd68ddf388a72e73200cb9a1">&#9670;&#160;</a></span>C2AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 &amp; AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00700">700</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="adfe8e91573bd68465b9b772e3d46024c" name="adfe8e91573bd68465b9b772e3d46024c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe8e91573bd68465b9b772e3d46024c">&#9670;&#160;</a></span>C2AHB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2AHB3SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 &amp; AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00708">708</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ae7ec8dbf145ff5aca8ca1615b7a8ab72" name="ae7ec8dbf145ff5aca8ca1615b7a8ab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ec8dbf145ff5aca8ca1615b7a8ab72">&#9670;&#160;</a></span>C2APB1ENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB1ENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00702">702</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a95eee285ca5d5d52f478c999d3576441" name="a95eee285ca5d5d52f478c999d3576441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95eee285ca5d5d52f478c999d3576441">&#9670;&#160;</a></span>C2APB1ENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB1ENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00703">703</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a41222aba7f47f3e85cea55f2af225857" name="a41222aba7f47f3e85cea55f2af225857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41222aba7f47f3e85cea55f2af225857">&#9670;&#160;</a></span>C2APB1SMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB1SMENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00710">710</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a3fe12618b6c53aa080ffffa1cab2a594" name="a3fe12618b6c53aa080ffffa1cab2a594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe12618b6c53aa080ffffa1cab2a594">&#9670;&#160;</a></span>C2APB1SMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB1SMENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00711">711</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a841a7bb4d613adba6ae8a65f3451f14a" name="a841a7bb4d613adba6ae8a65f3451f14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841a7bb4d613adba6ae8a65f3451f14a">&#9670;&#160;</a></span>C2APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00704">704</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a14a0dbd0c41659c5f8d901efdc2def02" name="a14a0dbd0c41659c5f8d901efdc2def02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a0dbd0c41659c5f8d901efdc2def02">&#9670;&#160;</a></span>C2APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00712">712</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a2952fe1c77d143f96c8a5c97b4c0d3be" name="a2952fe1c77d143f96c8a5c97b4c0d3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2952fe1c77d143f96c8a5c97b4c0d3be">&#9670;&#160;</a></span>C2APB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00705">705</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aa24cc8efa24dca7e4ce6f180580c7299" name="aa24cc8efa24dca7e4ce6f180580c7299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24cc8efa24dca7e4ce6f180580c7299">&#9670;&#160;</a></span>C2APB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2APB3SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00713">713</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a04dc454e176d50a3a5918b2095880924" name="a04dc454e176d50a3a5918b2095880924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dc454e176d50a3a5918b2095880924">&#9670;&#160;</a></span>CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00691">691</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clocks Configuration Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00659">659</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a543aa341a8ebd0ea0c03b89bf0beceff" name="a543aa341a8ebd0ea0c03b89bf0beceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543aa341a8ebd0ea0c03b89bf0beceff">&#9670;&#160;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Clear Register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00665">665</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a197c5ad92b90b5d78ebb04f072983c14" name="a197c5ad92b90b5d78ebb04f072983c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197c5ad92b90b5d78ebb04f072983c14">&#9670;&#160;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Enable Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00663">663</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af7b2383b3d5fbc21e7356b6cbefc2c0f" name="af7b2383b3d5fbc21e7356b6cbefc2c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b2383b3d5fbc21e7356b6cbefc2c0f">&#9670;&#160;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Flag Register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00664">664</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock Control Register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00657">657</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Control and Status Register, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00694">694</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4825892582e4d544f3874244c4ba84f5" name="a4825892582e4d544f3874244c4ba84f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4825892582e4d544f3874244c4ba84f5">&#9670;&#160;</a></span>EXTCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Extended Clock Recovery Register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00696">696</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a056687364a883b087fc5664830563cad" name="a056687364a883b087fc5664830563cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056687364a883b087fc5664830563cad">&#9670;&#160;</a></span>ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Internal Clock Sources Calibration Register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00658">658</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ae6ff257862eba6b4b367feea786bf1fd" name="ae6ff257862eba6b4b367feea786bf1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff257862eba6b4b367feea786bf1fd">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC System PLL configuration Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00660">660</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00661">661</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00662">662</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a7c173f2fa5c4ef64aafebcccaebf05fd" name="a7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c173f2fa5c4ef64aafebcccaebf05fd">&#9670;&#160;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00709">709</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00666">666</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00670">670</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00678">678</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="adb4bebbe6b0ac5c1518bc6efb1086fd9" name="adb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00686">686</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a540dca302294444f48c31655a7496a3a" name="a540dca302294444f48c31655a7496a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540dca302294444f48c31655a7496a3a">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a52a0a0e8dbeba9354c98845e2c8314af" name="a52a0a0e8dbeba9354c98845e2c8314af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a0a0e8dbeba9354c98845e2c8314af">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x98-0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00695">695</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ac800fcc2efbfe3284eee64857074dbee" name="ac800fcc2efbfe3284eee64857074dbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac800fcc2efbfe3284eee64857074dbee">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8[15]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x10C-0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00697">697</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad5e6ea0a37a7f654716cd4036ad9d54a" name="ad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x154 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00701">701</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32WLxx/Include/<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structRCC__TypeDef.html">RCC_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
