<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/kw2x/include/MKW22D5.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_87657d80f292322984fb19b08cf4e8ee.html">kw2x</a></li><li class="navelem"><a class="el" href="dir_f3bfb35aa03523975b4e05c128c5575f.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MKW22D5.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k_w22_d5_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           ARM Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Reference manual:    K22RM, Rev.4, Feb 2013</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Version:             rev. 1.7, 2014-05-27</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     Build:               b140603</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MK22D5</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Adapted for MKW22D5 by Johann Fischer</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     - rev. 1.0 (2012-06-06)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Initial public version.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     - rev. 1.1 (2012-07-31)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         Fixed address of SIM_SDID register.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**     - rev. 1.2 (2012-08-29)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         Update to Rev. 3 of reference manual.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         Updated UART0, RTC and CRC register definition.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**     - rev. 1.3 (2012-10-11)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         PDB module update - PDB0_PO1DLY register added.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**     - rev. 1.4 (2013-01-24)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         Update to Rev. 4 of reference manual.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 1.5 (2013-04-05)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**     - rev. 1.6 (2013-06-24)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**         NV_FOPT register - NMI_DIS bit added.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**     - rev. 1.7 (2014-05-27)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Updated to Kinetis SDK support standard.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**         MCG OSC clock select supported (MCG_C7[OSCSEL]).</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**     - 2015-01-21 adapted for MKW22D5</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#if !defined(MK22D5_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define MK22D5_H_</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a4d26784093ab053e1af944526b7e4ebb">   90</a></span>&#160;<span class="preprocessor">#define MCU_MK22D5</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #error MK22D5 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a8514d8d6cd73e72192314d085ffaa555">  101</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  107</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a548743cf2764e560797b15c2a8b82e59">  109</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0007u</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">  119</a></span>&#160;<span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">  128</a></span>&#160;<span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a3d792aab0ec2767cb3b3169128285c62">  129</a></span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#aed50c7da3cc8b418a6121de0a6fc869e">  138</a></span>&#160;<span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_m_k_w22_d5_8h.html#a29266250805940168c80e759fd67564f">  147</a></span>&#160;<span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  159</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 81                 </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  161</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  163</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  164</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  165</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  166</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  167</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  168</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  169</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  170</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  171</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  174</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  175</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  176</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  177</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  178</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  179</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  180</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  181</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  182</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  183</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  184</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  185</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  186</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  187</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  188</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  189</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  190</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  191</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">  192</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a>                    = 18,               </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4cf2ed03eaa1e5b5159cb8e0654a9a02">  193</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4cf2ed03eaa1e5b5159cb8e0654a9a02">FTFL_Collision_IRQn</a>          = 19,               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">  194</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">  195</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 21,               </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">  196</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a>                = 22,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  197</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  198</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  199</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  200</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  201</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">  202</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                 = 28,               </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">  203</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                 = 29,               </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a124be581ff4f20329e26d669c33fc6ff">  204</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a124be581ff4f20329e26d669c33fc6ff">Reserved46_IRQn</a>              = 30,               </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  205</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 31,               </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  206</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 32,               </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  207</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 33,               </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  208</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 34,               </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  209</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 35,               </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  210</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 36,               </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcbbd912ed1b2f67d49b3106cd0648b1">  211</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcbbd912ed1b2f67d49b3106cd0648b1">Reserved53_IRQn</a>              = 37,               </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a97c8ce3368f693141d0eeac32fad5f35">  212</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a97c8ce3368f693141d0eeac32fad5f35">Reserved54_IRQn</a>              = 38,               </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  213</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39,               </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  214</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 40,               </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  215</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 41,               </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  216</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 42,               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  217</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 43,               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  218</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 44,               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  219</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 45,               </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  220</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46,               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  221</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47,               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  222</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 48,               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  223</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 49,               </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  224</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 50,               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  225</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 51,               </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  226</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52,               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  227</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 53,               </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  228</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 54,               </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">  229</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a>              = 55,               </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  230</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 56,               </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  231</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 57,               </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  232</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 58,               </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  233</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59,               </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  234</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60,               </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  235</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61,               </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  236</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62,               </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  237</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63,               </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  238</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64                </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  255</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  256</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  257</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  258</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  0         </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;                  </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//#include &quot;system_MK22D5.h&quot;             /* Device specific configuration file */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1;                              </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2;                              </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV1;                               </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV2;                               </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2;                               </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3;                               </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS;                               </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PG;                                </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MG;                                </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPD;                              </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS;                              </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP4;                              </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3;                              </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2;                              </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1;                              </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0;                              </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMD;                              </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMS;                              </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM4;                              </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM3;                              </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM2;                              </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM1;                              </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM0;                              </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1b28fcb3112387441ecc5fe9251a32e9">  346</a></span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa64d6563b96bb9c13693c466528decd7">  347</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5bd555e9653cefc30e9fdb2834f7a57">  348</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecd126e0e0812785b36331de88019dde">  349</a></span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8b184f4f094f655e551a528ee645df65">  350</a></span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac443a67da1afc78c3f8a34426efd7fdc">  351</a></span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5003f0c5ed33b3daec5b49706c8268a">  352</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga94ca7e6b360271a225562fa44f605ff8">  353</a></span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa0bc592fecd8cd8d03746f4ccf5e3225">  354</a></span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebde0a554847713040cf0c43115d809b">  355</a></span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf3a31c44266561932604677fa2e0103">  356</a></span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59c18d80d2f1650011b4e7ab4a78082f">  357</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2a3bbcd45b1d248c8c1bf03cd69a5ca3">  358</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa036848fc8ca95617243eed3106b88ff">  359</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga90fd9546a4baed0bb3310256151eab47">  360</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59b503ad646bea3c6f9496a0845c5618">  361</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2cb9a9c57990869bcdd2a906bb500ab5">  362</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga34e45f740cbe3d74b8024f94e3b1288c">  363</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga412c1dd72113c5718cf0868df32b93d4">  364</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac5b2214b1d9c827e78e531fa50f01116">  365</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2450c7724303c1db5fac00c810437e4c">  366</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga0a8093e23425c874338420fc5d597bb2">  367</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf744875fb3c71dbc6d0a7cde6a8b0b4">  368</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga7b605b481843764fbe256fc588629079">  369</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9ee18d17721b33728716bab21e035534">  370</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  387</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  388</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  389</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  390</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  391</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  392</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  393</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  397</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  398</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  399</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  400</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  401</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  402</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  403</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  404</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  405</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  406</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  407</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  408</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  409</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  411</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  412</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  413</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  414</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  415</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  416</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  417</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  418</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  419</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  421</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  422</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  423</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  425</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  426</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  427</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  429</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  430</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  431</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  433</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  434</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  435</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  436</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  437</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  438</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  439</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  440</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  441</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  442</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  443</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  444</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  445</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  446</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  447</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  449</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  450</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  451</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  452</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  453</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  454</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  455</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  456</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  457</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  458</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  459</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  461</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  462</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  463</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  465</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  466</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  467</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  469</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  470</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  471</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  473</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  474</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  475</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  478</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  479</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  483</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  487</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  489</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  491</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  493</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  494</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  495</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  497</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  498</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  499</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  501</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  502</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  503</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  505</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  506</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  507</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  509</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  510</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  511</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  513</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  514</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  515</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  517</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  518</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  519</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  521</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  522</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  523</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  525</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  526</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  527</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  536</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  538</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  539</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            (ADC0)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  541</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  543</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4ec61cea717b410cadc80c71f4c81664">  557</a></span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0,0)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9a83b6b66f4db147b1c3f952e62b57d5">  558</a></span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0,1)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e7b7426570c776cdb8a83a9a20c654">  559</a></span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf8d364b043484d65f099b0cdbe4a680c">  560</a></span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga75de47a15ded5bfdd1e17fb6a2b430d5">  561</a></span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0,0)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga706ac593b7c7142418e9aaecf7484a6b">  562</a></span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0,1)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga81c4f6279bc8781a0708eab12b457951">  563</a></span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6625abe45d9bef5adac93e647cd034c3">  564</a></span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecf9cc86d430a0b004e90ad7baec3fd2">  565</a></span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga616f246beb053dd75afc845afb200c4c">  566</a></span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafc3e937b7e7ee72630397b81944464b5">  567</a></span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga339951b4f192bd4558b3ddfb0af8fefb">  568</a></span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac3baf0b5cfa0509588527436dc8bf209">  569</a></span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gab632df3a0ec8f731cff8ee39174e976b">  570</a></span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e1e88c6b25c34d7626db9bc893083dd">  571</a></span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebf9186fcab82ec589ef815feca0d9ce">  572</a></span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9c397728a3092a91ad6e5d10fa9b0045">  573</a></span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga84f69d1204a22d5a268f85f7abc868a6">  574</a></span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga23fa57b7d59c8d65105cc7aa21211e61">  575</a></span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacdea99a21d7b9ba8c7427a2ed091c996">  576</a></span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga04373c1fa23b3960ac862b36f6594d11">  577</a></span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga85c59c16cd58764654397a537d50575c">  578</a></span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0)</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga564c8c8076bfdbe3f74a9bf77de20fe9">  579</a></span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6efa6484d9396467ad0c2b3b9583cdd7">  580</a></span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e13c2498b80a3492922e32d88d35079">  581</a></span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga18d9c7c3d402716526d6f90bcbe1811a">  582</a></span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5dca3dc10fac37b7fc668a9664da1607">  583</a></span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e1388b9008043dfffab26709577f14">  586</a></span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0,index)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6e68bb0b85f28213a274b53aa8ddfc36">  587</a></span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0,index)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">   -- CAU Peripheral Access Layer</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;       uint8_t RESERVED_0[2048];</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CASR;                          </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CAA;                           </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;       uint8_t RESERVED_1[20];</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CASR;                          </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CAA;                           </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;       uint8_t RESERVED_2[20];</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CASR;                          </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CAA;                           </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;       uint8_t RESERVED_3[20];</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CASR;                         </div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CAA;                          </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;       uint8_t RESERVED_4[84];</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CASR;                          </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CAA;                           </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;       uint8_t RESERVED_5[20];</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CASR;                         </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CAA;                          </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;       uint8_t RESERVED_6[276];</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CASR;                         </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CAA;                          </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        </div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;       uint8_t RESERVED_7[20];</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CASR;                        </div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CAA;                         </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       </div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;} <a class="code" href="struct_c_a_u___type.html">CAU_Type</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">   -- CAU Register Masks</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae9945a982ee40a35ec7c92d32fd9956a">  654</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga262e6d420bd6efa036c7c6f8a3431c46">  655</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga591913fd850627ba4dbbe23dff834f4e">  656</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab1825cdea4d35d62af51b40a80524a61">  657</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3ea78b4eacaf7b3cf614dee61564e86">  658</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c0cd608dfa284be126e88595cfef13c">  659</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaba538fe03e857a34dab8ed29bcc127f8">  660</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* STR_CASR Bit Fields */</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dffcd6d4b1c0445b861214d9fcb2bbd">  662</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c5490b9ee06c378d9e52f5dcc4e4da6">  663</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44bc22302cf006a4b12f130de2f509ab">  664</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade64f9ddd7c12103c652b284f192d6ea">  665</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5447564cf9ebe8e0ed52d5367304d0cd">  666</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8103f4482a52d4ea2c47a26161596b66">  667</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b0d6cb73fdaaf5a5d9adc1c95d296c6">  668</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* ADR_CASR Bit Fields */</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5c604aca577b3d7a07e03e6b98ae418f">  670</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0659a788cbcc596dc60f7d85104ade27">  671</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2aa12b2fd1060e7b5c444cb64efbcf6">  672</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac342820577edd24d5b9b2ffe7279c18a">  673</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabb62168b08dff77e1dd30ca4cb6cd997">  674</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga22dcce65fce4ef3511615cbd4d1a0e1e">  675</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa5ee00ac2f0ef91869f7f0ec921441f6">  676</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* RADR_CASR Bit Fields */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b83182cdf0c23dd0359bdd4bde2e770">  678</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaaed76b153aa3db1dd33853bd41f890f">  679</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae77a40261939bae263003192796104ac">  680</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29f9fdde7f5d91e78a00e02dc66d90ce">  681</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93d73e487a9f7e0f78ff89b8c2162099">  682</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b9d89d85aab94d1cf9066dcdc9f80b3">  683</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad6072b4fc13d1b80be7ce33a71da8b1f">  684</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* XOR_CASR Bit Fields */</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca3c61b76adc9812ea3851c4b704c43f">  686</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga371852a2013f6f7d79b8fcd434367358">  687</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71d1db03ca6c06a051297201f2e8d855">  688</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c2901b4531d55d9625468c78cea25b0">  689</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1ac156673986e2dc85b9d9491a3d4bf2">  690</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga935619a005c89a213ef4df90046e2802">  691</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad0d12a99e05798ea2c6cd22d02b0752a">  692</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* ROTL_CASR Bit Fields */</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga872c60c9f23d4d48a0f47cd1f3848540">  694</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafe14ff3ce4f7d2b10d0b202cf03546af">  695</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga834d584c25afb7faf4c9f0b87b5b9619">  696</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4d0da6b7c4575317872d875392fb0272">  697</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d8f0ea43478a075cf2a0c9745bd211c">  698</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad4f7b9dfa3900a1a24b391b7c515d0e4">  699</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dc294f60e158cddfefa8728889a8763">  700</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/* AESC_CASR Bit Fields */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cdbe3e5dcccfef7d740aa8474df5263">  702</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d38ea3ba55f1a1fdb7f01d217c387ed">  703</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga40583682054346f72ca37860de1406b6">  704</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa13642832bf71bc8d76ef211ee7de360">  705</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5439d1e52f7e2cd76ac43c3a82b251ac">  706</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f13940abf0f6bc17f633206a387423">  707</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83db0296057530f6476583f9d45b9e26">  708</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* AESIC_CASR Bit Fields */</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb80d3117440c08ed94005920ea5fb39">  710</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaea31527fd7f5ac33f8a4eacdb62ae8bd">  711</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd8cf2f0aa0a4475cc5352b023839e02">  712</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga45aa7619f775385221648659d5303807">  713</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c4921877f2a358cf58b360ae349d6e4">  714</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac5a230498e5cdfde6c562f568d90acbf">  715</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83b8e9f334baf5a5cae0e96e17afa8f8">  716</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; <span class="comment">/* end of group CAU_Register_Masks */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga4bae7acee3c09ef910c11c3536bbbbc1">  725</a></span>&#160;<span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950">  727</a></span>&#160;<span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#gac1b13afa7943f13c13045780b124e818">  729</a></span>&#160;<span class="preprocessor">#define CAU_BASES                                { CAU }</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR0;                                </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR1;                                </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPR;                                </div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCR;                                </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DACCR;                              </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MUXCR;                              </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga027ebf4e2c4654b6e863e070cb299128">  765</a></span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaccbe9acfec0cbe3a83f7331f899f3240">  766</a></span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gac3a57bc4a8faf059f7271bca5af68846">  767</a></span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga678da61cf26cf0494da5f50012b39a88">  768</a></span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5b7c17c68ee9198e701deff8f750ca2b">  769</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaf82bcece4b697f01171a785589591a8c">  770</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03">  787</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3">  788</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74">  789</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2">  790</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98">  791</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13">  792</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2">  794</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b">  795</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd">  796</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24">  797</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc">  798</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782">  799</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99">  800</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f">  801</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee">  802</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a">  803</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1">  804</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2">  805</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b">  806</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb">  807</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef">  809</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a">  810</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627">  811</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a">  813</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394">  814</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c">  815</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01">  816</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7">  817</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b">  818</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692">  819</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f">  820</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7">  821</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca">  822</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148">  823</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484">  824</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022">  826</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311">  827</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637">  828</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160">  829</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083">  830</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08">  831</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93">  832</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5">  834</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf">  835</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe">  836</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160">  837</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5">  838</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50">  839</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5636686e652e5c89b119ff1954c0e98a">  840</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafd77773e4a14b8f22b0b00c52a180d0c">  841</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268">  850</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">  852</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431">  853</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            (CMP0)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga890dc341ab8c2c9f71f9840cda07b9cb">  855</a></span>&#160;<span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga4feda05828d32e7b657d871ccf105538">  857</a></span>&#160;<span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga91e89d9d49a3f251dcd9026ad403a3e8">  858</a></span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                            (CMP1)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7">  860</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE, CMP1_BASE }</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f">  862</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0, CMP1 }</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0b4ea995265b027fb308b236b2f0afd4">  876</a></span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga993cebfc8cb6bcf6caec49cd75218d17">  877</a></span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gafc67824f9a3bc92eaf359c91bf1df5b6">  878</a></span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0)</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga4b5f2afaed69d7a475c7b49e6072c2d1">  879</a></span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0)</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga35e0e1f16fe611949cc7970ad0119891">  880</a></span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5ee1e22a7f08ec3cdad0083a790b10b3">  881</a></span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* CMP1 */</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaa82475a4569fb842d73f762929acfa98">  883</a></span>&#160;<span class="preprocessor">#define CMP1_CR0                                 CMP_CR0_REG(CMP1)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga911f6bea29d7cb4cc6381004d51663ea">  884</a></span>&#160;<span class="preprocessor">#define CMP1_CR1                                 CMP_CR1_REG(CMP1)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0cbc568262a074fb920d0534e972853b">  885</a></span>&#160;<span class="preprocessor">#define CMP1_FPR                                 CMP_FPR_REG(CMP1)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaed2f22d532cad1fddbaa508702e09d5e">  886</a></span>&#160;<span class="preprocessor">#define CMP1_SCR                                 CMP_SCR_REG(CMP1)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga9204e7f65522d049fe7df9d705ed74e8">  887</a></span>&#160;<span class="preprocessor">#define CMP1_DACCR                               CMP_DACCR_REG(CMP1)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gad567f4f2fcc1f24abb745dcffcd7cef0">  888</a></span>&#160;<span class="preprocessor">#define CMP1_MUXCR                               CMP_MUXCR_REG(CMP1)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH1;                               </div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL1;                               </div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH2;                               </div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL2;                               </div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OC;                                 </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a>;                                </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a>;                               </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a>;                               </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a>;                               </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD4;                               </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PPS;                                </div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>;                                </div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;} <a class="code" href="struct_c_m_t___type.html">CMT_Type</a>, *<a class="code" href="group___c_m_t___peripheral___access___layer.html#ga661d300631186b3038ab08bea7292934">CMT_MemMapPtr</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/* CMT - Register accessors */</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gae0c4248d6bbae5002cde593a63e7a88d">  936</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_REG(base)                       ((base)-&gt;CGH1)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga3488ddc2e45f9044b0b46e345d1261b7">  937</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_REG(base)                       ((base)-&gt;CGL1)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga50a0987ef8a1ae8ac3252301041b3aa7">  938</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_REG(base)                       ((base)-&gt;CGH2)</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga3a75e1bfd0e7c0d7ce90434a3840a279">  939</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_REG(base)                       ((base)-&gt;CGL2)</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga87fac7a794d52c22ec21adb7f7b4620f">  940</a></span>&#160;<span class="preprocessor">#define CMT_OC_REG(base)                         ((base)-&gt;OC)</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2db08983c0d04466f2ca30c355d1f033">  941</a></span>&#160;<span class="preprocessor">#define CMT_MSC_REG(base)                        ((base)-&gt;MSC)</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8213fa1657da2e93a3a14c7cf28c8f9a">  942</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga7527c594b042959a6aea6c07d80527c4">  943</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga4aa50e6dce4a37225dd39872a37f0ccd">  944</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_REG(base)                       ((base)-&gt;CMD3)</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga19314736e7708b9cd2ebac1fc1a884ab">  945</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_REG(base)                       ((base)-&gt;CMD4)</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gac7dc994eec36ab6fcac05e6a123abcc7">  946</a></span>&#160;<span class="preprocessor">#define CMT_PPS_REG(base)                        ((base)-&gt;PPS)</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gab25208cef216e2e892a45460302c6233">  947</a></span>&#160;<span class="preprocessor">#define CMT_DMA_REG(base)                        ((base)-&gt;DMA)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a">  964</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e">  965</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaab6db22ced1eff50005d7df4d1d6dc0f">  966</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f">  968</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d">  969</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga2d042e508373d5fceb72b794eca5e7d1">  970</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea">  972</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459">  973</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga95219b8b12ea826848dec3d3287a1b7b">  974</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9">  976</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8">  977</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga78f805fee13018151bbb94de65001f7e">  978</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* OC Bit Fields */</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58">  980</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2">  981</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587">  982</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8">  983</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f">  984</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125">  985</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159">  987</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522">  988</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef">  989</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0">  990</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb">  991</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417">  992</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a">  993</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571">  994</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1">  995</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d">  996</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf">  997</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52">  998</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a">  999</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 1000</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 1001</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 1003</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 1004</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae3e2ac370668a3642cce5a73276c84c8"> 1005</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 1007</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 1008</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87471234abbe07360747af94e8ac2bf0"> 1009</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 1011</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 1012</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga431d80d598dabe4e65e1afb9eb9db574"> 1013</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 1015</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 1016</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab29afd8c13712224b175b9ea866463ba"> 1017</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 1019</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 1020</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga47d0c8720fa9b402dbacf8e53eec5134"> 1021</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 1023</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 1024</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga53e160517651b4460f52bf43fe1e197a"> 1033</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 1035</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gae361f199741d5276c4618edb9ee289b7"> 1036</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                             (CMT)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gad5658ec1717cf6b1a031581da622b98c"> 1038</a></span>&#160;<span class="preprocessor">#define CMT_BASE_ADDRS                           { CMT_BASE }</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gad58e606f11af35440c1b77ff05b55874"> 1040</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTRS                            { CMT }</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* CMT - Register instance definitions */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* CMT */</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga4c7d1dfd83c5f57747e3ab42a5a95f1c"> 1054</a></span>&#160;<span class="preprocessor">#define CMT_CGH1                                 CMT_CGH1_REG(CMT)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga9e3e0d298f924d87194b810b6650e7b7"> 1055</a></span>&#160;<span class="preprocessor">#define CMT_CGL1                                 CMT_CGL1_REG(CMT)</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga7d10215d9de6abb5a00248c99a6cdd5f"> 1056</a></span>&#160;<span class="preprocessor">#define CMT_CGH2                                 CMT_CGH2_REG(CMT)</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga876610d3a8662684c6a321c84f275c2b"> 1057</a></span>&#160;<span class="preprocessor">#define CMT_CGL2                                 CMT_CGL2_REG(CMT)</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga51de72fb53207f757bb87c5e6a2f0089"> 1058</a></span>&#160;<span class="preprocessor">#define CMT_OC                                   CMT_OC_REG(CMT)</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8b8bc43b1d63206a6a34a206ccf6d38b"> 1059</a></span>&#160;<span class="preprocessor">#define CMT_MSC                                  CMT_MSC_REG(CMT)</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2d816daa348fd72efabe968a53dd3519"> 1060</a></span>&#160;<span class="preprocessor">#define CMT_CMD1                                 CMT_CMD1_REG(CMT)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga82b6cc872f8618c5af1c34c62229a3a3"> 1061</a></span>&#160;<span class="preprocessor">#define CMT_CMD2                                 CMT_CMD2_REG(CMT)</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gaf97d4508ec487dc63e244938dbcb88ae"> 1062</a></span>&#160;<span class="preprocessor">#define CMT_CMD3                                 CMT_CMD3_REG(CMT)</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga17049df9c1f0cc2fc3a0bdfbdb6f6bc1"> 1063</a></span>&#160;<span class="preprocessor">#define CMT_CMD4                                 CMT_CMD4_REG(CMT)</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga078edfcdbd55827db79dda05e1404c14"> 1064</a></span>&#160;<span class="preprocessor">#define CMT_PPS                                  CMT_PPS_REG(CMT)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gadaf0785d5239674d6b363584b8d44c4c"> 1065</a></span>&#160;<span class="preprocessor">#define CMT_DMA                                  CMT_DMA_REG(CMT)</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAL;                             </div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATAH;                             </div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA;                              </div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALL;                             </div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATALU;                             </div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHL;                             </div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATAHU;                             </div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  };</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL;                            </div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH;                            </div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    } GPOLY_ACCESS16BIT;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY;                             </div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL;                            </div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU;                            </div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL;                            </div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU;                            </div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    } GPOLY_ACCESS8BIT;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  };</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                              </div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;           uint8_t RESERVED_0[3];</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU;                             </div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    } CTRL_ACCESS8BIT;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  };</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* CRC - Register accessors */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga54f4e08c650fbcfdda8439fcff3cc0d0"> 1134</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAL)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga890c16e0618372d6a3a9b1aa97eff39c"> 1135</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAH)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga17e6745c67535b0f48a64c0331f44e86"> 1136</a></span>&#160;<span class="preprocessor">#define CRC_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga2e802356d547513cc167cbfc74360a88"> 1137</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALL)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga7d345ba407c8f141876983d3d682e60e"> 1138</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALU)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga4e248bcf436029f7e5d8e51be0d09197"> 1139</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHL)</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga0ff43e8e832829a862d36a8f33f08126"> 1140</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHU)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga28de0343fb8a1934ead620d158bfa09d"> 1141</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYL)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab28b160dd6192ee846e9399e4c9dea1b"> 1142</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYH)</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab762c4d55706670f1175d3f659e00c44"> 1143</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_REG(base)                      ((base)-&gt;GPOLY)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaaeeed4029e6a0189e90c623c2aa0879b"> 1144</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLL)</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6891ecb9421719bedd3b17a3f3c498c3"> 1145</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLU)</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga78ffeec89894a1a292c17e03c05b68f5"> 1146</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHL)</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga752e36d47529b18e3e973212952e92af"> 1147</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHU)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaa705075c02f0a26c0ac91deae2f9fb44"> 1148</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaddea939aa4a1cc2f7d6315f964bbbafa"> 1149</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_REG(base)                     ((base)-&gt;CTRL_ACCESS8BIT.CTRLHU)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* DATAL Bit Fields */</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8bad59d8f638bc49c5c098b0be9beb23"> 1166</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_MASK                     0xFFFFu</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99d9068960a7ec56ab525b22628d74ee"> 1167</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_SHIFT                    0</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5aa800e3872374aae006a458ac46e48e"> 1168</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAL_DATAL_SHIFT))&amp;CRC_DATAL_DATAL_MASK)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/* DATAH Bit Fields */</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d8b84bf7b81a4943bfe4d92eea7a83d"> 1170</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_MASK                     0xFFFFu</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2820b1c312342051ef13af454924dd6a"> 1171</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_SHIFT                    0</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a935b7a0739c9353ea1db915d15098f"> 1172</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAH_DATAH_SHIFT))&amp;CRC_DATAH_DATAH_MASK)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab3fd3443e50946adc0be6c46cfac2b4d"> 1174</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL_MASK                         0xFFu</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8ecef51d22d384bc8ab987dfb808f49"> 1175</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL_SHIFT                        0</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5c2d2d988b40b375080e1e6e63ba3f77"> 1176</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LL_SHIFT))&amp;CRC_DATA_LL_MASK)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga270ddfffb4376c63d7dcb6c67ec26ac0"> 1177</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU_MASK                         0xFF00u</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1ff4f24e49d987429fc4bf9515a37d40"> 1178</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU_SHIFT                        8</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga567014ec3cf8760d4e4502866c31ef00"> 1179</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LU_SHIFT))&amp;CRC_DATA_LU_MASK)</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d36f0e2640b258579276ada9dbc68b1"> 1180</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL_MASK                         0xFF0000u</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae717e6022d6dd5e4e72cc3386e7ccc6b"> 1181</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL_SHIFT                        16</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab48aad72696d318bf010c7e0c54cc95b"> 1182</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HL_SHIFT))&amp;CRC_DATA_HL_MASK)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga30fc9246793f0817a1907bc0f9080487"> 1183</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU_MASK                         0xFF000000u</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0b68b41e3667c6904623c59fcd3d6c62"> 1184</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU_SHIFT                        24</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga618e11d84c3e51f8d767a021dbfc4e94"> 1185</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HU_SHIFT))&amp;CRC_DATA_HU_MASK)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/* DATALL Bit Fields */</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7f99e19de9e3e19206c47c202c96bb5c"> 1187</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_MASK                   0xFFu</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga16cc13b7d931b2080c8de506cae34fcb"> 1188</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_SHIFT                  0</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92ae41280f6cede9a6d61d944b9bdbed"> 1189</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALL_DATALL_SHIFT))&amp;CRC_DATALL_DATALL_MASK)</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/* DATALU Bit Fields */</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacf86687293ecef8f5067951339146b2e"> 1191</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_MASK                   0xFFu</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadb699078287075d9c73c0ececa7c11c4"> 1192</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_SHIFT                  0</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga262be66a69987ce042fd0519e27dd682"> 1193</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALU_DATALU_SHIFT))&amp;CRC_DATALU_DATALU_MASK)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/* DATAHL Bit Fields */</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7774128f4d39b06d75e221d7c058f60e"> 1195</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_MASK                   0xFFu</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76f45a4ca9734a414f5e73deb79ead0e"> 1196</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_SHIFT                  0</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga55870105cff064737819f25ba302f07e"> 1197</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHL_DATAHL_SHIFT))&amp;CRC_DATAHL_DATAHL_MASK)</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/* DATAHU Bit Fields */</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1dadbb252b94eae6d58efd4955a57eb2"> 1199</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_MASK                   0xFFu</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga171e0d5a315574e858cf58e22957f131"> 1200</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_SHIFT                  0</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae1736710c36588af1ecc3b6ecb3707e1"> 1201</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHU_DATAHU_SHIFT))&amp;CRC_DATAHU_DATAHU_MASK)</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7512a0f84b048e7a54207f9a7e619494"> 1203</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa"> 1204</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5eb41c10ffbf64defaef2101a9036e32"> 1205</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga15ab1d296a857eebfbb3e5894ddd9302"> 1207</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga62fa126178d7137b39b75ad2d63edae9"> 1208</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8f26eea960e536b264b1a5b1d494b07"> 1209</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 1211</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 1212</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 1213</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 1214</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 1215</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 1216</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga659c987f1e9d74e32d16e4b69bd763ee"> 1218</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a323693acd9a37bb90abdc7f16ebbd8"> 1219</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd454535299300522b0dfe8b5c46b4c4"> 1220</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf2e9b900f7d964512e1541299729abb9"> 1222</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d6303422fb112dfad558ee2f84aa92c"> 1223</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e683f5350c138559c8f6c72771610f9"> 1224</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92b941ef781b6023d61bc2af7f0b1818"> 1226</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaffbf0c35e87ea7a9650c9a049a08560c"> 1227</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2620d4495edbf2e97ad905e12bf3e0a5"> 1228</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac0f3f7a896e1ef279b948d778274cf04"> 1230</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga448d4b6c4e930f1c84294da6607faac4"> 1231</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3a5bf9b2f9fae47e0e669010c130ade2"> 1232</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 1234</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 1235</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 1236</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 1237</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 1238</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 1239</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 1240</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 1241</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 1242</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 1243</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 1244</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 1245</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1d62eb284fb7d178fddaf03e10dcd19c"> 1247</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9299763dd32745d443ab84a9911ad775"> 1248</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c716f81782ec7e214f823ef98fa8eb3"> 1249</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacd050b23263379193cf9cde3e1567ab1"> 1250</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0a552f60712b28cd96e939d4324157df"> 1251</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga505ca51d1aad1610b44bad4580f2637f"> 1252</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0418249380c6e69fc9a949f8da4e60f1"> 1253</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991fefda83335d188d0cc82f1e64f43e"> 1254</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga93d5a2251369091d34c8cca12d716c2b"> 1255</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac2999b1c162cd0860f76f002ead704ad"> 1256</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga079a05fc69d357e3fadfb07de8abbeee"> 1257</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga190812e0be1bc09b3f29bf3c139140ad"> 1258</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 1267</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 1269</a></span>&#160;<span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga139bd4056b9e3c7987d28b6e955b662d"> 1270</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                             (CRC0)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 1272</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 1274</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC0 }</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* CRC - Register instance definitions */</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/* CRC */</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga9ada2610a4a85066839f786c0e9b9c12"> 1288</a></span>&#160;<span class="preprocessor">#define CRC_DATA                                 CRC_DATA_REG(CRC0)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gac78172c70700375589d24fa23ac0087e"> 1289</a></span>&#160;<span class="preprocessor">#define CRC_DATAL                                CRC_DATAL_REG(CRC0)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaafc4f6298cc6c68a9303b2592c5098fb"> 1290</a></span>&#160;<span class="preprocessor">#define CRC_DATALL                               CRC_DATALL_REG(CRC0)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaa31c5e76af676f7049beb7040c402d93"> 1291</a></span>&#160;<span class="preprocessor">#define CRC_DATALU                               CRC_DATALU_REG(CRC0)</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99d217ec20473c5783fc680bbfe5254c"> 1292</a></span>&#160;<span class="preprocessor">#define CRC_DATAH                                CRC_DATAH_REG(CRC0)</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga30cd9a6963fe6d98148621b72073bb26"> 1293</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL                               CRC_DATAHL_REG(CRC0)</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gada339dcf5b9de5932e5bb8c54b003fd3"> 1294</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU                               CRC_DATAHU_REG(CRC0)</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6fa4fa4a9a7cb5649a494120c89beb72"> 1295</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY                                CRC_GPOLY_REG(CRC0)</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga5e93846e8ba00df5f86390dc79fd89de"> 1296</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL                               CRC_GPOLYL_REG(CRC0)</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga84f37d75bbb697cddadaaceecc10c8e2"> 1297</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL                              CRC_GPOLYLL_REG(CRC0)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gabbbe8ac9438423b1bf5c99288c283c09"> 1298</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU                              CRC_GPOLYLU_REG(CRC0)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga48bbad74b5c22f8e3fb65e178dd5c21d"> 1299</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH                               CRC_GPOLYH_REG(CRC0)</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99723e01917f7cd510cab5f89aee93d2"> 1300</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL                              CRC_GPOLYHL_REG(CRC0)</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga52c0c04aaa1ae20951eeebeb1c58e96e"> 1301</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU                              CRC_GPOLYHU_REG(CRC0)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gae7431cd932210c6ef38ebcd07672aa8b"> 1302</a></span>&#160;<span class="preprocessor">#define CRC_CTRL                                 CRC_CTRL_REG(CRC0)</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab3a9873d31cfc029f5c1ac6f735a798c"> 1303</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU                               CRC_CTRLHU_REG(CRC0)</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL;                               </div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH;                               </div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  } DAT[16];</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                 </div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C0;                                 </div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>, *<a class="code" href="group___d_a_c___peripheral___access___layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga08d6968ef33456980d21911ea2ed00f5"> 1347</a></span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga53b85847dea8002316aa2880d5c27f68"> 1348</a></span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga689d7e5290e37e3690b476afe279548c"> 1349</a></span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga535f8efe3924aa0e193dc9a57b4cae83"> 1350</a></span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5177a56f528748e9c9e8138a130a289d"> 1351</a></span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0960302c90bdaf9930ed8dd663893ec4"> 1352</a></span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga06d752efe9ec5bab7d61ccf9c2689345"> 1369</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad9030129a0f34502c115abd36728d001"> 1370</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e"> 1371</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f"> 1373</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0056432036b350d3839554982acfbff1"> 1374</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc"> 1375</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 1377</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 1378</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 1379</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 1380</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 1381</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 1382</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 1384</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 1385</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 1386</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 1387</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 1388</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 1389</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 1390</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 1391</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 1392</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 1393</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 1394</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 1395</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 1396</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 1397</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 1398</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 1399</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 1401</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 1402</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 1403</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 1404</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 1405</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 1406</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 1407</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 1408</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 1409</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 1410</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 1412</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 1413</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 1414</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 1415</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 1416</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 1417</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc"> 1426</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955"> 1428</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gabe3b30df06ec04e5c899efd6e49f1800"> 1429</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            (DAC0)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga2e056d497cd21aa7a51e188e005e9b37"> 1431</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE }</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gab47690040e4d63adc4f324358c27157a"> 1433</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0 }</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga42102f01d7c10ffe6e888e69befd52cd"> 1447</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0,0)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3ad29b1caa28a60ed8fbb86aa56b76e6"> 1448</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0,0)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gabf88b7108b7dbe4a53e9f8af739e1b94"> 1449</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0,1)</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga81fd0c2515b08c9925d83d7102815219"> 1450</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0,1)</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5913267afcf58e94d351e29cad30f5a5"> 1451</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2L                               DAC_DATL_REG(DAC0,2)</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaae449cd7a8fe389f3fbec5e1d64a8cca"> 1452</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2H                               DAC_DATH_REG(DAC0,2)</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf6382bb80697998de7bc6a43fc17f94c"> 1453</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3L                               DAC_DATL_REG(DAC0,3)</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga143571c837603327f821922d4d63ce98"> 1454</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3H                               DAC_DATH_REG(DAC0,3)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga651ffdd3100661b139ccb8a85ae19a1e"> 1455</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4L                               DAC_DATL_REG(DAC0,4)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gadf9a2168cced552aa3245151a0afb4c0"> 1456</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4H                               DAC_DATH_REG(DAC0,4)</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad50bd983c220a29864d6746bc73a6673"> 1457</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5L                               DAC_DATL_REG(DAC0,5)</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4bf1318ca537114298188c90e9d4aad1"> 1458</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5H                               DAC_DATH_REG(DAC0,5)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3bc2eaa1dd5c362d1b75fa0e16dfb4fb"> 1459</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6L                               DAC_DATL_REG(DAC0,6)</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga30bcb5973dc8b432018baa93b3859e47"> 1460</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6H                               DAC_DATH_REG(DAC0,6)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe5c963fb976515bd579f93fe0ebf16f"> 1461</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7L                               DAC_DATL_REG(DAC0,7)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaab9d8ebf05ada01a63cd35ce6c007060"> 1462</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7H                               DAC_DATH_REG(DAC0,7)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1d1d4be594f1dfdc719687e720b82735"> 1463</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8L                               DAC_DATL_REG(DAC0,8)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa99a274fdf0b2ce26726622755d80ab0"> 1464</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8H                               DAC_DATH_REG(DAC0,8)</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9910ada6d3a36320e8f2f42eb996f8b8"> 1465</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9L                               DAC_DATL_REG(DAC0,9)</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3466b1d82741eb9ac40b2a03464fc19e"> 1466</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9H                               DAC_DATH_REG(DAC0,9)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac2c847c2b024fe0def871377a9a8ee6c"> 1467</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10L                              DAC_DATL_REG(DAC0,10)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe2551e9830493d8f2bea2df3529e861"> 1468</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10H                              DAC_DATH_REG(DAC0,10)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga34b6a1893b1357cef94f33cbd76f8ebc"> 1469</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11L                              DAC_DATL_REG(DAC0,11)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa199cd5f0f29e764dba43860799f0293"> 1470</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11H                              DAC_DATH_REG(DAC0,11)</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga167515f0c1d861896709b05d961e9508"> 1471</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12L                              DAC_DATL_REG(DAC0,12)</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0fa0f70cbebaa9d8101cd42748480c49"> 1472</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12H                              DAC_DATH_REG(DAC0,12)</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f59bf693950e4cce27b93c0c2f58dd8"> 1473</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13L                              DAC_DATL_REG(DAC0,13)</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga227190727d6b456969815e89cf8be881"> 1474</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13H                              DAC_DATH_REG(DAC0,13)</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9d58105333305017d2521a5fdff24e6d"> 1475</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14L                              DAC_DATL_REG(DAC0,14)</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0f7c3d28d07b2122d3291516bbe35e43"> 1476</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14H                              DAC_DATH_REG(DAC0,14)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3e2b5382b00375ed5f61ee3e0d18ee9f"> 1477</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15L                              DAC_DATL_REG(DAC0,15)</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gacb77b43eb0bf55cdcc0c7630667b29fa"> 1478</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15H                              DAC_DATH_REG(DAC0,15)</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaecdc3a290fad8782ff0072d4fb540212"> 1479</a></span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0)</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga00e22b8e72b6f59cbb7c46c47c71930c"> 1480</a></span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0)</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga54148f65bd470a8414d0de17427b3c50"> 1481</a></span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0)</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1f3d911fd37856fcdd26fe596f884c09"> 1482</a></span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0)</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaed832510d2d49d0b46ff29bd65ef0a15"> 1485</a></span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0,index)</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0c1025944a54ab896169911f32453cf1"> 1486</a></span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0,index)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ES;                                </div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ;                               </div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI;                               </div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CEEI;                               </div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SEEI;                               </div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERQ;                               </div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERQ;                               </div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CDNE;                               </div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SSRT;                               </div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERR;                               </div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CINT;                               </div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR;                               </div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HRS;                               </div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;       uint8_t RESERVED_5[200];</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI3;                            </div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI2;                            </div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI1;                            </div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI0;                            </div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI7;                            </div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI6;                            </div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI5;                            </div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI4;                            </div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI11;                           </div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI10;                           </div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI9;                            </div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI8;                            </div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI15;                           </div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI14;                           </div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI13;                           </div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI12;                           </div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;       uint8_t RESERVED_6[3824];</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR;                             </div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF;                              </div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR;                              </div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO;                       </div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO;                    </div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES;                   </div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    };</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST;                             </div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR;                             </div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF;                              </div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO;                     </div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES;                    </div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    };</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA;                         </div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;                               </div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO;                     </div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES;                    </div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    };</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  } TCD[16];</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e"> 1583</a></span>&#160;<span class="preprocessor">#define DMA_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76"> 1584</a></span>&#160;<span class="preprocessor">#define DMA_ES_REG(base)                         ((base)-&gt;ES)</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a"> 1585</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_REG(base)                        ((base)-&gt;ERQ)</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9"> 1586</a></span>&#160;<span class="preprocessor">#define DMA_EEI_REG(base)                        ((base)-&gt;EEI)</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2"> 1587</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_REG(base)                       ((base)-&gt;CEEI)</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f"> 1588</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_REG(base)                       ((base)-&gt;SEEI)</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9"> 1589</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_REG(base)                       ((base)-&gt;CERQ)</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e"> 1590</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_REG(base)                       ((base)-&gt;SERQ)</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a"> 1591</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_REG(base)                       ((base)-&gt;CDNE)</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb"> 1592</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_REG(base)                       ((base)-&gt;SSRT)</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba"> 1593</a></span>&#160;<span class="preprocessor">#define DMA_CERR_REG(base)                       ((base)-&gt;CERR)</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922"> 1594</a></span>&#160;<span class="preprocessor">#define DMA_CINT_REG(base)                       ((base)-&gt;CINT)</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7"> 1595</a></span>&#160;<span class="preprocessor">#define DMA_INT_REG(base)                        ((base)-&gt;INT)</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29"> 1596</a></span>&#160;<span class="preprocessor">#define DMA_ERR_REG(base)                        ((base)-&gt;ERR)</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4"> 1597</a></span>&#160;<span class="preprocessor">#define DMA_HRS_REG(base)                        ((base)-&gt;HRS)</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb"> 1598</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_REG(base)                    ((base)-&gt;DCHPRI3)</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9"> 1599</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_REG(base)                    ((base)-&gt;DCHPRI2)</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a"> 1600</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_REG(base)                    ((base)-&gt;DCHPRI1)</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01"> 1601</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_REG(base)                    ((base)-&gt;DCHPRI0)</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1"> 1602</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_REG(base)                    ((base)-&gt;DCHPRI7)</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9"> 1603</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_REG(base)                    ((base)-&gt;DCHPRI6)</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10"> 1604</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_REG(base)                    ((base)-&gt;DCHPRI5)</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec"> 1605</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_REG(base)                    ((base)-&gt;DCHPRI4)</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f"> 1606</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_REG(base)                   ((base)-&gt;DCHPRI11)</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8"> 1607</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_REG(base)                   ((base)-&gt;DCHPRI10)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c"> 1608</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_REG(base)                    ((base)-&gt;DCHPRI9)</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14"> 1609</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_REG(base)                    ((base)-&gt;DCHPRI8)</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac"> 1610</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_REG(base)                   ((base)-&gt;DCHPRI15)</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb"> 1611</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_REG(base)                   ((base)-&gt;DCHPRI14)</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd"> 1612</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_REG(base)                   ((base)-&gt;DCHPRI13)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5"> 1613</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_REG(base)                   ((base)-&gt;DCHPRI12)</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481"> 1614</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_REG(base,index)                ((base)-&gt;TCD[index].SADDR)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311"> 1615</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_REG(base,index)                 ((base)-&gt;TCD[index].SOFF)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0"> 1616</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_REG(base,index)                 ((base)-&gt;TCD[index].ATTR)</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859"> 1617</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_REG(base,index)          ((base)-&gt;TCD[index].NBYTES_MLNO)</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399"> 1618</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_REG(base,index)       ((base)-&gt;TCD[index].NBYTES_MLOFFNO)</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75"> 1619</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_REG(base,index)      ((base)-&gt;TCD[index].NBYTES_MLOFFYES)</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a"> 1620</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_REG(base,index)                ((base)-&gt;TCD[index].SLAST)</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53"> 1621</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_REG(base,index)                ((base)-&gt;TCD[index].DADDR)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8"> 1622</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_REG(base,index)                 ((base)-&gt;TCD[index].DOFF)</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990"> 1623</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].CITER_ELINKNO)</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6"> 1624</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].CITER_ELINKYES)</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d"> 1625</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_REG(base,index)            ((base)-&gt;TCD[index].DLAST_SGA)</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261"> 1626</a></span>&#160;<span class="preprocessor">#define DMA_CSR_REG(base,index)                  ((base)-&gt;TCD[index].CSR)</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087"> 1627</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].BITER_ELINKNO)</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b"> 1628</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].BITER_ELINKYES)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 1645</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 1646</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 1647</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 1648</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 1649</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 1650</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 1651</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 1652</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 1653</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 1654</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 1655</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 1656</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 1657</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 1658</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 1659</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 1660</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 1662</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 1663</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 1664</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 1665</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 1666</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 1667</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 1668</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 1669</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 1670</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 1671</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 1672</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 1673</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 1674</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 1675</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 1676</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 1677</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 1678</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 1679</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 1680</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 1681</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 1682</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 1683</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 1684</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 1685</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 1686</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 1688</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 1689</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 1690</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 1691</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 1692</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 1693</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 1694</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 1695</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 1696</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 1697</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 1698</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 1699</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 1700</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 1701</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 1702</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 1703</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 1704</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 1705</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 1706</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 1707</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 1708</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 1709</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 1710</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 1711</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 1712</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 1713</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 1714</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 1715</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 1716</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 1717</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 1718</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 1719</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 1721</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 1722</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 1723</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 1724</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 1725</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 1726</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 1727</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 1728</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 1729</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 1730</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 1731</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 1732</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 1733</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 1734</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 1735</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 1736</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 1737</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 1738</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 1739</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 1740</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 1741</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 1742</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 1743</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 1744</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 1745</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 1746</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 1747</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 1748</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 1749</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 1750</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 1751</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 1752</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 1754</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 1755</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 1756</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 1757</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 1758</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 1759</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 1760</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 1762</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 1763</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 1764</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 1765</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 1766</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 1767</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 1768</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 1770</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 1771</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 1772</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 1773</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 1774</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 1775</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 1776</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 1778</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 1779</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 1780</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 1781</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 1782</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 1783</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 1784</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 1786</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 1787</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 1788</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 1789</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 1790</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 1791</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 1792</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 1794</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 1795</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 1796</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 1797</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 1798</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 1799</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 1800</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 1802</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 1803</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 1804</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 1805</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 1806</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 1807</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 1808</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 1810</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 1811</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 1812</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 1813</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 1814</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 1815</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 1816</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 1818</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 1819</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 1820</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 1821</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 1822</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 1823</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 1824</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 1825</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 1826</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 1827</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 1828</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 1829</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 1830</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 1831</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 1832</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 1833</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 1834</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 1835</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 1836</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 1837</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 1838</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 1839</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 1840</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 1841</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 1842</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 1843</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 1844</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 1845</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 1846</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 1847</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 1848</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 1849</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 1851</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 1852</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 1853</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 1854</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 1855</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 1856</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 1857</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 1858</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 1859</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 1860</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 1861</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 1862</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 1863</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 1864</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 1865</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 1866</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 1867</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 1868</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 1869</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 1870</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 1871</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 1872</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 1873</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 1874</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 1875</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 1876</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 1877</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 1878</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 1879</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 1880</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 1881</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 1882</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 1884</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 1885</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 1886</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 1887</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 1888</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 1889</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 1890</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 1891</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 1892</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 1893</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 1894</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 1895</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 1896</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 1897</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 1898</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 1899</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 1900</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 1901</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 1902</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 1903</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 1904</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 1905</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 1906</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 1907</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 1908</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 1909</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 1910</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 1911</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 1912</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 1913</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 1914</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 1915</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">/* EARS Bit Fields */</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6368234862b48e0a7f2309ace3992f6"> 1917</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    0x1u</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"> 1918</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   0</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f4f201c43591c12109badab8cd908b6"> 1919</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    0x2u</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80e9c1ecdf42de0952acd104790bcd12"> 1920</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   1</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab52d20c71ef34a10709a060142251eac"> 1921</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    0x4u</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa11c04279e8f3466fd66448de4eed7a8"> 1922</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   2</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcc3ec794a6b31e13b47fef4adbf2ed9"> 1923</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    0x8u</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89c310ce60ebfeea4c454f5f5dfa5879"> 1924</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   3</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab29c7b06f5edb4edb63c5e3614e8d718"> 1925</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    0x10u</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fb3fb24ae3c092893631ffd60e894a1"> 1926</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   4</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e57bb7a869960c7f3d6f2d8fc0b2d5c"> 1927</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    0x20u</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacc98af3e13f43799f53ec1acc1903667"> 1928</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   5</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa233c6b7127cdd38bcdf9ef71f574575"> 1929</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    0x40u</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0ea87a0b191bc5a85ff3ebbf78dcffb"> 1930</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   6</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac3a8ad0b289fa805571238c78f6a4285"> 1931</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    0x80u</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe24d2652ff932eb06e0badb341ba3f4"> 1932</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   7</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa75d13226c0b4b6308451a14bd26eb0f"> 1933</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    0x100u</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f21ceb61e9b49f1385aea095a5b5672"> 1934</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   8</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga101a72c18c9c8e1a409a25d980b97b42"> 1935</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    0x200u</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad43f294f13a97f5d16b8c641ea6c1d5"> 1936</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   9</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb93be5954840c5797c8ff81498262a7"> 1937</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   0x400u</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bbdac4ba4edca777b86b42b525296b5"> 1938</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  10</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25e899e4308db5ec4890571702be37dc"> 1939</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   0x800u</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d3ea7b6b1f934e59bed821d89d2516c"> 1940</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  11</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6893686f6bd26fd494135e9c0306757c"> 1941</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   0x1000u</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a3e7b4b587df75736f3950487f3e8f5"> 1942</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  12</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e94533f76fe05d2080bd2dbaf4249c"> 1943</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   0x2000u</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b583aeedb5eb011a75b9796217e249f"> 1944</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  13</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab0a97352cbe7d309c5df45beb2c6ae03"> 1945</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   0x4000u</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f665dc1e4a25f3cc4b7f0431c51f6fc"> 1946</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  14</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga005e0a088e53af42d5ecff720874670f"> 1947</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   0x8000u</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e80af552cd87f2da888bd74ead17bae"> 1948</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  15</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 1950</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 1951</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabac1032f1fad2a3a27d92490812c6eb3"> 1952</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 1953</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 1954</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 1955</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 1956</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 1958</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 1959</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc9d1829aeacdc6f53ebc706cbff015"> 1960</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 1961</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 1962</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 1963</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 1964</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 1966</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 1967</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddf04b7fae51a71b6e019f4b9394d156"> 1968</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 1969</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 1970</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 1971</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 1972</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 1974</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 1975</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64abfb2d5a1388fd8e110117715685a6"> 1976</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 1977</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 1978</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 1979</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 1980</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga105d024654066128f4e62f32f8ca830d"> 1982</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ae4f29819a1dfb16bbffee2db4d558e"> 1983</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae06b4c8f0c37e7dc457e9a43673cbe4e"> 1984</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab10ff916f8dfc06df312689bd2dd36f5"> 1985</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga531216c2edb80108b8c4cd13883aef06"> 1986</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga544768122b9d6cea0945411c14c5f79f"> 1987</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2c636360eb68d654d17b99db5d849d6"> 1988</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30dc9b09d09c54838004e9c23a16c6b7"> 1990</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac12a93574812e9019f2e7dc31e844205"> 1991</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc1596123bcd7d1c8072729515b44d0f"> 1992</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4b1d9494691bb0d118593c119789378"> 1993</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb900ebd7efd790f06ce39a68735defa"> 1994</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5c231f95cecf67801dc43ea987a5caf"> 1995</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga467da6c912746a19226a13ba1d2ff1c1"> 1996</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4f7ea16f3982b598833ea289b6af08e1"> 1998</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad92d72515f8f70aeaa7035139b95021e"> 1999</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66cfbbc9f5e4f86305937b1fffdc77df"> 2000</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b37f0484175d7e23fd9827d59487a9b"> 2001</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b735d044c9d0e93aeed7f848065dabd"> 2002</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8a7a23ba67b0dd3830251a3ce561d3"> 2003</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3872194e99a98cdae0e7378a3570774c"> 2004</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87796e0046313ec4aaf1b839a5e60dcf"> 2006</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad164e5f8091a94ef38abd6570d97b761"> 2007</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd84d94a94b70b261a2a49660f0035e9"> 2008</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4a7bab4a376e47cbcc44e02cff09748"> 2009</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62b07715af664512e04bc2b02ca12993"> 2010</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d848e32bb5131ea22811b9165d83d44"> 2011</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5f10de0dfe7e5561053741e9e38e371"> 2012</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b7b6d2e60a016af53e079b20cad7b99"> 2014</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga832f65fc63433161ecd5d5ffdfbd125d"> 2015</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec1d6da6f74d6a49cc3499e451acb9d6"> 2016</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd5fcd0b0589ce541af05db3c94cf62e"> 2017</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d922595ae26b09e86e4c7a86a0a476f"> 2018</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa3fd877caf7576aa86d45cd74c2f14"> 2019</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd7793c7e5fb49aed57108e5fef14683"> 2020</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b501306e4d14b013245e0cc3b4758dc"> 2022</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932de8a8d3c8b2b657f415258c430d9"> 2023</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ee0614761b3613aab2fce3979145c3a"> 2024</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf20edd13f4d37134819d152681b34b4e"> 2025</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81809b2ae57f16cec20cb50f1a4a8b1e"> 2026</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9d675356e6d5951279c4781bb5a1c7"> 2027</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d6bb10c4809a0eb5120c5e7cdf6adfc"> 2028</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac782f5e68a3eef4653396b11311fc41b"> 2030</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga673fcc8804637150719453e55168fc66"> 2031</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga891fccde7e5bc5c0708b5f06996a7814"> 2032</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf6b71f66ce2e3113012b094e339c2c97"> 2033</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga369577ef8e1c3d9eb3756e1a37abe070"> 2034</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc613e99a97309c8ca4526630226676a"> 2035</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafabc45696d405cdb5aa873607867d490"> 2036</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44efc2d24b92142a4be64cae219e4313"> 2038</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9ee24ab908f6a1a3551e5ae4bf0bcad"> 2039</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2368732a13adfa212beaf45f72e6ee0"> 2040</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d73b58fdc371391eba07e59bec1292"> 2041</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb506e73fabed6916d50868ca9189bf4"> 2042</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga853ddcde9ef1ca6dcdb2a5742bb4c081"> 2043</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0717f20f481144abf2d14c7d9c67e289"> 2044</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dff6549497c3518454e82bb9f5c88a9"> 2046</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e81f55c9806dcfa91352c763197b4cd"> 2047</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6deef7b34df8edee0b7ad30775cefbbe"> 2048</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b39c6e0610362d59e6ff055e29f0192"> 2049</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad352f5ccc0fe19ea638ea2430ccc3afb"> 2050</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61fa9d2c60ec0993ecf63e1a3ed62e79"> 2051</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga54aaf25e501504bf8a36a571670118c2"> 2052</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga908ef8df8e7d76968f5aec7100551634"> 2054</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga160b69c2c8a275120fefd8970b4731f5"> 2055</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24845399db7f9ae5525e83c66afb7223"> 2056</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73cb4f5a8c28574c6d7b9548811bde25"> 2057</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dd167f78a3ed39d0858085f54286371"> 2058</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcb3065c2c242e3728282cb36d891952"> 2059</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa7495718e9a8dc1cf79def8e6053472f"> 2060</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9e91383771ebbcea15c43585eada037"> 2062</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71e8be2fe53b3e57287a73d382467140"> 2063</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1db4316293e7eda20fa296e51681172"> 2064</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d0dba9a621669e28a8c6c557d962502"> 2065</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94fae69ff7774aa7d1f24fd8b2387a40"> 2066</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ad97c0ca8dfdd5152b2db375389908"> 2067</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga462e7c666fbe9d355893654f7fe52cd9"> 2068</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4a41c199e83720c8912622f921f3993"> 2070</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga463e67297f7a0d3b1c7c6799ac90fb15"> 2071</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ecccb191b6a4cd797b6353bba497f4e"> 2072</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73ff6289479b47b9e3fd209fb447ef3a"> 2073</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2542343fffad88b0445eaa1d2db1e56f"> 2074</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6670cd9c6c3dba8c53f330f44c6ca328"> 2075</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5331565714ddd597bad4518d1c5317e4"> 2076</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 2078</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 2079</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2c0dfa4b40da7d754af68651980303"> 2080</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 2082</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 2083</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17c965464f8707b527e21600d136c450"> 2084</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 2086</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 2087</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f2bffdadee81034ea85759111dfc711"> 2088</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 2089</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 2090</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga817a104659b44c38da980ccf0ca4f594"> 2091</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 2092</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 2093</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab86855f2aff624b11942ebf79dbcb1b6"> 2094</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 2095</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 2096</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga820fb5655da874e3672c8608b18ecfc9"> 2097</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 2099</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 2100</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 2101</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 2103</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 2104</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ade3a2121a12d70dd34e978f92465e3"> 2105</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 2106</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 2107</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 2108</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 2109</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 2111</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 2112</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 2113</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 2114</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 2115</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 2116</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 2117</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 2118</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 2119</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 2120</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 2122</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 2123</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 2124</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 2126</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 2127</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee85425c606207db16f18c9d16320d"> 2128</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 2130</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 2131</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7265c52e974590b80f54802562c12b40"> 2132</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 2134</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 2135</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f14dceacc2f8924097e69b1770cbff3"> 2136</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 2137</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 2138</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 2140</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 2141</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 2142</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 2143</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 2144</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 2145</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 2146</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 2147</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 2149</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 2150</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga358ed52ff86816c240491d35576a8183"> 2151</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 2153</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 2154</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 2155</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 2156</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 2157</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 2158</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 2159</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 2160</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 2161</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 2162</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 2163</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 2164</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 2165</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 2166</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 2167</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 2168</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 2169</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 2170</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6215f32eef477970761eb917884b6fa7"> 2171</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 2172</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 2173</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf096c1882a693d928756d1dbaba8ece"> 2174</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 2176</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 2177</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 2178</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 2179</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 2180</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 2182</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 2183</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03d7581566df49ec66bd0f49c364ef6c"> 2184</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 2185</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 2186</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 2187</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 2188</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 2189</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 2198</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb"> 2200</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 2201</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             (DMA0)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2203</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 2205</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e"> 2219</a></span>&#160;<span class="preprocessor">#define DMA_CR                                   DMA_CR_REG(DMA0)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1"> 2220</a></span>&#160;<span class="preprocessor">#define DMA_ES                                   DMA_ES_REG(DMA0)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6"> 2221</a></span>&#160;<span class="preprocessor">#define DMA_ERQ                                  DMA_ERQ_REG(DMA0)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411"> 2222</a></span>&#160;<span class="preprocessor">#define DMA_EEI                                  DMA_EEI_REG(DMA0)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce"> 2223</a></span>&#160;<span class="preprocessor">#define DMA_CEEI                                 DMA_CEEI_REG(DMA0)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f"> 2224</a></span>&#160;<span class="preprocessor">#define DMA_SEEI                                 DMA_SEEI_REG(DMA0)</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203"> 2225</a></span>&#160;<span class="preprocessor">#define DMA_CERQ                                 DMA_CERQ_REG(DMA0)</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2"> 2226</a></span>&#160;<span class="preprocessor">#define DMA_SERQ                                 DMA_SERQ_REG(DMA0)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae"> 2227</a></span>&#160;<span class="preprocessor">#define DMA_CDNE                                 DMA_CDNE_REG(DMA0)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6"> 2228</a></span>&#160;<span class="preprocessor">#define DMA_SSRT                                 DMA_SSRT_REG(DMA0)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb"> 2229</a></span>&#160;<span class="preprocessor">#define DMA_CERR                                 DMA_CERR_REG(DMA0)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25"> 2230</a></span>&#160;<span class="preprocessor">#define DMA_CINT                                 DMA_CINT_REG(DMA0)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e"> 2231</a></span>&#160;<span class="preprocessor">#define DMA_INT                                  DMA_INT_REG(DMA0)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c"> 2232</a></span>&#160;<span class="preprocessor">#define DMA_ERR                                  DMA_ERR_REG(DMA0)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71"> 2233</a></span>&#160;<span class="preprocessor">#define DMA_HRS                                  DMA_HRS_REG(DMA0)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce"> 2234</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3                              DMA_DCHPRI3_REG(DMA0)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be"> 2235</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2                              DMA_DCHPRI2_REG(DMA0)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c"> 2236</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1                              DMA_DCHPRI1_REG(DMA0)</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d"> 2237</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0                              DMA_DCHPRI0_REG(DMA0)</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"> 2238</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7                              DMA_DCHPRI7_REG(DMA0)</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821"> 2239</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6                              DMA_DCHPRI6_REG(DMA0)</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c"> 2240</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5                              DMA_DCHPRI5_REG(DMA0)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005"> 2241</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4                              DMA_DCHPRI4_REG(DMA0)</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e"> 2242</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11                             DMA_DCHPRI11_REG(DMA0)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54"> 2243</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10                             DMA_DCHPRI10_REG(DMA0)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd"> 2244</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9                              DMA_DCHPRI9_REG(DMA0)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6"> 2245</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8                              DMA_DCHPRI8_REG(DMA0)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa"> 2246</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15                             DMA_DCHPRI15_REG(DMA0)</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43"> 2247</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14                             DMA_DCHPRI14_REG(DMA0)</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c"> 2248</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13                             DMA_DCHPRI13_REG(DMA0)</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114"> 2249</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12                             DMA_DCHPRI12_REG(DMA0)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff"> 2250</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SADDR                           DMA_SADDR_REG(DMA0,0)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8"> 2251</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SOFF                            DMA_SOFF_REG(DMA0,0)</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab"> 2252</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_ATTR                            DMA_ATTR_REG(DMA0,0)</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b"> 2253</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,0)</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a"> 2254</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,0)</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037"> 2255</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,0)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a"> 2256</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SLAST                           DMA_SLAST_REG(DMA0,0)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9"> 2257</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DADDR                           DMA_DADDR_REG(DMA0,0)</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016"> 2258</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DOFF                            DMA_DOFF_REG(DMA0,0)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d"> 2259</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969"> 2260</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148"> 2261</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,0)</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09"> 2262</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CSR                             DMA_CSR_REG(DMA0,0)</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011"> 2263</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76"> 2264</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81"> 2265</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SADDR                           DMA_SADDR_REG(DMA0,1)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121"> 2266</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SOFF                            DMA_SOFF_REG(DMA0,1)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210"> 2267</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_ATTR                            DMA_ATTR_REG(DMA0,1)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f"> 2268</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,1)</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4"> 2269</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,1)</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67"> 2270</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,1)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5"> 2271</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SLAST                           DMA_SLAST_REG(DMA0,1)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18"> 2272</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DADDR                           DMA_DADDR_REG(DMA0,1)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918"> 2273</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DOFF                            DMA_DOFF_REG(DMA0,1)</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d"> 2274</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f"> 2275</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b"> 2276</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,1)</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2"> 2277</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CSR                             DMA_CSR_REG(DMA0,1)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3"> 2278</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623"> 2279</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580"> 2280</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SADDR                           DMA_SADDR_REG(DMA0,2)</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0"> 2281</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SOFF                            DMA_SOFF_REG(DMA0,2)</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412"> 2282</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_ATTR                            DMA_ATTR_REG(DMA0,2)</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244"> 2283</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,2)</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50"> 2284</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,2)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4"> 2285</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,2)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2"> 2286</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SLAST                           DMA_SLAST_REG(DMA0,2)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f"> 2287</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DADDR                           DMA_DADDR_REG(DMA0,2)</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"> 2288</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DOFF                            DMA_DOFF_REG(DMA0,2)</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2"> 2289</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3"> 2290</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac"> 2291</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,2)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee"> 2292</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CSR                             DMA_CSR_REG(DMA0,2)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d"> 2293</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7"> 2294</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1"> 2295</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SADDR                           DMA_SADDR_REG(DMA0,3)</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628"> 2296</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SOFF                            DMA_SOFF_REG(DMA0,3)</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67"> 2297</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_ATTR                            DMA_ATTR_REG(DMA0,3)</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075"> 2298</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,3)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834"> 2299</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,3)</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07"> 2300</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,3)</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd"> 2301</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SLAST                           DMA_SLAST_REG(DMA0,3)</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148"> 2302</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DADDR                           DMA_DADDR_REG(DMA0,3)</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462"> 2303</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DOFF                            DMA_DOFF_REG(DMA0,3)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d"> 2304</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781"> 2305</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe"> 2306</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,3)</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620"> 2307</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CSR                             DMA_CSR_REG(DMA0,3)</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131"> 2308</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308"> 2309</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72"> 2310</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SADDR                           DMA_SADDR_REG(DMA0,4)</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de"> 2311</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SOFF                            DMA_SOFF_REG(DMA0,4)</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6"> 2312</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_ATTR                            DMA_ATTR_REG(DMA0,4)</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a"> 2313</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,4)</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c"> 2314</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,4)</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e"> 2315</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,4)</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7"> 2316</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SLAST                           DMA_SLAST_REG(DMA0,4)</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c"> 2317</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DADDR                           DMA_DADDR_REG(DMA0,4)</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548"> 2318</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DOFF                            DMA_DOFF_REG(DMA0,4)</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398"> 2319</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7"> 2320</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f"> 2321</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,4)</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3"> 2322</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CSR                             DMA_CSR_REG(DMA0,4)</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073"> 2323</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963"> 2324</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e"> 2325</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SADDR                           DMA_SADDR_REG(DMA0,5)</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0"> 2326</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SOFF                            DMA_SOFF_REG(DMA0,5)</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836"> 2327</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_ATTR                            DMA_ATTR_REG(DMA0,5)</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2"> 2328</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,5)</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642"> 2329</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,5)</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b"> 2330</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,5)</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421"> 2331</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SLAST                           DMA_SLAST_REG(DMA0,5)</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56"> 2332</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DADDR                           DMA_DADDR_REG(DMA0,5)</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80"> 2333</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DOFF                            DMA_DOFF_REG(DMA0,5)</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"> 2334</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353"> 2335</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995"> 2336</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,5)</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf"> 2337</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CSR                             DMA_CSR_REG(DMA0,5)</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5"> 2338</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631"> 2339</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127"> 2340</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SADDR                           DMA_SADDR_REG(DMA0,6)</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f"> 2341</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SOFF                            DMA_SOFF_REG(DMA0,6)</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937"> 2342</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_ATTR                            DMA_ATTR_REG(DMA0,6)</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d"> 2343</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,6)</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f"> 2344</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,6)</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc"> 2345</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,6)</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf"> 2346</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SLAST                           DMA_SLAST_REG(DMA0,6)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275"> 2347</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DADDR                           DMA_DADDR_REG(DMA0,6)</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c"> 2348</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DOFF                            DMA_DOFF_REG(DMA0,6)</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1"> 2349</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1"> 2350</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb"> 2351</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,6)</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935"> 2352</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CSR                             DMA_CSR_REG(DMA0,6)</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68"> 2353</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1"> 2354</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e"> 2355</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SADDR                           DMA_SADDR_REG(DMA0,7)</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862"> 2356</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SOFF                            DMA_SOFF_REG(DMA0,7)</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe"> 2357</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_ATTR                            DMA_ATTR_REG(DMA0,7)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f"> 2358</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,7)</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db"> 2359</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,7)</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201"> 2360</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,7)</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0"> 2361</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SLAST                           DMA_SLAST_REG(DMA0,7)</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27"> 2362</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DADDR                           DMA_DADDR_REG(DMA0,7)</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c"> 2363</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DOFF                            DMA_DOFF_REG(DMA0,7)</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba"> 2364</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382"> 2365</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0"> 2366</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,7)</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647"> 2367</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CSR                             DMA_CSR_REG(DMA0,7)</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba"> 2368</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f"> 2369</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e"> 2370</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SADDR                           DMA_SADDR_REG(DMA0,8)</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd"> 2371</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SOFF                            DMA_SOFF_REG(DMA0,8)</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692"> 2372</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_ATTR                            DMA_ATTR_REG(DMA0,8)</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7"> 2373</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,8)</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39"> 2374</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,8)</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc"> 2375</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,8)</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c"> 2376</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SLAST                           DMA_SLAST_REG(DMA0,8)</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218"> 2377</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DADDR                           DMA_DADDR_REG(DMA0,8)</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c"> 2378</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DOFF                            DMA_DOFF_REG(DMA0,8)</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd"> 2379</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92"> 2380</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4"> 2381</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,8)</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c"> 2382</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CSR                             DMA_CSR_REG(DMA0,8)</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf"> 2383</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939"> 2384</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0"> 2385</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SADDR                           DMA_SADDR_REG(DMA0,9)</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd"> 2386</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SOFF                            DMA_SOFF_REG(DMA0,9)</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9"> 2387</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_ATTR                            DMA_ATTR_REG(DMA0,9)</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d"> 2388</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,9)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1"> 2389</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,9)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d"> 2390</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,9)</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f"> 2391</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SLAST                           DMA_SLAST_REG(DMA0,9)</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278"> 2392</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DADDR                           DMA_DADDR_REG(DMA0,9)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec"> 2393</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DOFF                            DMA_DOFF_REG(DMA0,9)</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9"> 2394</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f"> 2395</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468"> 2396</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,9)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380"> 2397</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CSR                             DMA_CSR_REG(DMA0,9)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed"> 2398</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771"> 2399</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3"> 2400</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SADDR                          DMA_SADDR_REG(DMA0,10)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e"> 2401</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SOFF                           DMA_SOFF_REG(DMA0,10)</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7"> 2402</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_ATTR                           DMA_ATTR_REG(DMA0,10)</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970"> 2403</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,10)</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892"> 2404</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,10)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940"> 2405</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,10)</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950"> 2406</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SLAST                          DMA_SLAST_REG(DMA0,10)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624"> 2407</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DADDR                          DMA_DADDR_REG(DMA0,10)</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9"> 2408</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DOFF                           DMA_DOFF_REG(DMA0,10)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40"> 2409</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de"> 2410</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b"> 2411</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,10)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09"> 2412</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CSR                            DMA_CSR_REG(DMA0,10)</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7"> 2413</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be"> 2414</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83"> 2415</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SADDR                          DMA_SADDR_REG(DMA0,11)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb"> 2416</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SOFF                           DMA_SOFF_REG(DMA0,11)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d"> 2417</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_ATTR                           DMA_ATTR_REG(DMA0,11)</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757"> 2418</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,11)</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618"> 2419</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,11)</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef"> 2420</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,11)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393"> 2421</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SLAST                          DMA_SLAST_REG(DMA0,11)</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c"> 2422</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DADDR                          DMA_DADDR_REG(DMA0,11)</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6"> 2423</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DOFF                           DMA_DOFF_REG(DMA0,11)</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f"> 2424</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150"> 2425</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51"> 2426</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,11)</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768"> 2427</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CSR                            DMA_CSR_REG(DMA0,11)</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4"> 2428</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc"> 2429</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed"> 2430</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SADDR                          DMA_SADDR_REG(DMA0,12)</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241"> 2431</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SOFF                           DMA_SOFF_REG(DMA0,12)</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b"> 2432</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_ATTR                           DMA_ATTR_REG(DMA0,12)</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63"> 2433</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,12)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988"> 2434</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,12)</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab"> 2435</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,12)</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9"> 2436</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SLAST                          DMA_SLAST_REG(DMA0,12)</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29"> 2437</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DADDR                          DMA_DADDR_REG(DMA0,12)</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77"> 2438</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DOFF                           DMA_DOFF_REG(DMA0,12)</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2"> 2439</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6"> 2440</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486"> 2441</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,12)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b"> 2442</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CSR                            DMA_CSR_REG(DMA0,12)</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b"> 2443</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f"> 2444</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6"> 2445</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SADDR                          DMA_SADDR_REG(DMA0,13)</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340"> 2446</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SOFF                           DMA_SOFF_REG(DMA0,13)</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089"> 2447</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_ATTR                           DMA_ATTR_REG(DMA0,13)</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6"> 2448</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,13)</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7"> 2449</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,13)</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0"> 2450</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,13)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f"> 2451</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SLAST                          DMA_SLAST_REG(DMA0,13)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef"> 2452</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DADDR                          DMA_DADDR_REG(DMA0,13)</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411"> 2453</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DOFF                           DMA_DOFF_REG(DMA0,13)</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"> 2454</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53"> 2455</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c"> 2456</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,13)</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6"> 2457</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CSR                            DMA_CSR_REG(DMA0,13)</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3"> 2459</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46"> 2460</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SADDR                          DMA_SADDR_REG(DMA0,14)</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628"> 2461</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SOFF                           DMA_SOFF_REG(DMA0,14)</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17"> 2462</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_ATTR                           DMA_ATTR_REG(DMA0,14)</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f"> 2463</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,14)</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02"> 2464</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,14)</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5"> 2465</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,14)</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919"> 2466</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SLAST                          DMA_SLAST_REG(DMA0,14)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05"> 2467</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DADDR                          DMA_DADDR_REG(DMA0,14)</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346"> 2468</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DOFF                           DMA_DOFF_REG(DMA0,14)</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5"> 2469</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15"> 2470</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e"> 2471</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,14)</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9"> 2472</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CSR                            DMA_CSR_REG(DMA0,14)</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56"> 2473</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274"> 2474</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6"> 2475</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SADDR                          DMA_SADDR_REG(DMA0,15)</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971"> 2476</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SOFF                           DMA_SOFF_REG(DMA0,15)</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3"> 2477</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_ATTR                           DMA_ATTR_REG(DMA0,15)</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a"> 2478</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,15)</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe"> 2479</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,15)</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5"> 2480</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,15)</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8"> 2481</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SLAST                          DMA_SLAST_REG(DMA0,15)</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107"> 2482</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DADDR                          DMA_DADDR_REG(DMA0,15)</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45"> 2483</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DOFF                           DMA_DOFF_REG(DMA0,15)</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157"> 2484</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4"> 2485</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1"> 2486</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,15)</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1"> 2487</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CSR                            DMA_CSR_REG(DMA0,15)</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b"> 2488</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e"> 2489</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac79de6ef4790e670b262d808b0851c33"> 2492</a></span>&#160;<span class="preprocessor">#define DMA_SADDR(index)                         DMA_SADDR_REG(DMA0,index)</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf550e7107851b8d89ba562c92147a7d8"> 2493</a></span>&#160;<span class="preprocessor">#define DMA_SOFF(index)                          DMA_SOFF_REG(DMA0,index)</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9f4a8700fcf390a0c91df4a5698550ba"> 2494</a></span>&#160;<span class="preprocessor">#define DMA_ATTR(index)                          DMA_ATTR_REG(DMA0,index)</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad7691b3856b237a914bf0f8c7cd28804"> 2495</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO(index)                   DMA_NBYTES_MLNO_REG(DMA0,index)</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47a6deae65a6ba78099a77b1d700b0a4"> 2496</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO(index)                DMA_NBYTES_MLOFFNO_REG(DMA0,index)</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b5c965156acab64292450aab3e4e813"> 2497</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES(index)               DMA_NBYTES_MLOFFYES_REG(DMA0,index)</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafe14777337c386e625ae3a66162832c9"> 2498</a></span>&#160;<span class="preprocessor">#define DMA_SLAST(index)                         DMA_SLAST_REG(DMA0,index)</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac891509293585f659dec043eb18e381f"> 2499</a></span>&#160;<span class="preprocessor">#define DMA_DADDR(index)                         DMA_DADDR_REG(DMA0,index)</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab285e557469e7f2e4501337a5817fe19"> 2500</a></span>&#160;<span class="preprocessor">#define DMA_DOFF(index)                          DMA_DOFF_REG(DMA0,index)</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa43fe51df00c21f4267edeedbbb6e68e"> 2501</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO(index)                 DMA_CITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga554e01071bdc2ac1279190af717f19d6"> 2502</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES(index)                DMA_CITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace4dc3fb97989651bf0f8f4bd9ff4df9"> 2503</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA(index)                     DMA_DLAST_SGA_REG(DMA0,index)</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafb40df597acc18705ae2b222e2dcfb6b"> 2504</a></span>&#160;<span class="preprocessor">#define DMA_CSR(index)                           DMA_CSR_REG(DMA0,index)</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaecaa21525c6216080d34aee5345f6a79"> 2505</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO(index)                 DMA_BITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaff1ce654846e1e435a07ad784055a98"> 2506</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES(index)                DMA_BITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          </div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga246b1b8df42388bb02a10a8c043f3f4b"> 2543</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 2560</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 2561</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 2562</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 2563</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 2564</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 2565</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 2566</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 2575</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 2577</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gad38c261e5de04658dbad762d40e8904e"> 2578</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTR                          (DMAMUX)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 2580</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;</div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 2582</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/* DMAMUX */</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf1b9c5ddea4b98f2bbe2679878579c15"> 2596</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG0                            DMAMUX_CHCFG_REG(DMAMUX,0)</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gade1efccfbb28dfd338600665129d4b99"> 2597</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG1                            DMAMUX_CHCFG_REG(DMAMUX,1)</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1998089c67f104540eb435c07aced432"> 2598</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG2                            DMAMUX_CHCFG_REG(DMAMUX,2)</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf6786fc146f407e226ca14ccd1574be6"> 2599</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG3                            DMAMUX_CHCFG_REG(DMAMUX,3)</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga53ff670480726d3532078167c90eacb9"> 2600</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG4                            DMAMUX_CHCFG_REG(DMAMUX,4)</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga22d9e009fc1f5358e9c705e3a645c5fb"> 2601</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG5                            DMAMUX_CHCFG_REG(DMAMUX,5)</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad0e1b84f409957938aa005484ec9f454"> 2602</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG6                            DMAMUX_CHCFG_REG(DMAMUX,6)</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaca9b7f4e8c1eff908f602d0f03dbdced"> 2603</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG7                            DMAMUX_CHCFG_REG(DMAMUX,7)</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga6175e989543915c1f2fe0d3e1b03b7d7"> 2604</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG8                            DMAMUX_CHCFG_REG(DMAMUX,8)</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga9f40b539d1a70d5c0608bf8032032ba9"> 2605</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG9                            DMAMUX_CHCFG_REG(DMAMUX,9)</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga8cd0b61f68d8a523c35ebf55cdf1450c"> 2606</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG10                           DMAMUX_CHCFG_REG(DMAMUX,10)</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa486d430500d0203481685f0485228ca"> 2607</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG11                           DMAMUX_CHCFG_REG(DMAMUX,11)</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad85d6c943c6d1ed2d7f39925fed5b550"> 2608</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG12                           DMAMUX_CHCFG_REG(DMAMUX,12)</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf5faf449e854cb5b9a64613f784ff082"> 2609</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG13                           DMAMUX_CHCFG_REG(DMAMUX,13)</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1e88648507c6b0683b2a904f3dc274e1"> 2610</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG14                           DMAMUX_CHCFG_REG(DMAMUX,14)</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa445f96fc79c66e60c1a1431561075dd"> 2611</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG15                           DMAMUX_CHCFG_REG(DMAMUX,15)</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga24144399d19b87f041caf1fc3d556faf"> 2614</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG(index)                      DMAMUX_CHCFG_REG(DMAMUX,index)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRL;                               </div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERV;                               </div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPL;                               </div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPH;                               </div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>, *<a class="code" href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a>;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/* EWM - Register accessors */</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga19c5b64d8c44409c3b6e74b1eb8fb521"> 2654</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga285d135a240a9d0a7c58b85a0b2dd23c"> 2655</a></span>&#160;<span class="preprocessor">#define EWM_SERV_REG(base)                       ((base)-&gt;SERV)</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga8dc15064be76c4bce6641ce8569ddec1"> 2656</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_REG(base)                       ((base)-&gt;CMPL)</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga6d62283bb76a789fff9844349d09464e"> 2657</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_REG(base)                       ((base)-&gt;CMPH)</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 2674</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 2675</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 2676</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 2677</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 2678</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 2679</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab5aba63161ed0c5524fff6007d84f06b"> 2680</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae89666da54b9dba35d0ac6e74542413d"> 2681</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 2683</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 2684</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 2685</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 2687</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 2688</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab21f922dd31c0389d2431b0bad15c34a"> 2689</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 2691</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 2692</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae012c25873f36888e3d0302060c97be5"> 2693</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 2702</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 2704</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gae3454b5b37183b746362498d1fafc40c"> 2705</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                             (EWM)</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 2707</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 2709</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/* EWM - Register instance definitions */</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">/* EWM */</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga643f3468793754e6d82c2fd8cefb5df7"> 2723</a></span>&#160;<span class="preprocessor">#define EWM_CTRL                                 EWM_CTRL_REG(EWM)</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gad5ba7e470596823de41e4970dd7b8dee"> 2724</a></span>&#160;<span class="preprocessor">#define EWM_SERV                                 EWM_SERV_REG(EWM)</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga80939a724dbc1614712bd9a4e148e95e"> 2725</a></span>&#160;<span class="preprocessor">#define EWM_CMPL                                 EWM_CMPL_REG(EWM)</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gaca7d16fcda675937b2e9df523618b7f9"> 2726</a></span>&#160;<span class="preprocessor">#define EWM_CMPH                                 EWM_CMPH_REG(EWM)</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">   -- FMC Peripheral Access Layer</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFAPR;                             </div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB0CR;                            </div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB1CR;                            </div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;       uint8_t RESERVED_0[244];</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVD[4][2];                       </div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;       uint8_t RESERVED_1[224];</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x10, index2*0x8 */</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U;                            </div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L;                            </div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  } <a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>[4][2];</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;} <a class="code" href="struct_f_m_c___type.html">FMC_Type</a>, *<a class="code" href="group___f_m_c___peripheral___access___layer.html#ga741a598985d162c64122976fd37df2a8">FMC_MemMapPtr</a>;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">/* FMC - Register accessors */</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7665629e583f9fcadd41da61df6f735a"> 2772</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_REG(base)                      ((base)-&gt;PFAPR)</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga649247bd1f9692d5676abc8295aa760f"> 2773</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_REG(base)                     ((base)-&gt;PFB0CR)</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab2e6001f0fe90cc1e40413b4de0998f7"> 2774</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_REG(base)                     ((base)-&gt;PFB1CR)</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4baba0ab0e46a67af01d71719dabf189"> 2775</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_REG(base,index,index2)         ((base)-&gt;TAGVD[index][index2])</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3815d67d783bd291e01211ac4c0f4a52"> 2776</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_U)</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga283c734592187ae02ee61bc0f43cbfbd"> 2777</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_L)</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">   -- FMC Register Masks</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 2794</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 2795</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab97b8b95ec08fb228b89f8d69109e233"> 2796</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8b0888db1811509a1b7581445a8a1573"> 2797</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac50a9d09140ddfce2457e804b44d2ce5"> 2798</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad2184109a8267fe065c175e7121dc572"> 2799</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab3e23f648e34da06b351ac745476f30c"> 2800</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga05f65455021f093de56e9e086f7185ee"> 2801</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga625b34ad30829e1f89f056738b94bcff"> 2802</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2347dc5794bb1de5793cd2a1c31854f"> 2803</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacb37659011a95dffc2216ccedfafb212"> 2804</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga958e56a4db58fd1840e7460f611af1fa"> 2805</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7a4045976082b3e527eddd6a51204aaa"> 2806</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab5d59455fa080c08cf37d632a2b698cc"> 2807</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20f0161a402dbe046613f474f38ab1e7"> 2808</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 2809</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 2810</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga999fd0b70fe768b1d7171fecf2914776"> 2811</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa369bff90649d5651eec5c6a306b3502"> 2812</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20c7a1c28737c267b2210e13f7483628"> 2813</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3b0984be7cff1cbfc30c8c9fe2402b9b"> 2814</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga87c7451b98f752717c6122892b4fc9a9"> 2815</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8117d628a5889cb4983db0cc892e669c"> 2816</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9b319489763e3896418dc291ca062b1e"> 2817</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 2818</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 2819</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3288aee0551874c34ce18211489a5f74"> 2820</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 2821</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga25320b4377f5b7137bece86c278122a4"> 2822</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga52792f2b60fa3fef0d38b172867adfe9"> 2823</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 2824</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0de5ac6c72c9bc67057f028f4a946539"> 2825</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa1b82d16461f952ac2b92896f79059a3"> 2826</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 2827</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ac647b6c05fcd080c70febe293bd169"> 2828</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 2829</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 2830</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5ff1d949214bab253e7b426ca8fb6884"> 2831</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac0652379651a8388e65f2e96358b72f1"> 2832</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 2833</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">/* PFB0CR Bit Fields */</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 2835</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 2836</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab46173be15cdda210e83a041f8eeb809"> 2837</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 2838</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 2839</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabe5b35383e6d2198f45bc66429b0ce61"> 2840</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga093ec774220ef7557784c2cea999502e"> 2841</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 2842</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ef77cab94225466d9301d03fc02b432"> 2843</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf25cde827cdccda0268d84a381fb8ab2"> 2844</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 2845</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 2846</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gadcd46a402d7624898e087fc4bb20c38d"> 2847</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 2848</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacfb3dd701c01e307d578e1fd0d048149"> 2849</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5a6f11afbd35da0cef573491fa35d7b7"> 2850</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga74a064f6c3eaf054162fde2404485904"> 2851</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 2852</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad64b080bc4174e9af7d04246befca017"> 2853</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga987dfe8d13ee805246f048943fcb9ee5"> 2854</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7479958e36ef48e44a9342dde2f075df"> 2855</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 2856</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3629d923b58bcbe6202254d72c69fab9"> 2857</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga891aff14fe52073658bd2479dffb4681"> 2858</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6231856131c9747d8bf0b2bebcf4f172"> 2859</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 2860</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0741c38adeb4e926ab47b65f71ab369d"> 2861</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">/* PFB1CR Bit Fields */</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga420c5676807fc85197707ac092c58221"> 2863</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8666915cae16d07904756da796935f3c"> 2864</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga282ed00b64bb32336610c04d1404e86d"> 2865</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6685876e76f4ea584622a68f6bea6b56"> 2866</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 2867</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a6d2f7bfce24b100a34731744602db7"> 2868</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga54e7a000de93d88f2b6287e197890347"> 2869</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab0d831cd340d45b11c048d8a51bb9e15"> 2870</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa101cb7bed362dfe0e710d0215b4b150"> 2871</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga47fc3edc8a93d72c87293c77167eb953"> 2872</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 2873</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2a6575dba057107bf40bb006ff912294"> 2874</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga57e60313cf505baa2cbfb48138a4d746"> 2875</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 2876</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga72daab1c5e2db3b1e521590edc2a153a"> 2877</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6559adf24ec0a32fe28703fafd6a235e"> 2878</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">/* TAGVD Bit Fields */</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4cb93c0b6eac8e4c1d39d248ad8bf143"> 2880</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_MASK                     0x1u</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad6afeb0885f0d5b21e78f96470e8843a"> 2881</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_SHIFT                    0</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84d9df5059d93e9d8c206114912e728f"> 2882</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_MASK                       0x7FFF0u</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae47539ff4ee56bb429932a28a2a4551b"> 2883</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_SHIFT                      4</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad14c83cdd569e32ef94e18f86e25ee04"> 2884</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD_tag_SHIFT))&amp;FMC_TAGVD_tag_MASK)</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/* DATA_U Bit Fields */</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae43292c4f0149b2bc25d115b7f5a6ee9"> 2886</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa7a3b8bfa7aac03f2eef0b5e58dfbb44"> 2887</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1d2a8d98c4d178ac289f37108e881404"> 2888</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">/* DATA_L Bit Fields */</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaefcb45152ed3dc9c4ac7b353f4eab44b"> 2890</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabef8366f6d036877a0600a2594f08bfb"> 2891</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga10e9daea84fd57e92170db3aedf7610a"> 2892</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 2901</a></span>&#160;<span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga970254e6dadedc433f57d43709636664"> 2903</a></span>&#160;<span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga0a740437b573e32e6b932bf729485fd9"> 2904</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                             (FMC)</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga37283f414971381846ab9da2c77096b3"> 2906</a></span>&#160;<span class="preprocessor">#define FMC_BASE_ADDRS                           { FMC_BASE }</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga7ad26eb02eedda3bb7e2863700c32017"> 2908</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTRS                            { FMC }</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">/* FMC - Register instance definitions */</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">/* FMC */</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafb8a8e5f889afe248ded426a27574f2e"> 2922</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR                                FMC_PFAPR_REG(FMC)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6db90dbda9bc68851c6e87c489f18d73"> 2923</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR                               FMC_PFB0CR_REG(FMC)</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaaa779f6efa9e2ffa004f9820c0dd2566"> 2924</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR                               FMC_PFB1CR_REG(FMC)</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga08d4b90c8e72268ad41591521e7df7d7"> 2925</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S0                            FMC_TAGVD_REG(FMC,0,0)</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab0cb5db7eacdaa6c0f4317a6af85ee1e"> 2926</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S1                            FMC_TAGVD_REG(FMC,0,1)</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga06a0f8e517965d9224e51648ba0fbf7f"> 2927</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S0                            FMC_TAGVD_REG(FMC,1,0)</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga089cf49c7833aff6e2300b18532a8e1a"> 2928</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S1                            FMC_TAGVD_REG(FMC,1,1)</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga40ad0668a152cfd1b14f0f4cc6264012"> 2929</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S0                            FMC_TAGVD_REG(FMC,2,0)</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8a513c2837ecdde4dc6c8d265221e21f"> 2930</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S1                            FMC_TAGVD_REG(FMC,2,1)</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac8d280735ba899667641673164a497b0"> 2931</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S0                            FMC_TAGVD_REG(FMC,3,0)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gacb51da652a95878391603e6bd6bd9e7e"> 2932</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S1                            FMC_TAGVD_REG(FMC,3,1)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7c5b3877003dd768343f89fd7558455e"> 2933</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0U                            FMC_DATA_U_REG(FMC,0,0)</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa081e39991d4e898a56c459eda2c3676"> 2934</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0L                            FMC_DATA_L_REG(FMC,0,0)</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8b9d94a605543c63369cd34c4264ff24"> 2935</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1U                            FMC_DATA_U_REG(FMC,0,1)</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga5879f6ad6d9950296a7eaa30f9bf3f02"> 2936</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1L                            FMC_DATA_L_REG(FMC,0,1)</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeb4e4850a292a6bba6e755287f554ea9"> 2937</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0U                            FMC_DATA_U_REG(FMC,1,0)</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga43b0e66add315dac4fe970e209e434b9"> 2938</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0L                            FMC_DATA_L_REG(FMC,1,0)</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga30c866f7aa2adeeb2d449019c1f7039b"> 2939</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1U                            FMC_DATA_U_REG(FMC,1,1)</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab52b4bf8c558d04c49bfa0a20d1cafb2"> 2940</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1L                            FMC_DATA_L_REG(FMC,1,1)</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga991517771fdc5c8e50ba680260593d43"> 2941</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0U                            FMC_DATA_U_REG(FMC,2,0)</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga73044b30a2de3079d62d5e744acc09a0"> 2942</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0L                            FMC_DATA_L_REG(FMC,2,0)</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4b3697c84baab71bd56318b172357862"> 2943</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1U                            FMC_DATA_U_REG(FMC,2,1)</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga96f355e50380a1eaadd1907a52df348f"> 2944</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1L                            FMC_DATA_L_REG(FMC,2,1)</span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa06e87b6cc753067dca5be72fc41a31d"> 2945</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0U                            FMC_DATA_U_REG(FMC,3,0)</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga89660b47a867d2a3134b914b4dbee77b"> 2946</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0L                            FMC_DATA_L_REG(FMC,3,0)</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeadfc5f2cacbd3f52a296e6c63e97492"> 2947</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1U                            FMC_DATA_U_REG(FMC,3,1)</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafeeb73409035761d7fcd28c2ad08b064"> 2948</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1L                            FMC_DATA_L_REG(FMC,3,1)</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">/* FMC - Register array accessors */</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7415715ac428ee4167ecfe89987a8042"> 2951</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD(index,index2)                  FMC_TAGVD_REG(FMC,index,index2)</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa109b4be3b81d18c8d2c5b9afa04ff6f"> 2952</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U(index,index2)                 FMC_DATA_U_REG(FMC,index,index2)</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab67d123b384d58b8f86096b79e1f06f6"> 2953</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L(index,index2)                 FMC_DATA_L_REG(FMC,index,index2)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160; <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">   -- FTFL Peripheral Access Layer</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FSTAT;                              </div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCNFG;                              </div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB3;                             </div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB2;                             </div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB1;                             </div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB0;                             </div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB7;                             </div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB6;                             </div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB5;                             </div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB4;                             </div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBB;                             </div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOBA;                             </div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB9;                             </div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB8;                             </div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT3;                             </div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT2;                             </div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT1;                             </div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT0;                             </div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FEPROT;                             </div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FDPROT;                             </div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;} <a class="code" href="struct_f_t_f_l___type.html">FTFL_Type</a>, *<a class="code" href="group___f_t_f_l___peripheral___access___layer.html#ga34366cc773535304a542f290f4c49fa8">FTFL_MemMapPtr</a>;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">   -- FTFL - Register accessor macros</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">/* FTFL - Register accessors */</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6bf0a4568306d8aaff2eccf55f0161b2"> 3012</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga7c3e78afbaa1044cad32d3980219e85f"> 3013</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gabc72eb87dc37a72f846104f029d6365b"> 3014</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga3de7af5fbace7f694e596a7669259904"> 3015</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gab675b5432dc79486924d6dc79e9b8adc"> 3016</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga2ad487dff4265b413e4d4522365f2ce2"> 3017</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaaad2f7352357c6f95086213841227d36"> 3018</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga47c281aad2827405dc293006b3981535"> 3019</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6d1b9a041223c8ce72caa9b32afdfb51"> 3020</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga924248bb74d5e8073a736d699c8e7398"> 3021</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf53405e1b744174ce5caa78e897aa359"> 3022</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga14aed9cd124c43f7588ca14843c05507"> 3023</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga9163eb7826ad049b8452931a06b01ded"> 3024</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gac2c277be77988a50b46d518d90bcfa52"> 3025</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6e086f1bb90f7220e4d02e6ff52e3808"> 3026</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga8d927e5e9fb6920de6f90e14c8f66d65"> 3027</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gab9bca9c035d29bfc9f7ddbd49c28f0f1"> 3028</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga49076d10c9996919724614c32a59812c"> 3029</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga70d5ff9707a885bd2c7dc4ed81fd10e6"> 3030</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga0025b122b9cba3f70700d281dabacb3e"> 3031</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5b68310072748b21862be6eac018508a"> 3032</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_REG(base)                    ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gacd8f944d1a05e3236fbba78bd896c9c3"> 3033</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_REG(base)                    ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160; <span class="comment">/* end of group FTFL_Register_Accessor_Macros */</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">   -- FTFL Register Masks</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad88c4e31804691b13fa67b4e36bca9ae"> 3050</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae33faa3f10ce55c1955c3bc20190e189"> 3051</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga01be669b3badf964a2db479cc61155b1"> 3052</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga45d86da8dc4233e6882aad64743b3449"> 3053</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5ce6aed459fb58e0c75f6b46a34dc3e3"> 3054</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga96524c0503f7920b242fd345e33246d6"> 3055</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aa3ae8a1526551f7f85657da0524ba2"> 3056</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5e3cd3ca714a0f565cd8faf77c8dbc93"> 3057</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad156c3b7ab8792f982703b7353612b01"> 3058</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga62035ccf898d9dd64ce71697fb22491e"> 3059</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga223da0ec4b235360803f3c99975720fb"> 3061</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1a9c07d1eafc3125cb3f2bded6515ed2"> 3062</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_SHIFT                  0</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa079c0487aa35c8a06dbebddc2c960ef"> 3063</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga4e6f3844069dcbb1a0a572a5e2e8572f"> 3064</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_SHIFT                  1</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab69a16e2bdad743bcb6ef431e8280d71"> 3065</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_MASK                    0x4u</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafe9d7f1b93cfee80364f32ef3bb71847"> 3066</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_SHIFT                   2</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad0e9c77377c1ce86034ae64293617b62"> 3067</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_MASK                     0x8u</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac9073c0a54af442456b0e5f72f1049ed"> 3068</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_SHIFT                    3</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae512d6243ccce7b518cadd264079490b"> 3069</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2968029948ad75424c9840d912fe0a2f"> 3070</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1232c8e74318df0071238dbaca28f52f"> 3071</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae253a51bdaf93fffd9d63bf230bd1aa7"> 3072</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga510a9cceeec010a1b628e72a66faf142"> 3073</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab1632db5bed20c53367fabd03f3dbf30"> 3074</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga83295213a4020ff039f039f13e7353c5"> 3075</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga16393b0217b60ede6ab76a77af77ecff"> 3076</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0f4601a13f1fb12d6f8485c7f4365498"> 3078</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga654233732a4fa90f3803390929c69c43"> 3079</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8e23926edb10693fcdcdd28784ef8c2e"> 3080</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_SEC_SHIFT))&amp;FTFL_FSEC_SEC_MASK)</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf2d2429c178b2b7cd61dc4682071bb3b"> 3081</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab4d62d1117f55fd4febfff6784a7195f"> 3082</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0d33ca9548ba71c0a7bbae395c6ec962"> 3083</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_FSLACC_SHIFT))&amp;FTFL_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga69ec5c88469db83b68d6984b293073a4"> 3084</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga52f5037890e8b5415825336203a71000"> 3085</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga11a3c13aac31f7886b43d9e8998dddb2"> 3086</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_MEEN_SHIFT))&amp;FTFL_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab98903ddeed66e96877b9fa7cd2db5b7"> 3087</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78a40af3a63448325e92624831cfa97b"> 3088</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6838d81028b305e8a44e4729cb4a7944"> 3089</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_KEYEN_SHIFT))&amp;FTFL_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga680d0e8b99b5bc4b2f8c88141ea38542"> 3091</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf9bb9e944f624d01fbeef30f7b164a0b"> 3092</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga45162dd545d53a078697e89a4d35e284"> 3093</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FOPT_OPT_SHIFT))&amp;FTFL_FOPT_OPT_MASK)</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacff4adeaedde61f2512f172b251e9b65"> 3095</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2e92f6724d8bd90661bf049fec1d6aef"> 3096</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7b29eda318f60f87557d415e5a6a2a54"> 3097</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB3_CCOBn_SHIFT))&amp;FTFL_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa60c7033bb068990e63e100ccf5c54ce"> 3099</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa11731c4e896da19de9df4e265894cb9"> 3100</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5c8dbd6a7d79b48badd70ade77c9835c"> 3101</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB2_CCOBn_SHIFT))&amp;FTFL_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac1c714d350b6d270393fe734115057dd"> 3103</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7fdb83c03e0c3458662d0821a7998af9"> 3104</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga77632d6a59d1696465502e595b895724"> 3105</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB1_CCOBn_SHIFT))&amp;FTFL_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga082d4e11b8428b51a725109ad01033b3"> 3107</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae39ca8b6f1b8ecf1ba987b7f8590abc7"> 3108</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gabe81b1a166b50af6d821ee2297520884"> 3109</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB0_CCOBn_SHIFT))&amp;FTFL_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78bd2db54cf04b71ad38d7ff8fb37140"> 3111</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga9db7fcb10dd892310bfb18e5448bba95"> 3112</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga194e92db124a1834cf42c4af1ef87fb3"> 3113</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB7_CCOBn_SHIFT))&amp;FTFL_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad2e7d2a86141cb1cd93c20f49ccb9299"> 3115</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae2e3b638ebffcc78278d4901209fa7cf"> 3116</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6ac23cc713bb4232ff46b22116e6f33a"> 3117</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB6_CCOBn_SHIFT))&amp;FTFL_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7b360c0830ca8e08c530a582541b8b9d"> 3119</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gabe8f033cc629cc2da0f98d7384bcd95c"> 3120</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga40118a51e41d9bd01aea20a747530211"> 3121</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB5_CCOBn_SHIFT))&amp;FTFL_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacf14a3998b383208d9afab60b561667e"> 3123</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0d53c20a9a46795ddfe5bd46653d101d"> 3124</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad8fc81f11bb64c2c347336292f254b6e"> 3125</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB4_CCOBn_SHIFT))&amp;FTFL_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga00aef335772d6ebee4d1e0fbeda40c7d"> 3127</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga067fddda40a93b82c28ccc4ce3a953bd"> 3128</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga6939d61426c565cae1e1f47dde4427ca"> 3129</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBB_CCOBn_SHIFT))&amp;FTFL_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga990729a695abb380c9cc804f68ec67b5"> 3131</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa02cc5a818b780fca7bbfd8755ff6edd"> 3132</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5a1a7d1cf1022d260a04289ae1a586f5"> 3133</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBA_CCOBn_SHIFT))&amp;FTFL_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga121ed92b960f5290741c5826b214856c"> 3135</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafb904bba83e6b2a70c4e119378f2225f"> 3136</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga790d17d7960a35d44e584bdc4dfe4f03"> 3137</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB9_CCOBn_SHIFT))&amp;FTFL_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aac72da91fc9360361c969c268bfe05"> 3139</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaadee561c559788cfc90cac06c3f1dca9"> 3140</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac936d852d58b5d6c4948504e9fa50483"> 3141</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB8_CCOBn_SHIFT))&amp;FTFL_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga85b6b04e59c3e599c3dd14a15098cbe8"> 3143</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaba85a54c173a8030016a07c6f5bca925"> 3144</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga530c5d784bf913ba531ff9a9e2ea3369"> 3145</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT3_PROT_SHIFT))&amp;FTFL_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab025f3c9db253e8e5cf6b34b35d9e9f4"> 3147</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1154643b8b983c891b387d11ea2c014b"> 3148</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1b996afe0bd50c7d13252f0e77c1c36d"> 3149</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT2_PROT_SHIFT))&amp;FTFL_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5c9f8e4883ba60b62c7c6c4086e457e2"> 3151</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafc33561153fee9b1baaaed4d88d684b0"> 3152</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaddc6fa0d696f2466d3854c69de34eae9"> 3153</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT1_PROT_SHIFT))&amp;FTFL_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga646d72cc3ed2260faa773c4aa7950448"> 3155</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa187bf5bd9042ecb56239610b9636ad8"> 3156</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaeeaf4144f099c9792bb01785a9f1fcb5"> 3157</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT0_PROT_SHIFT))&amp;FTFL_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf8050cf8129009b1eec291d295ea4767"> 3159</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga448539d5bf3dabcad04582543d4b31d6"> 3160</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_SHIFT                  0</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gace0305f84aeb96a33c287ffc47a895b6"> 3161</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FEPROT_EPROT_SHIFT))&amp;FTFL_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga308c1d923b4ad70d0ac4445e8cb09ac0"> 3163</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga36e2c6a1672ab6425d570dc3b4d6b812"> 3164</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_SHIFT                  0</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae51f2205c0d48b09a75001d7b8b13dd3"> 3165</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FDPROT_DPROT_SHIFT))&amp;FTFL_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; <span class="comment">/* end of group FTFL_Register_Masks */</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">/* FTFL - Peripheral instance base addresses */</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#ga43f8c03c466ba542fe6c5c90376e51d1"> 3174</a></span>&#160;<span class="preprocessor">#define FTFL_BASE                                (0x40020000u)</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#gad8b17655a14ff84bad8c1257d2599915"> 3176</a></span>&#160;<span class="preprocessor">#define FTFL                                     ((FTFL_Type *)FTFL_BASE)</span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#gad2bcbae914ba8547b96791479afda939"> 3177</a></span>&#160;<span class="preprocessor">#define FTFL_BASE_PTR                            (FTFL)</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#gae1daada1008f942e2f4c8b0ae1683fc6"> 3179</a></span>&#160;<span class="preprocessor">#define FTFL_BASE_ADDRS                          { FTFL_BASE }</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral___access___layer.html#ga53f420e5ee36db9ba581b1f299bc4820"> 3181</a></span>&#160;<span class="preprocessor">#define FTFL_BASE_PTRS                           { FTFL }</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">   -- FTFL - Register accessor macros</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">/* FTFL - Register instance definitions */</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">/* FTFL */</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf013df9b271efd73b20bbad665ed5ce8"> 3195</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT                               FTFL_FSTAT_REG(FTFL)</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga801916a2948fcc50d4c5abf71322dcc6"> 3196</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG                               FTFL_FCNFG_REG(FTFL)</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5c6d55c5886dd7e351c462fe9042cbab"> 3197</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC                                FTFL_FSEC_REG(FTFL)</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga52e8765b3167ad9a747a0b45e8474ca1"> 3198</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT                                FTFL_FOPT_REG(FTFL)</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga4b4377f063f2824924b069a33637fa2f"> 3199</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3                              FTFL_FCCOB3_REG(FTFL)</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gabd49fbfe3d83f09a9651b727ab156550"> 3200</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2                              FTFL_FCCOB2_REG(FTFL)</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf827d2b58ef1ddaef91307e20da7faef"> 3201</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1                              FTFL_FCCOB1_REG(FTFL)</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga565f766da2b8306ccf6d4cfa97f2d104"> 3202</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0                              FTFL_FCCOB0_REG(FTFL)</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga458618aa0bcccf4f7c3a7459455f45d2"> 3203</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7                              FTFL_FCCOB7_REG(FTFL)</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga05a48ff9647b7c29da71e4f031385897"> 3204</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6                              FTFL_FCCOB6_REG(FTFL)</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gac666ae75ddc533b963f29eeaa9d37dfc"> 3205</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5                              FTFL_FCCOB5_REG(FTFL)</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga43d4a3227870da91b9ad1390809397ba"> 3206</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4                              FTFL_FCCOB4_REG(FTFL)</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga0fc25579949a6dcf2a6020dd0f2de0b3"> 3207</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB                              FTFL_FCCOBB_REG(FTFL)</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6e1f02fa7b5de4c38f11154d0f2b4ebb"> 3208</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA                              FTFL_FCCOBA_REG(FTFL)</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga631d3acc01c150e51dee3cfaf5b37aeb"> 3209</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9                              FTFL_FCCOB9_REG(FTFL)</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga28003295a38f6e37acc1ad356a4b286c"> 3210</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8                              FTFL_FCCOB8_REG(FTFL)</span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf85e01513a3b3f71d79ea3dea9e6eb77"> 3211</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3                              FTFL_FPROT3_REG(FTFL)</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gad1419b6c37f5984c3ef3a96d5f7d9ede"> 3212</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2                              FTFL_FPROT2_REG(FTFL)</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga66d897b8f8072b260c5604f1141b0d9e"> 3213</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1                              FTFL_FPROT1_REG(FTFL)</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6114358237cbf6b70a2db6942fa7c8a8"> 3214</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0                              FTFL_FPROT0_REG(FTFL)</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gad1f5e5aa570a2787b3d4dc838fe932dc"> 3215</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT                              FTFL_FEPROT_REG(FTFL)</span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5b38f7e47a2bc9e993186fa47012aef6"> 3216</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT                              FTFL_FDPROT_REG(FTFL)</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160; <span class="comment">/* end of group FTFL_Register_Accessor_Macros */</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160; <span class="comment">/* end of group FTFL_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;                               </div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC;                              </div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV;                               </div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  } CONTROLS[8];</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTIN;                             </div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STATUS;                            </div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a>;                              </div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNC;                              </div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTINIT;                           </div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTMASK;                           </div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a>;                           </div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEADTIME;                          </div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTTRIG;                           </div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;                               </div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMS;                               </div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;                            </div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCTRL;                           </div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QDCTRL;                            </div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONF;                              </div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTPOL;                            </div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCONF;                           </div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INVCTRL;                           </div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWOCTRL;                           </div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWMLOAD;                           </div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a>;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">/* FTM - Register accessors */</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad1cbc88d5f7249287adb5366754deff1"> 3279</a></span>&#160;<span class="preprocessor">#define FTM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad0b4abc8f99226e22d6bc6a1126a8e47"> 3280</a></span>&#160;<span class="preprocessor">#define FTM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga880a1e0932f25d719922642bf24a0759"> 3281</a></span>&#160;<span class="preprocessor">#define FTM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac7ab18f1e82c379833dbaf01e0541691"> 3282</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gade9634b08289e23283d65e0b85aa8f2b"> 3283</a></span>&#160;<span class="preprocessor">#define FTM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad2208d9641bb52d062344f3bbf467d6d"> 3284</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_REG(base)                      ((base)-&gt;CNTIN)</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4cec1a1a019e0eea5d1d57a41cfa4d20"> 3285</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac6721d8c0d820dfde24dad153be55136"> 3286</a></span>&#160;<span class="preprocessor">#define FTM_MODE_REG(base)                       ((base)-&gt;MODE)</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae56d9f6198c388377ce87fb5be02dfe0"> 3287</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REG(base)                       ((base)-&gt;SYNC)</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaba20d1c0f19cccba4d31374bc26585cc"> 3288</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_REG(base)                    ((base)-&gt;OUTINIT)</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga109174aa9e97a6e04573071c942addda"> 3289</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_REG(base)                    ((base)-&gt;OUTMASK)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga90eedd735bb2760dfe8aae6615ed7bd5"> 3290</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_REG(base)                    ((base)-&gt;COMBINE)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga674f9acdcb33dc79b3ab26178f0098e8"> 3291</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_REG(base)                   ((base)-&gt;DEADTIME)</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf89cac15c7c4e4ea83f717b28e00d88f"> 3292</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_REG(base)                    ((base)-&gt;EXTTRIG)</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9525ab8f8066931fe511722b30888360"> 3293</a></span>&#160;<span class="preprocessor">#define FTM_POL_REG(base)                        ((base)-&gt;POL)</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0e52ee8f1d5e149a11c2a41364549bac"> 3294</a></span>&#160;<span class="preprocessor">#define FTM_FMS_REG(base)                        ((base)-&gt;FMS)</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf294cd79d00eb02b73a45209922993b7"> 3295</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_REG(base)                     ((base)-&gt;FILTER)</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3526b92dd4ace3ec076ac37ae5f2957f"> 3296</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_REG(base)                    ((base)-&gt;FLTCTRL)</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gabdac200971bb9e418f543b7a11c02fb5"> 3297</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_REG(base)                     ((base)-&gt;QDCTRL)</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa5a44ecf250b480be7446d8beed3cba1"> 3298</a></span>&#160;<span class="preprocessor">#define FTM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga421b09e9029d887b487c4265469e4315"> 3299</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_REG(base)                     ((base)-&gt;FLTPOL)</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf9fc200be2ca4557c5823f38b4f762ff"> 3300</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_REG(base)                    ((base)-&gt;SYNCONF)</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga872c0021b76b69da07cb3347ac0d4ff4"> 3301</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_REG(base)                    ((base)-&gt;INVCTRL)</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa202334c413cca2cae51f8ec80d4e537"> 3302</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_REG(base)                    ((base)-&gt;SWOCTRL)</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga957410122c30463c8040dad4ae20f1e4"> 3303</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_REG(base)                    ((base)-&gt;PWMLOAD)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 3320</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 3321</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 3322</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 3323</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 3324</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 3325</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 3326</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 3327</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 3328</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 3329</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 3330</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 3331</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 3333</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 3334</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 3335</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 3337</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 3338</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 3339</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 3341</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 3342</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 3343</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 3344</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 3345</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 3346</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 3347</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 3348</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 3349</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 3350</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 3351</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 3352</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 3353</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 3354</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 3356</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 3357</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 3358</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 3360</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 3361</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 3362</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 3364</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 3365</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 3366</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 3367</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 3368</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 3369</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 3370</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 3371</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 3372</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 3373</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 3374</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 3375</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 3376</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 3377</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 3378</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 3379</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 3381</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 3382</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 3383</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 3384</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 3385</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 3386</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 3387</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 3388</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 3389</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 3390</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 3391</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 3392</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 3393</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 3394</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 3395</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 3397</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 3398</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 3399</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 3400</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 3401</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 3402</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 3403</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 3404</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 3405</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 3406</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 3407</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 3408</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 3409</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 3410</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 3411</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 3412</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 3414</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 3415</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 3416</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 3417</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 3418</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 3419</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 3420</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 3421</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 3422</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 3423</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 3424</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 3425</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 3426</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 3427</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 3428</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 3429</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 3431</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 3432</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 3433</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 3434</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 3435</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 3436</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 3437</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 3438</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 3439</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 3440</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 3441</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 3442</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 3443</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 3444</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 3445</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 3446</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 3448</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 3449</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 3450</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 3451</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 3452</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 3453</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 3454</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 3455</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 3456</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 3457</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 3458</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 3459</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 3460</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 3461</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 3462</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 3463</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 3464</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 3465</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 3466</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 3467</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 3468</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 3469</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 3470</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 3471</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 3472</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 3473</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 3474</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 3475</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 3476</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 3477</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 3478</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 3479</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 3480</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 3481</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 3482</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 3483</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 3484</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 3485</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 3486</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 3487</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 3488</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 3489</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 3490</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 3491</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 3492</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 3493</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 3494</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 3495</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 3496</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 3497</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 3498</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 3499</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 3500</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 3501</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 3502</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 3503</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 3505</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 3506</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 3507</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 3508</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 3509</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 3510</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 3512</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 3513</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 3514</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 3515</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 3516</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 3517</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 3518</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 3519</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 3520</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 3521</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 3522</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 3523</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 3524</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 3525</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 3526</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 3527</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 3529</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 3530</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 3531</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 3532</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 3533</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 3534</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 3535</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 3536</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 3537</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 3538</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 3539</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 3540</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 3541</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 3542</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 3543</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 3544</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 3546</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 3547</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 3548</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 3549</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 3550</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 3551</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 3552</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 3553</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 3554</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 3555</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 3556</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 3557</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 3558</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 3559</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 3561</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 3562</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 3563</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 3564</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 3565</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 3566</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 3567</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 3568</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 3569</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 3570</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 3571</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 3572</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 3574</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 3575</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 3576</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 3577</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 3578</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 3579</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 3580</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 3581</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 3582</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 3583</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 3584</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 3585</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 3586</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 3587</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 3588</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 3589</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 3590</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 3591</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 3592</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 3594</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 3595</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 3596</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 3597</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 3598</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 3599</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 3600</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 3601</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 3602</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 3603</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 3604</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 3605</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 3606</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 3607</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 3608</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 3609</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 3611</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 3612</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa084b68452f9be9a4f5231e046ff416e"> 3613</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 3614</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 3615</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 3616</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 3617</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 3618</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 3619</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 3620</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 3622</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 3623</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 3624</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 3625</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 3626</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 3627</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 3628</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 3629</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 3631</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 3632</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 3633</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 3634</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 3635</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 3636</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 3637</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 3638</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 3639</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 3640</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 3641</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 3642</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 3643</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 3644</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 3645</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 3646</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 3647</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 3648</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 3649</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 3650</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 3651</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 3652</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 3653</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 3654</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 3655</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 3656</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 3657</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 3658</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 3659</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 3660</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 3662</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 3663</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 3664</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 3665</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 3666</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 3667</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 3668</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 3669</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 3671</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 3672</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 3673</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 3674</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 3675</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 3676</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 3677</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 3678</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 3679</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 3680</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 3681</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 3682</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 3683</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 3684</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 3685</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 3686</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 3687</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 3688</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 3689</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 3690</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 3691</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 3692</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 3693</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 3694</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 3695</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 3696</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 3697</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 3698</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 3699</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 3700</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 3701</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 3702</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 3704</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 3705</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 3706</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 3707</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 3708</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 3709</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 3710</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 3711</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 3712</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 3713</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 3714</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 3715</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 3716</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 3717</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 3718</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 3719</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 3720</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 3721</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 3730</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;</div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 3732</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae712c29b7abcf338d8f8f6418683fa66"> 3733</a></span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                            (FTM0)</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 3735</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;</div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 3737</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga38115fba8eadfc94b2fc411f45906002"> 3738</a></span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                            (FTM1)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 3740</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 3742</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga897564efeaf1be1f991305d294eda3d6"> 3743</a></span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                            (FTM2)</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;</div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 3745</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE }</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 3747</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2 }</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">/* FTM - Register instance definitions */</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">/* FTM0 */</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa8cb4b7bcccc202d9256a35e2557c359"> 3761</a></span>&#160;<span class="preprocessor">#define FTM0_SC                                  FTM_SC_REG(FTM0)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8049141666e13721ffe63b8211198740"> 3762</a></span>&#160;<span class="preprocessor">#define FTM0_CNT                                 FTM_CNT_REG(FTM0)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga56f8edd0307e766bdde08dbd8cb616c7"> 3763</a></span>&#160;<span class="preprocessor">#define FTM0_MOD                                 FTM_MOD_REG(FTM0)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefd4cbc438ea3f1cb88052b669071fb1"> 3764</a></span>&#160;<span class="preprocessor">#define FTM0_C0SC                                FTM_CnSC_REG(FTM0,0)</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga03aac809bf0adda08e5f4974404983c9"> 3765</a></span>&#160;<span class="preprocessor">#define FTM0_C0V                                 FTM_CnV_REG(FTM0,0)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaee6e9112813556e6ecd3ff15ac3679db"> 3766</a></span>&#160;<span class="preprocessor">#define FTM0_C1SC                                FTM_CnSC_REG(FTM0,1)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f892dedc1f6cec1bf35a557c7939907"> 3767</a></span>&#160;<span class="preprocessor">#define FTM0_C1V                                 FTM_CnV_REG(FTM0,1)</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga50d2809cd0661a10da3ac7a99656da48"> 3768</a></span>&#160;<span class="preprocessor">#define FTM0_C2SC                                FTM_CnSC_REG(FTM0,2)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga88982c608dd8c04663a5debe4857cc75"> 3769</a></span>&#160;<span class="preprocessor">#define FTM0_C2V                                 FTM_CnV_REG(FTM0,2)</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafab69f9cb0c1d9c1856a376a9cc3a8c4"> 3770</a></span>&#160;<span class="preprocessor">#define FTM0_C3SC                                FTM_CnSC_REG(FTM0,3)</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gacbab9456bb54ac9e375e896bd055ef7f"> 3771</a></span>&#160;<span class="preprocessor">#define FTM0_C3V                                 FTM_CnV_REG(FTM0,3)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga528cd8d8ccae59ee633980b3d0fd26e6"> 3772</a></span>&#160;<span class="preprocessor">#define FTM0_C4SC                                FTM_CnSC_REG(FTM0,4)</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2ff8bc5a113f6c0988fd1b3053293670"> 3773</a></span>&#160;<span class="preprocessor">#define FTM0_C4V                                 FTM_CnV_REG(FTM0,4)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf6658bca08e8ceee14267b2d264a5428"> 3774</a></span>&#160;<span class="preprocessor">#define FTM0_C5SC                                FTM_CnSC_REG(FTM0,5)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf340f7fe7e08b436b55e66cfa88e8683"> 3775</a></span>&#160;<span class="preprocessor">#define FTM0_C5V                                 FTM_CnV_REG(FTM0,5)</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3396f58b1f7cc31a13bdee45a2ae783b"> 3776</a></span>&#160;<span class="preprocessor">#define FTM0_C6SC                                FTM_CnSC_REG(FTM0,6)</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaffaf88a02a6bb91dd027f3331f77a350"> 3777</a></span>&#160;<span class="preprocessor">#define FTM0_C6V                                 FTM_CnV_REG(FTM0,6)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6ea486158eaa49e680e99baef5ef19e9"> 3778</a></span>&#160;<span class="preprocessor">#define FTM0_C7SC                                FTM_CnSC_REG(FTM0,7)</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4c2b5900c5f35a54aee5610b5a7d12bf"> 3779</a></span>&#160;<span class="preprocessor">#define FTM0_C7V                                 FTM_CnV_REG(FTM0,7)</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9a995bb220be8255bc127deb9ac0e208"> 3780</a></span>&#160;<span class="preprocessor">#define FTM0_CNTIN                               FTM_CNTIN_REG(FTM0)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac1f8e6a5657f82d50f0c7b7f1e8b9716"> 3781</a></span>&#160;<span class="preprocessor">#define FTM0_STATUS                              FTM_STATUS_REG(FTM0)</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6d5ddf73e13c69c53b0c480082a2693b"> 3782</a></span>&#160;<span class="preprocessor">#define FTM0_MODE                                FTM_MODE_REG(FTM0)</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga28250a7b4e9b59909ce633babaa1b0fd"> 3783</a></span>&#160;<span class="preprocessor">#define FTM0_SYNC                                FTM_SYNC_REG(FTM0)</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1342110677c5c62083dcf4f541951665"> 3784</a></span>&#160;<span class="preprocessor">#define FTM0_OUTINIT                             FTM_OUTINIT_REG(FTM0)</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga884b65337577cf120d668391d8d8ea30"> 3785</a></span>&#160;<span class="preprocessor">#define FTM0_OUTMASK                             FTM_OUTMASK_REG(FTM0)</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf40624e967d4a6920d19aa1a49ec7cec"> 3786</a></span>&#160;<span class="preprocessor">#define FTM0_COMBINE                             FTM_COMBINE_REG(FTM0)</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab4c7513e7a4a322b5440f9951cf0d3be"> 3787</a></span>&#160;<span class="preprocessor">#define FTM0_DEADTIME                            FTM_DEADTIME_REG(FTM0)</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1b80747a847dd2e9f35b9e62474af1a5"> 3788</a></span>&#160;<span class="preprocessor">#define FTM0_EXTTRIG                             FTM_EXTTRIG_REG(FTM0)</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga143eef41e1839d4fbabf06e35d5970da"> 3789</a></span>&#160;<span class="preprocessor">#define FTM0_POL                                 FTM_POL_REG(FTM0)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7ff29dbb19fe7cb9551a584069c6d5ba"> 3790</a></span>&#160;<span class="preprocessor">#define FTM0_FMS                                 FTM_FMS_REG(FTM0)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefc4daf0cd2ab00a591359f10d0a8a43"> 3791</a></span>&#160;<span class="preprocessor">#define FTM0_FILTER                              FTM_FILTER_REG(FTM0)</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad90b83f0a80667284e43ceed840b8a86"> 3792</a></span>&#160;<span class="preprocessor">#define FTM0_FLTCTRL                             FTM_FLTCTRL_REG(FTM0)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5356865703b3078d94f4727860c352d2"> 3793</a></span>&#160;<span class="preprocessor">#define FTM0_QDCTRL                              FTM_QDCTRL_REG(FTM0)</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae4485437aa8401bf334afa65c808d102"> 3794</a></span>&#160;<span class="preprocessor">#define FTM0_CONF                                FTM_CONF_REG(FTM0)</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1fa899163faf39c86763860c2b53c6d5"> 3795</a></span>&#160;<span class="preprocessor">#define FTM0_FLTPOL                              FTM_FLTPOL_REG(FTM0)</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9aea0cf5fced20cab893d5345800f36e"> 3796</a></span>&#160;<span class="preprocessor">#define FTM0_SYNCONF                             FTM_SYNCONF_REG(FTM0)</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafabee8cd825abd925ca5c40ee5ee0d24"> 3797</a></span>&#160;<span class="preprocessor">#define FTM0_INVCTRL                             FTM_INVCTRL_REG(FTM0)</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1d17162121263a5b97b1a575ea3c877c"> 3798</a></span>&#160;<span class="preprocessor">#define FTM0_SWOCTRL                             FTM_SWOCTRL_REG(FTM0)</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf7fca8f1a3586ef43e159d6090ca2d5"> 3799</a></span>&#160;<span class="preprocessor">#define FTM0_PWMLOAD                             FTM_PWMLOAD_REG(FTM0)</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment">/* FTM1 */</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6099bde5affc8eacd854bd1c1e2b8c56"> 3801</a></span>&#160;<span class="preprocessor">#define FTM1_SC                                  FTM_SC_REG(FTM1)</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa4305daf4f761c0170ec10fa2e0db280"> 3802</a></span>&#160;<span class="preprocessor">#define FTM1_CNT                                 FTM_CNT_REG(FTM1)</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga01599f0d6cd00a138e4e854692bb8126"> 3803</a></span>&#160;<span class="preprocessor">#define FTM1_MOD                                 FTM_MOD_REG(FTM1)</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaac1710c65463d98f9003b4a10991b26b"> 3804</a></span>&#160;<span class="preprocessor">#define FTM1_C0SC                                FTM_CnSC_REG(FTM1,0)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5ff1e1bfd9de0887b077af86dfa74469"> 3805</a></span>&#160;<span class="preprocessor">#define FTM1_C0V                                 FTM_CnV_REG(FTM1,0)</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga276fd16304067a9c337b2e116f9d692b"> 3806</a></span>&#160;<span class="preprocessor">#define FTM1_C1SC                                FTM_CnSC_REG(FTM1,1)</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5597e3dd7e35757bd46aaf27dd62792c"> 3807</a></span>&#160;<span class="preprocessor">#define FTM1_C1V                                 FTM_CnV_REG(FTM1,1)</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga51e29792f16e049adf53cf83f4f9afe2"> 3808</a></span>&#160;<span class="preprocessor">#define FTM1_CNTIN                               FTM_CNTIN_REG(FTM1)</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab3596076dbd5e98856e31b115d8dc83d"> 3809</a></span>&#160;<span class="preprocessor">#define FTM1_STATUS                              FTM_STATUS_REG(FTM1)</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6890e657699d37eb04a02f5fade0ecb7"> 3810</a></span>&#160;<span class="preprocessor">#define FTM1_MODE                                FTM_MODE_REG(FTM1)</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7eeb5e50149003345735046862e03581"> 3811</a></span>&#160;<span class="preprocessor">#define FTM1_SYNC                                FTM_SYNC_REG(FTM1)</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0db0629ebfdb1078f201c3c4a1b19e55"> 3812</a></span>&#160;<span class="preprocessor">#define FTM1_OUTINIT                             FTM_OUTINIT_REG(FTM1)</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5d26ed9d34f4c85eee5ac95b755ef9fb"> 3813</a></span>&#160;<span class="preprocessor">#define FTM1_OUTMASK                             FTM_OUTMASK_REG(FTM1)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga765bb9f13472aa6632ec41bf1ee806d2"> 3814</a></span>&#160;<span class="preprocessor">#define FTM1_COMBINE                             FTM_COMBINE_REG(FTM1)</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga74d16bacef69b0434bfc3112e4e09e7b"> 3815</a></span>&#160;<span class="preprocessor">#define FTM1_DEADTIME                            FTM_DEADTIME_REG(FTM1)</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga31797d79b03779e44c403aa16aa3c946"> 3816</a></span>&#160;<span class="preprocessor">#define FTM1_EXTTRIG                             FTM_EXTTRIG_REG(FTM1)</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2a664de7aaea4c812f5e4ed3393d57d2"> 3817</a></span>&#160;<span class="preprocessor">#define FTM1_POL                                 FTM_POL_REG(FTM1)</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga305a3af9f8b4ecead75dc3fd9f8ecf63"> 3818</a></span>&#160;<span class="preprocessor">#define FTM1_FMS                                 FTM_FMS_REG(FTM1)</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2d2becf553fdf2414c785cee9fb035af"> 3819</a></span>&#160;<span class="preprocessor">#define FTM1_FILTER                              FTM_FILTER_REG(FTM1)</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad79d5dd59c56bde150fee700a27d9267"> 3820</a></span>&#160;<span class="preprocessor">#define FTM1_FLTCTRL                             FTM_FLTCTRL_REG(FTM1)</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6f3e7ee4f8bb7b25990a6b7e2f4c7490"> 3821</a></span>&#160;<span class="preprocessor">#define FTM1_QDCTRL                              FTM_QDCTRL_REG(FTM1)</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2e90c2f86c9b59d940e40d18ff8125e8"> 3822</a></span>&#160;<span class="preprocessor">#define FTM1_CONF                                FTM_CONF_REG(FTM1)</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga32e8c762a4052df13b0a83d193a3e7b4"> 3823</a></span>&#160;<span class="preprocessor">#define FTM1_FLTPOL                              FTM_FLTPOL_REG(FTM1)</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga35e57dca64050e3bf21ebd3367422d8f"> 3824</a></span>&#160;<span class="preprocessor">#define FTM1_SYNCONF                             FTM_SYNCONF_REG(FTM1)</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae73f881f4506af2ab7ce231c4c4f0089"> 3825</a></span>&#160;<span class="preprocessor">#define FTM1_INVCTRL                             FTM_INVCTRL_REG(FTM1)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga08a648587eb98aa8f510bcac93cb4b33"> 3826</a></span>&#160;<span class="preprocessor">#define FTM1_SWOCTRL                             FTM_SWOCTRL_REG(FTM1)</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf3039ddac66aabede5d916fcbf685041"> 3827</a></span>&#160;<span class="preprocessor">#define FTM1_PWMLOAD                             FTM_PWMLOAD_REG(FTM1)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/* FTM2 */</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga07c259e6bd81732e7c252d9bea24c4b8"> 3829</a></span>&#160;<span class="preprocessor">#define FTM2_SC                                  FTM_SC_REG(FTM2)</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad106bee6812ab91040b77e641d40aa1a"> 3830</a></span>&#160;<span class="preprocessor">#define FTM2_CNT                                 FTM_CNT_REG(FTM2)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6a6b594c42b96a520feaf5f9f6f9e8d1"> 3831</a></span>&#160;<span class="preprocessor">#define FTM2_MOD                                 FTM_MOD_REG(FTM2)</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga23ef9825e51056c36a6a5a19e784eded"> 3832</a></span>&#160;<span class="preprocessor">#define FTM2_C0SC                                FTM_CnSC_REG(FTM2,0)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga92b3a29332163807bb6ae240cfa2e4aa"> 3833</a></span>&#160;<span class="preprocessor">#define FTM2_C0V                                 FTM_CnV_REG(FTM2,0)</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae00fff26b9421f4023842bf031c833b4"> 3834</a></span>&#160;<span class="preprocessor">#define FTM2_C1SC                                FTM_CnSC_REG(FTM2,1)</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5556a11ef7048216dc1f55467c062e60"> 3835</a></span>&#160;<span class="preprocessor">#define FTM2_C1V                                 FTM_CnV_REG(FTM2,1)</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8fc0b2fa59ea42d1c1423b1d341690f6"> 3836</a></span>&#160;<span class="preprocessor">#define FTM2_CNTIN                               FTM_CNTIN_REG(FTM2)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga330b99ddd3ee290b769abbdd33f74e9a"> 3837</a></span>&#160;<span class="preprocessor">#define FTM2_STATUS                              FTM_STATUS_REG(FTM2)</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad354fa39faa2c63a394445b6cd19f7f7"> 3838</a></span>&#160;<span class="preprocessor">#define FTM2_MODE                                FTM_MODE_REG(FTM2)</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1a61491ede93e0b8121344aa0840a12e"> 3839</a></span>&#160;<span class="preprocessor">#define FTM2_SYNC                                FTM_SYNC_REG(FTM2)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4723816f39ac7c9c5da98df9323ab411"> 3840</a></span>&#160;<span class="preprocessor">#define FTM2_OUTINIT                             FTM_OUTINIT_REG(FTM2)</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga18fce1d499d38f49164882a2d54d9d0e"> 3841</a></span>&#160;<span class="preprocessor">#define FTM2_OUTMASK                             FTM_OUTMASK_REG(FTM2)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf20cb3762dca102677e4896baca2578"> 3842</a></span>&#160;<span class="preprocessor">#define FTM2_COMBINE                             FTM_COMBINE_REG(FTM2)</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab8fcd203ed4d71b271db88ac89ea965b"> 3843</a></span>&#160;<span class="preprocessor">#define FTM2_DEADTIME                            FTM_DEADTIME_REG(FTM2)</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bca8e227535fb0bccd9b6f8f39ac63e"> 3844</a></span>&#160;<span class="preprocessor">#define FTM2_EXTTRIG                             FTM_EXTTRIG_REG(FTM2)</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bd8ec2f2f07121d329402433d33fb7e"> 3845</a></span>&#160;<span class="preprocessor">#define FTM2_POL                                 FTM_POL_REG(FTM2)</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga63f66e2acd14c8f712ccaa556911fc92"> 3846</a></span>&#160;<span class="preprocessor">#define FTM2_FMS                                 FTM_FMS_REG(FTM2)</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae504a4960cc6617b88e5dfe95068eec8"> 3847</a></span>&#160;<span class="preprocessor">#define FTM2_FILTER                              FTM_FILTER_REG(FTM2)</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f5df230dcb77edc4bd4bb327b14ac54"> 3848</a></span>&#160;<span class="preprocessor">#define FTM2_FLTCTRL                             FTM_FLTCTRL_REG(FTM2)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga365c8b5538558288ddf0be6aa6a766e2"> 3849</a></span>&#160;<span class="preprocessor">#define FTM2_QDCTRL                              FTM_QDCTRL_REG(FTM2)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac93f89a8bd1534f0b442f29533350fcd"> 3850</a></span>&#160;<span class="preprocessor">#define FTM2_CONF                                FTM_CONF_REG(FTM2)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga41bea9c6f7ce278302fd6417b9842e12"> 3851</a></span>&#160;<span class="preprocessor">#define FTM2_FLTPOL                              FTM_FLTPOL_REG(FTM2)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga99725d2250d73eb25dd786e2c7ac9aba"> 3852</a></span>&#160;<span class="preprocessor">#define FTM2_SYNCONF                             FTM_SYNCONF_REG(FTM2)</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3ff73cd2687985494e234e4deea66529"> 3853</a></span>&#160;<span class="preprocessor">#define FTM2_INVCTRL                             FTM_INVCTRL_REG(FTM2)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9eb1d689936a6322f55a184c3663456d"> 3854</a></span>&#160;<span class="preprocessor">#define FTM2_SWOCTRL                             FTM_SWOCTRL_REG(FTM2)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga996d97c1bb37040242a8a8ca6792fa02"> 3855</a></span>&#160;<span class="preprocessor">#define FTM2_PWMLOAD                             FTM_PWMLOAD_REG(FTM2)</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">/* FTM - Register array accessors */</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad4d0c00610a35305e798b0aedde77ad3"> 3858</a></span>&#160;<span class="preprocessor">#define FTM0_CnSC(index)                         FTM_CnSC_REG(FTM0,index)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga81a992fb36b0769a6ee22343ab5b9479"> 3859</a></span>&#160;<span class="preprocessor">#define FTM1_CnSC(index)                         FTM_CnSC_REG(FTM1,index)</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga15e9d867f8b2572a7455a06ffacc21cb"> 3860</a></span>&#160;<span class="preprocessor">#define FTM2_CnSC(index)                         FTM_CnSC_REG(FTM2,index)</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9c1e70d8b8d9e0cb50c99ca6ccc48ee1"> 3861</a></span>&#160;<span class="preprocessor">#define FTM0_CnV(index)                          FTM_CnV_REG(FTM0,index)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa9a20e0fc5b825db11f23a017b3572c7"> 3862</a></span>&#160;<span class="preprocessor">#define FTM1_CnV(index)                          FTM_CnV_REG(FTM1,index)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac37452693173e07930bc0276faa83e91"> 3863</a></span>&#160;<span class="preprocessor">#define FTM2_CnV(index)                          FTM_CnV_REG(FTM2,index)</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDOR;                              </div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PSOR;                              </div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PCOR;                              </div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PTOR;                              </div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PDIR;                              </div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDDR;                              </div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60"> 3905</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca"> 3906</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf"> 3907</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83"> 3908</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce"> 3909</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07"> 3910</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 3927</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 3928</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 3929</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 3931</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 3932</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 3933</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 3935</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 3936</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 3937</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 3939</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 3940</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 3941</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 3943</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 3944</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 3945</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 3947</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 3948</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 3949</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad7723846cc5db8e43a44d78cf21f6efa"> 3958</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac485358099728ddae050db37924dd6b7"> 3960</a></span>&#160;<span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga3a8bd75d8b47b51132005ce9bbcbab7f"> 3961</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                           (GPIOA)</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac944a89eb789000ece920c0f89cb6a68"> 3963</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga68b66ac73be4c836db878a42e1fea3cd"> 3965</a></span>&#160;<span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga3f4701cf222c28bfdcc2768a296b4171"> 3966</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                           (GPIOB)</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga26f267dc35338eef219544c51f1e6b3f"> 3968</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                               (0x400FF080u)</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga2dca03332d620196ba943bc2346eaa08"> 3970</a></span>&#160;<span class="preprocessor">#define GPIOC                                    ((GPIO_Type *)GPIOC_BASE)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga39b26484b0ad91fdbf93e27aa6ee7571"> 3971</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE_PTR                           (GPIOC)</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;</div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga1a93ab27129f04064089616910c296ec"> 3973</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE                               (0x400FF0C0u)</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 3975</a></span>&#160;<span class="preprocessor">#define GPIOD                                    ((GPIO_Type *)GPIOD_BASE)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga080871bcecac6697912c87d4af0a8298"> 3976</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE_PTR                           (GPIOD)</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;</div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab487b1983d936c4fee3e9e88b95aad9d"> 3978</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE                               (0x400FF100u)</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 3980</a></span>&#160;<span class="preprocessor">#define GPIOE                                    ((GPIO_Type *)GPIOE_BASE)</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga5d17758f0829d938753761d4a53c0a7c"> 3981</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE_PTR                           (GPIOE)</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 3983</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 3985</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">/* GPIOA */</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5"> 3999</a></span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(GPIOA)</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07"> 4000</a></span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(GPIOA)</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1"> 4001</a></span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(GPIOA)</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb"> 4002</a></span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(GPIOA)</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374"> 4003</a></span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(GPIOA)</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599"> 4004</a></span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(GPIOA)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">/* GPIOB */</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71"> 4006</a></span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(GPIOB)</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e"> 4007</a></span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(GPIOB)</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d"> 4008</a></span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(GPIOB)</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1"> 4009</a></span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(GPIOB)</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899"> 4010</a></span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(GPIOB)</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80"> 4011</a></span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(GPIOB)</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">/* GPIOC */</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea"> 4013</a></span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(GPIOC)</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89"> 4014</a></span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(GPIOC)</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b"> 4015</a></span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(GPIOC)</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58"> 4016</a></span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(GPIOC)</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4"> 4017</a></span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(GPIOC)</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26"> 4018</a></span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(GPIOC)</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">/* GPIOD */</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2"> 4020</a></span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(GPIOD)</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022"> 4021</a></span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(GPIOD)</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b"> 4022</a></span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(GPIOD)</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f"> 4023</a></span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(GPIOD)</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c"> 4024</a></span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(GPIOD)</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9"> 4025</a></span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(GPIOD)</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">/* GPIOE */</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e"> 4027</a></span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(GPIOE)</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5"> 4028</a></span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(GPIOE)</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540"> 4029</a></span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(GPIOE)</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471"> 4030</a></span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(GPIOE)</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd"> 4031</a></span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(GPIOE)</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76"> 4032</a></span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(GPIOE)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A1;                                 </div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a>;                                  </div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FLT;                                </div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RA;                                 </div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMB;                                </div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A2;                                 </div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTH;                               </div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTL;                               </div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>, *<a class="code" href="group___i2_c___peripheral___access___layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a>;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa114fe991a3e1e899b53160c91bd8c72"> 4080</a></span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga49a7294fe984b9468681113184d18dfc"> 4081</a></span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gab99b9e99fa2eda1aac30eff81842ce36"> 4082</a></span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaba7d61b90ba883e4e9711a54e4526465"> 4083</a></span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga0c6f62e67b1d2b8bc2eb7ed0e3a57fbd"> 4084</a></span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga27c7ad30a1ae595f33d8644b381be049"> 4085</a></span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga3eacf50cc16f3a822d765b681f781d90"> 4086</a></span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga42d4bbf2df8f036a27d2092bd9eb6065"> 4087</a></span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga320d358df195778429696e7755acc5e8"> 4088</a></span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga654554108023356beab5b561b7787139"> 4089</a></span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga7d186ff953fe05d9360350072353470f"> 4090</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gadcf8cbbf29297a34a28c6daec4a117fb"> 4091</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 4108</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 4109</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 4110</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 4112</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 4113</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 4114</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 4115</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 4116</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 4117</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 4119</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 4120</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 4121</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 4122</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 4123</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 4124</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 4125</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 4126</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 4127</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 4128</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 4129</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 4130</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 4131</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 4132</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 4133</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 4134</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 4136</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 4137</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 4138</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 4139</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 4140</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 4141</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 4142</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 4143</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 4144</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 4145</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 4146</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 4147</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 4148</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 4149</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 4150</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 4151</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 4153</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 4154</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 4155</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 4157</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 4158</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 4159</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 4160</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 4161</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 4162</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 4163</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 4164</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 4165</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 4166</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 4167</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 4168</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 4169</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 4171</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 4172</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 4173</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 4175</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 4176</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 4177</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 4179</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 4180</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 4181</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 4182</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 4183</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 4184</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 4185</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 4186</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 4187</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 4188</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 4189</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 4190</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 4191</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 4192</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 4193</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 4194</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 4196</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 4197</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 4198</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 4200</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 4201</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 4202</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 4204</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 4205</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 4206</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 4215</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 4217</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 4218</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            (I2C0)</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 4220</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 4222</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae13da5d584f2a4e2379db927a3f18772"> 4223</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            (I2C1)</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;</div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 4225</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE }</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaee17f364d6d1712b62774e6c33dea554"> 4227</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1 }</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab25b2cfc0f440c11ba84defee435e0e"> 4241</a></span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0)</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gacd455dbff54b6e42523e833319e562e4"> 4242</a></span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0)</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gad710afb8dd19706b83bc65c3f460e81d"> 4243</a></span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0)</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1a4918e7df76e7488707db427ebfaead"> 4244</a></span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0)</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1f0514321da14a62a0352b297e6614b7"> 4245</a></span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0)</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeff876311aea33455ceb8ef9fb50b4c7"> 4246</a></span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0)</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf3513574714aeda95d4d19aa2f8c9a95"> 4247</a></span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0)</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf00ad7b5cbb7776265f28c9ffc5a6acd"> 4248</a></span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0)</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf27ba0a559fe4af8031d5de859d8ba47"> 4249</a></span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0)</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga99708d179cf5e948315ac4ff5d8d0983"> 4250</a></span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0)</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga5872f84a45507eb59371a4fcc7c3e2c6"> 4251</a></span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0)</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae914eeb0f84c8cf2420f6764ea979c6d"> 4252</a></span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0)</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1488ec8f3fd718170359dfc0045ee8e1"> 4254</a></span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1)</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeb01706a855e5dbc5e864a0e18eeab36"> 4255</a></span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1)</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab6dde59f93972ca970c31a59c9f8a6b"> 4256</a></span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1)</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae095b0f00b8617e16ee1a798d8a07e19"> 4257</a></span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1)</span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga014dafe97b03f68e829a75997094fe92"> 4258</a></span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1)</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga23604e2320135c1d7488c51e1b8257be"> 4259</a></span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1)</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaddb39b793fc611a3fd107eaf33c26598"> 4260</a></span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1)</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga15eb9a112bb86d26c32d17ebfb3dcecc"> 4261</a></span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1)</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa9377a6d31b5c6a841b69330a6e8d59d"> 4262</a></span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1)</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa4539c51795162a3fccf19384acf78f0"> 4263</a></span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1)</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga636aa70cc9b9d94328cecb67e0005e7b"> 4264</a></span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1)</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1d6d67136378cdc43250d350dde35366"> 4265</a></span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1)</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1;                              </div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2;                              </div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3;                              </div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4;                              </div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5;                              </div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[1];                            </div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[1];                            </div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;       uint8_t RESERVED_2[28];</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR;                               </div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;       uint8_t RESERVED_3[28];</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR;                              </div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1;                              </div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2;                              </div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3;                              </div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4;                              </div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5;                              </div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;       uint8_t RESERVED_4[8];</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[1];                            </div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;       uint8_t RESERVED_5[28];</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[1];                            </div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;       uint8_t RESERVED_6[28];</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR;                               </div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDR;                               </div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;} <a class="code" href="struct_i2_s___type.html">I2S_Type</a>, *<a class="code" href="group___i2_s___peripheral___access___layer.html#gad33bb471ea84d7b817c0f390b890984a">I2S_MemMapPtr</a>;</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment">/* I2S - Register accessors */</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4"> 4329</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_REG(base)                       ((base)-&gt;TCSR)</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898"> 4330</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_REG(base)                       ((base)-&gt;TCR1)</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918"> 4331</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_REG(base)                       ((base)-&gt;TCR2)</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392"> 4332</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_REG(base)                       ((base)-&gt;TCR3)</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e"> 4333</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_REG(base)                       ((base)-&gt;TCR4)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0"> 4334</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_REG(base)                       ((base)-&gt;TCR5)</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527"> 4335</a></span>&#160;<span class="preprocessor">#define I2S_TDR_REG(base,index)                  ((base)-&gt;TDR[index])</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8"> 4336</a></span>&#160;<span class="preprocessor">#define I2S_TFR_REG(base,index)                  ((base)-&gt;TFR[index])</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca"> 4337</a></span>&#160;<span class="preprocessor">#define I2S_TMR_REG(base)                        ((base)-&gt;TMR)</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8"> 4338</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_REG(base)                       ((base)-&gt;RCSR)</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e"> 4339</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_REG(base)                       ((base)-&gt;RCR1)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c"> 4340</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_REG(base)                       ((base)-&gt;RCR2)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65"> 4341</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_REG(base)                       ((base)-&gt;RCR3)</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec"> 4342</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_REG(base)                       ((base)-&gt;RCR4)</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc"> 4343</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_REG(base)                       ((base)-&gt;RCR5)</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0"> 4344</a></span>&#160;<span class="preprocessor">#define I2S_RDR_REG(base,index)                  ((base)-&gt;RDR[index])</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc"> 4345</a></span>&#160;<span class="preprocessor">#define I2S_RFR_REG(base,index)                  ((base)-&gt;RFR[index])</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429"> 4346</a></span>&#160;<span class="preprocessor">#define I2S_RMR_REG(base)                        ((base)-&gt;RMR)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88"> 4347</a></span>&#160;<span class="preprocessor">#define I2S_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735"> 4348</a></span>&#160;<span class="preprocessor">#define I2S_MDR_REG(base)                        ((base)-&gt;MDR)</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae565812ade16ef43b2c8de0da9434dc7"> 4365</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga625ff0e116f205afc5810d46b33889e8"> 4366</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ee38c9bb8913b7ad39101588a3b6f81"> 4367</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga711259f1f84d00f66491a4369794c9be"> 4368</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa4df5fe488cb4d2acb0bfd546f660507"> 4369</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae80718274a142dbe1c9b84baddb880fe"> 4370</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4cd03b204167fc3671c12fa3462d38fb"> 4371</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga666587a04effa8fc8ff5411eacbee7db"> 4372</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga396da367b36ad3ece4724ee59140968f"> 4373</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6115a14264154cbd0f1b604dbe873a14"> 4374</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf9e74dea26989013c641104d00be6e21"> 4375</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac1a9beb768f09b6866b75294f36a8331"> 4376</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae340c4e140f6777c4f3288008cef9807"> 4377</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga80c64bdcf18c8ac184ac66c2517171eb"> 4378</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga370db03ac48bd51b4192f6e36b80cd43"> 4379</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2dcefe209e87357f5e9d3c764c6da831"> 4380</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcaea4a4f528b0d25ff0f0b72d4a4c93"> 4381</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cb29b185e9330124f8777c090685d49"> 4382</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga545f4444c3ca226a3318c67b76061406"> 4383</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga00880fa506ae5f85e2cf22d7251cc217"> 4384</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafdb1a4476b3a25a9f1af0475beb81d6"> 4385</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab079539e78cc6efb8d477dfe1f349f00"> 4386</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga85bbf55e664f0a0b688fbb1c2db634e9"> 4387</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafbec49ae50a286ce9bc59f20cbcd6b4e"> 4388</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0f5f12f7b64d57e778e3025ce7cb1294"> 4389</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab1a40505d50cdd19b7e37eaa0d6cc184"> 4390</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab914972c0af99c736c0873d7c9f325f6"> 4391</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee3fc16502863ff4fa31702ca5add676"> 4392</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a283a2875596890e8d014ba29a2d764"> 4393</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcf492ab7f9cc04accd4b8d144a195d8"> 4394</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga168b4f72e1d68208f211020224bc4f1d"> 4395</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45053916a88f0ce8d3a0798b7529f976"> 4396</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2692628bf911b8951e8f77dbd6809f87"> 4397</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga931d31ce7c806e53554e29d7cf0db6ed"> 4398</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38911a5988cffd69ad0817c00522518c"> 4399</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab02a94b13756ac9869d4125313c7d651"> 4400</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga26d9f7626514208432dc7850225cc752"> 4402</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        0x7u</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a0a40da6ee3bcfa9f8088dcfbb676c7"> 4403</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad9addcfc5012395e9d579bdf7091dddc"> 4404</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK)</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bbd597b1d3a839f74d15c3b6c309bb7"> 4406</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad553f8b1c1cc03ded483d997640b410a"> 4407</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga89a576437056ff39e6a6e0474cbd8371"> 4408</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd5946c8455382794be20e9454c7d688"> 4409</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2c6578a7b0e95314b9211083cd31494e"> 4410</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd80d1c94434950d1e8bd33024b04018"> 4411</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafb7626321ba09185e45c9136b804732"> 4412</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69d35574d74902b5a5dac263afe83957"> 4413</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f2208b190e1f9a951d300e726f6df76"> 4414</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga25200cfc40c741f71b96bb14ada7c47f"> 4415</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK)</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1e16e8f58e2213ea6ea8fbe96f6b0b09"> 4416</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9612abbad00a02a4d3dc1a7dfe6463d"> 4417</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8969a374d290181e8f2c7a1c5ff4f31b"> 4418</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f9b5cf67219ec5115ced3b69bfda155"> 4419</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2626d37b42ede711d867e8f750fb2c2c"> 4420</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7817b4e017fd01d7ca9a59e87008656f"> 4421</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf91c3899959e7f1cf7e0a464df66a8e2"> 4422</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK)</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga49de2df89ebdb02cdb32c8a15f9ac7b4"> 4424</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0xFu</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga984179c79c4fc833f32c031c69a33cd9"> 4425</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61d01cab13a8777ad0e326259faeb685"> 4426</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK)</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga27bcb7b4d391b96f7fd8f566579bf7e2"> 4427</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x10000u</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6791fd5b9271db39f4f91173ed3c30d"> 4428</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga895aea8d5cc09529dfca99dc5c511644"> 4430</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61e4999938fd48b7f2f316e1563277ec"> 4431</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga040aed413399e30e47219d040ff46c9d"> 4432</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48dba321e9103f28b6b66b072dae99b7"> 4433</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1431c095df0a4ca821052d83ca72ca96"> 4434</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga967f80d877a02e10cfe3041c0547c67f"> 4435</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3331c691867adbb231a8d1d7ccb4ce94"> 4436</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga63d02d7aac86c3c6389035e2e3a8a96b"> 4437</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga239e1c4ba761520bf2d7e0cf65c39d54"> 4438</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadd23753698d7fb9a8948b1db0443fa4f"> 4439</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d6d1dade93eeda4a8a6914f60cbb9fc"> 4440</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1348cbea02cf3f38b5112c2ed27fafa0"> 4441</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0xF0000u</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7db678baf12c9937bc1f2899876ed142"> 4442</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaadb8adc59ed93d7a11923941424e20e5"> 4443</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK)</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95e32e5df1218cb76b09a99f46d9eca2"> 4445</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaeadb079b059ec5d832aa9bce021f0ab"> 4446</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae719019b98cc529d200d8570f3b62f05"> 4447</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8c6552a52f0e99068ae8869056e78ccb"> 4448</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0b9f1161cd97d2be7e9ee7f680293e3d"> 4449</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5b0a26e0153652855de151bbbc7e8303"> 4450</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac7d0e32e2822b95984bd4c98097848e0"> 4451</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76459cafce1757f4ea37a3fca81514a7"> 4452</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga875934bf1e82a195cf9bd7414c9deac1"> 4453</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa3e1fe9a61d8485d2d6968dfcf779502"> 4455</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacf46b25f4f14b34413430bc2071c1a13"> 4456</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe6f8f2157a35e011d88193360f25f94"> 4457</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c4e30b6d86edce6e8767f7800ef88a4"> 4459</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9eee8668c1cef6c911103d45234930b3"> 4460</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1d3bcbec6628bf077ca879fe9a98e43d"> 4461</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK)</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae62f96d35bbfdc150f3d3cc9a0a27077"> 4462</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76c81603713aba769396b8c4921078c2"> 4463</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b920f661b6f4cf70114b456f0e8304c"> 4464</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK)</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0c694ab6fec26ca6fc159fe1d8ccb591"> 4466</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0xFFFFu</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga50ccb20fbe6c1de252bfe8ffba29fb3e"> 4467</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad68d207aaa25383b7b3b2dd23c2a6d13"> 4468</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf82cfc347ee6a04baec92ebf5198b06c"> 4470</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga989180bd00d082c32921f39944f70c01"> 4471</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaba9d1c2766ec4f47df5ea6316e050cd0"> 4472</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9c4253d0b73811583bb620a5f61f1ad"> 4473</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga97cd414600a5d5077af214ef0c166dc0"> 4474</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f7d0729441e65e811ddbcf701db7692"> 4475</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga220d8d29a1d3adbf9b2e25b2a0e43fa7"> 4476</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95d98fa004363d636a9d0496cb02772c"> 4477</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga52dba3c878ec84f736d69a57424783f8"> 4478</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga60c8463f4f1e02e0a0b66e3fcaf4a305"> 4479</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadc833e7868c81ddd83a8f22dc03818f2"> 4480</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9347f84652309d5fb61d3ee801a2e5c2"> 4481</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga036e89b6f177e5e8345a404813a280a0"> 4482</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8098ed540d0c07df3e2b016fe65a9e5c"> 4483</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0d74ae3611f2cf19e24ccbe0dc8954e1"> 4484</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6ba9ef68184846438336caac1a9b545d"> 4485</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf00407ae9539455c97266c28c4ca1b14"> 4486</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf6b1db4fbb777b2fea1370fc4739f6fe"> 4487</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae19cc8504d7958933dc2ad606612672f"> 4488</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ca8c449f2ef79ebd2f5f5c7ece147bf"> 4489</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf3c11fda39cb358eee170388ab7b7417"> 4490</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga70011d51385aea06b36d00242d4a65b0"> 4491</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa14ba358b2ee10ed6187cd42ce5f8283"> 4492</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabff061f9865f4a60d0d64f65ee778428"> 4493</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee1b2649bf3f1ed282bdc66bf270c2b8"> 4494</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"> 4495</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga33b3d3641e9acb08f9c001d655f22de7"> 4496</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafee534215dedadf1826ad34193850dca"> 4497</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54ae667249649209bb97b5bbbc5fd782"> 4498</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6db23fcadacc96fdf65ce93ff944c40d"> 4499</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b612d1b86edf89a8e6c3bfb5a8bce4e"> 4500</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga631cd411a0272dfbd2cf89390a60ae98"> 4501</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga44e7cececc92de704481e691cf2d07da"> 4502</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6bb5b025ffa2d2916eec0a3fc9a973aa"> 4503</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad72205d781328e9b391811123b8e115f"> 4504</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedda1d8255b891c8abfaf0104a73e6bf"> 4505</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa01b4e3c93f7d6e394ae98744b23ce2e"> 4507</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        0x7u</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0377763c289535be469c9c34d4e5db0a"> 4508</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabd25b9a6ddd7887e010e4fac7ecb842c"> 4509</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK)</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a4f6e6b8d73e0abf6f0d5b0979182e2"> 4511</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9a14126d11b963220e6b98c027be2e1"> 4512</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacee150fec7431041bd054a753160464e"> 4513</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gada87418ab4529692585474e6586d0dc2"> 4514</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga13a6f638b14d217719d05d50e7d010ed"> 4515</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2131afd85c44b3770c4f13aa313255d7"> 4516</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ab6e46c9fe897adc5d9205c5eed1af4"> 4517</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedf6545e7c28305ad5d4b65a439db838"> 4518</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad12cb75f50dddf2a5364e04a0ec59b83"> 4519</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae884163868d00afe144cc15cfd48936b"> 4520</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK)</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38210c72a39c29ee6ce38ff654c471cb"> 4521</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2c819f98fdcd09a87ed34dd47b5fb4b"> 4522</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae4983d1c1366069cf6e768f5fefe84ff"> 4523</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad737555e622d9b49f092a83f4e7ea85"> 4524</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf1a919e7fd69cca38a1454b2883fc0f0"> 4525</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bb530a10a74f4c58a1866ba1d62fedd"> 4526</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29dd6e89e4b93cd2ca8ce5af3ede012b"> 4527</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab98b46b5057b2fd18a0fefb93eb20450"> 4529</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0xFu</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaab28291891b0e5ced36d580cef82982d"> 4530</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga18826ab90db71ce827a4ad913cf66387"> 4531</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1609ba1986cd2320ff34a1308599c93b"> 4532</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x10000u</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ed5dcaaac88cd06cfc10bb290c7f097"> 4533</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga73d35aef97f3e91b82beb86b19b0b04f"> 4535</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4d17b5f07f9c4c8ba9e25ff5352d47c"> 4536</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadebeb77b006bfdfa2a247a1004b3ed26"> 4537</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac009d35af5a1ed6a1201d23dbcfcea72"> 4538</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9c6885d55f2de2dcd4649b15582dbd63"> 4539</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37d794e272f05da947af5073c3340a6e"> 4540</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7256d017dda987fcd8ac9daae80208b7"> 4541</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gace2764bf30039c2f06ef202b86052ba4"> 4542</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1fb484ccadebeaab844b5dcfa0c89950"> 4543</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ad9893dd40464452393719f845ae58d"> 4544</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga500886836a634bbb05fe4c03b091c2b9"> 4545</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8eda652c5a5ee719963f7103561bdc73"> 4546</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0xF0000u</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae89e490a3b7562ea1a9a2992a6a97a7"> 4547</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9fe4075aea194d85306a3f92420895f3"> 4548</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK)</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54847f1139b421f0f0df7af775a11996"> 4550</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe8f4784a8f4ce3235e31483d0b6e5f4"> 4551</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga833530d170a05c8c6e3812b44bd01bc4"> 4552</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga21ac7b9671ee42b3ff23e61fbc762bd6"> 4553</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b13ac40203b26b4adeb037896cbb88e"> 4554</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf0bbc5e0cd36dc9f547c58d21dcd98e5"> 4555</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6d2caff41f65c7c2c24510803d8000f"> 4556</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gade327b408882d6b24c668c4d7d4c52c8"> 4557</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2fe4fc2933c0338095194c6c09bb0512"> 4558</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaccf614975eae2e2df22dafe25a0f15e5"> 4560</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga044f3938825909104af369aa0c62f2f5"> 4561</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga116e8038e227181784edc27efd68458d"> 4562</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga47151099035d8d850a3fb194cdb35bb2"> 4564</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7ffec4d33d58891c8388e1e85b206f58"> 4565</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48f5461338aaab9b151fa6e7272f3cdb"> 4566</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK)</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga14ca8fb387a14c562c2721c054f25acc"> 4567</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1890bc961298234e8516b19b4523bfb5"> 4568</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f424cc6a0d2f577d7356b4abb83e43c"> 4569</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK)</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga72f2c1e6c8be00aa0227c8d924c3506a"> 4571</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0xFFFFu</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf69010ae59c583206d59a8cc0c681c04"> 4572</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c42aae38ae5b259cf5def11533ba076"> 4573</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4c26e3cecbf702523474909a853e29b8"> 4575</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabf7e721def09b1b0b95908cfafe51512"> 4576</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf72b03378aedd558df1c74b19d73f61"> 4577</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03150d6df8ff9955e1f8175ef1ebd1ab"> 4578</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e216aa29a6bff56351f468e127fbea5"> 4579</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga215e9b824f46df65ca2fc57784148cae"> 4580</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae490aa013a4b379ce12be811ae32a148"> 4581</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">/* MDR Bit Fields */</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b44d8acfaecde14d97877635d471e13"> 4583</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga96fc58c33527f6dba2be28151ecdb6b2"> 4584</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga12b79478094d1367a54d08fd0372546d"> 4585</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0686acbd342566fcf227b91122b901cc"> 4586</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4cc6d27bd245719343b0e868ffb4bb4"> 4587</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a70c2cf16e7bfff509b937099b4914b"> 4588</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga7441a9fd88c69575185aa87244e12f85"> 4597</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877"> 4599</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga2eac5d85244610150239927c71b2e147"> 4600</a></span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                            (I2S0)</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga1c0a8f15fa8e40ce9442ca976e76cb56"> 4602</a></span>&#160;<span class="preprocessor">#define I2S_BASE_ADDRS                           { I2S0_BASE }</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gad4496321b78d6de21d7434afb80480b5"> 4604</a></span>&#160;<span class="preprocessor">#define I2S_BASE_PTRS                            { I2S0 }</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">/* I2S - Register instance definitions */</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">/* I2S0 */</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga9475b5eaaecee1aca3fe946ab2f93b44"> 4618</a></span>&#160;<span class="preprocessor">#define I2S0_TCSR                                I2S_TCSR_REG(I2S0)</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8648b4f2138e546297726060411e9f5f"> 4619</a></span>&#160;<span class="preprocessor">#define I2S0_TCR1                                I2S_TCR1_REG(I2S0)</span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga52e49a53188ba833534a7b9798f88182"> 4620</a></span>&#160;<span class="preprocessor">#define I2S0_TCR2                                I2S_TCR2_REG(I2S0)</span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa547e454977db00732654fb9d05f8df8"> 4621</a></span>&#160;<span class="preprocessor">#define I2S0_TCR3                                I2S_TCR3_REG(I2S0)</span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa4db90a1523128f0d06710664466359a"> 4622</a></span>&#160;<span class="preprocessor">#define I2S0_TCR4                                I2S_TCR4_REG(I2S0)</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8f07439ed2fea3dcfad6e145e1b7c8ec"> 4623</a></span>&#160;<span class="preprocessor">#define I2S0_TCR5                                I2S_TCR5_REG(I2S0)</span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga5ca910255cba23592f591f13cdb0ca81"> 4624</a></span>&#160;<span class="preprocessor">#define I2S0_TDR0                                I2S_TDR_REG(I2S0,0)</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga963906827ff1ef388ea4c6a0eec20b18"> 4625</a></span>&#160;<span class="preprocessor">#define I2S0_TFR0                                I2S_TFR_REG(I2S0,0)</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gadedf7b57a0f8f42bc0d282b45cd749b7"> 4626</a></span>&#160;<span class="preprocessor">#define I2S0_TMR                                 I2S_TMR_REG(I2S0)</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga1a4cf64f967438af2da04d536cee179b"> 4627</a></span>&#160;<span class="preprocessor">#define I2S0_RCSR                                I2S_RCSR_REG(I2S0)</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4f600718409f2491f8d85d5154a5dc9c"> 4628</a></span>&#160;<span class="preprocessor">#define I2S0_RCR1                                I2S_RCR1_REG(I2S0)</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab7a16c9f5fd4c40738f333de2ab3de84"> 4629</a></span>&#160;<span class="preprocessor">#define I2S0_RCR2                                I2S_RCR2_REG(I2S0)</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad68233bf05ad7d786ba95d1cf965ee45"> 4630</a></span>&#160;<span class="preprocessor">#define I2S0_RCR3                                I2S_RCR3_REG(I2S0)</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gac920c2084f1555a5696e637e5231ecfa"> 4631</a></span>&#160;<span class="preprocessor">#define I2S0_RCR4                                I2S_RCR4_REG(I2S0)</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6658de1dbfbefc9f553627ac3fe220d2"> 4632</a></span>&#160;<span class="preprocessor">#define I2S0_RCR5                                I2S_RCR5_REG(I2S0)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gace57e1a687b83e5829e789216a0920f8"> 4633</a></span>&#160;<span class="preprocessor">#define I2S0_RDR0                                I2S_RDR_REG(I2S0,0)</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4097bbe8b4d3850677060c09e0b121cc"> 4634</a></span>&#160;<span class="preprocessor">#define I2S0_RFR0                                I2S_RFR_REG(I2S0,0)</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7caa1b854fa4c0e8b44c1a4e6e045698"> 4635</a></span>&#160;<span class="preprocessor">#define I2S0_RMR                                 I2S_RMR_REG(I2S0)</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gafd58fc2e9d6a222f72cda740be00c968"> 4636</a></span>&#160;<span class="preprocessor">#define I2S0_MCR                                 I2S_MCR_REG(I2S0)</span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8d4df147e022a1cd6e739291b0f21438"> 4637</a></span>&#160;<span class="preprocessor">#define I2S0_MDR                                 I2S_MDR_REG(I2S0)</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="comment">/* I2S - Register array accessors */</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6a38d989af63cc8e42550e85f2ee1442"> 4640</a></span>&#160;<span class="preprocessor">#define I2S0_TDR(index)                          I2S_TDR_REG(I2S0,index)</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga973dad9e8aea581b704d90526d6a7636"> 4641</a></span>&#160;<span class="preprocessor">#define I2S0_TFR(index)                          I2S_TFR_REG(I2S0,index)</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga774947b87873cc00e394f578aa49114c"> 4642</a></span>&#160;<span class="preprocessor">#define I2S0_RDR(index)                          I2S_RDR_REG(I2S0,index)</span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga16a11b7e46d71a68d47bd59f10210ea7"> 4643</a></span>&#160;<span class="preprocessor">#define I2S0_RFR(index)                          I2S_RFR_REG(I2S0,index)</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160; <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE1;                                </div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE2;                                </div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE3;                                </div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE4;                                </div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ME;                                 </div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F1;                                 </div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F2;                                 </div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t F3;                                 </div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT1;                              </div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT2;                              </div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RST;                                </div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>, *<a class="code" href="group___l_l_w_u___peripheral___access___layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gac122d2548e2c00069618b75fc2dda5da"> 4690</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5202d127ca8b88f5920c93ebbb9b9144"> 4691</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga31faa7fe2240e17d24eef3748a994673"> 4692</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabae264ac23ea3d486f55e8934a91df70"> 4693</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5e41f250b27a820d46d083915e94f18f"> 4694</a></span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5f542b8bcaf97360c66a00993f229242"> 4695</a></span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae1358cf4b6e51d98bc34424d263874ec"> 4696</a></span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga302b69ef5f54896934af78a6e536a246"> 4697</a></span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga9c1748a1618bcfc691f573c87202c4d3"> 4698</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga71f3ec982a13da3009b07fea60045d7a"> 4699</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga687c4cb8b13492fc73e63f5b40e04680"> 4700</a></span>&#160;<span class="preprocessor">#define LLWU_RST_REG(base)                       ((base)-&gt;RST)</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 4717</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 4718</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 4719</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 4720</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 4721</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 4722</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 4723</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 4724</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 4725</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 4726</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 4727</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 4728</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 4730</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 4731</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 4732</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 4733</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 4734</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 4735</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 4736</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 4737</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 4738</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 4739</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 4740</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 4741</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 4743</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 4744</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 4745</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 4746</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 4747</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 4748</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 4749</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 4750</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 4751</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 4752</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 4753</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 4754</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 4756</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 4757</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 4758</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 4759</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 4760</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 4761</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 4762</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 4763</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 4764</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 4765</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 4766</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 4767</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 4769</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 4770</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 4771</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 4772</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 4773</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 4774</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 4775</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 4776</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 4777</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 4778</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 4779</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 4780</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 4781</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 4782</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 4783</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 4784</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 4786</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 4787</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 4788</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 4789</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 4790</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 4791</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 4792</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 4793</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 4794</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 4795</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 4796</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 4797</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 4798</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 4799</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 4800</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 4801</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 4803</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 4804</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 4805</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 4806</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 4807</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 4808</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 4809</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 4810</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 4811</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 4812</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 4813</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 4814</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 4815</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 4816</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 4817</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 4818</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 4820</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 4821</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 4822</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 4823</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 4824</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 4825</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 4826</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 4827</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 4828</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 4829</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 4830</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 4831</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 4832</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 4833</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 4834</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 4835</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 4837</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 4838</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 4839</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 4840</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 4841</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 4842</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 4843</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 4844</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae610069172bf4a4b8f783d54faf97496"> 4846</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4589e4982f58847b133e9792fac931ac"> 4847</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 4848</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 4849</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac309ec1ef795572d048b09ac35847bf1"> 4850</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 4851</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab60be1393d84433fe44d4b332a77537c"> 4852</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 4853</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment">/* RST Bit Fields */</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a909bf1d49bb4f85ad988396fe928f2"> 4855</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    0x1u</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaaa76fead204f735855760c2f071ac11f"> 4856</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c57c7139b6659782c0a5e160b790c3e"> 4857</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     0x2u</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf1c8b75e71d3086612da4e1e2f768d72"> 4858</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 4867</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;</div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 4869</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 4870</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            (LLWU)</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;</div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 4872</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;</div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 4874</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaef03e73b53506377462ca326729d4ff7"> 4888</a></span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU)</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga870481fe118dd8de33a1f8e85120a11c"> 4889</a></span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU)</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaac6d06ddf8f05c05fb16b45e44696829"> 4890</a></span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU)</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gada12ddd62f9a667b60702dfd8b4f69ff"> 4891</a></span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU)</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabe3a2c1d3bd364f60d4ef36944dd0d7e"> 4892</a></span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU)</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0b1034b705393cb19dc8bdc643242e0b"> 4893</a></span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU)</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaf234482694d2528fddefe57b14eaa942"> 4894</a></span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU)</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaaf3f95074e10d498b1522014ab7d5bfe"> 4895</a></span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU)</span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0ccd44a49b9f822b80e5d8c4935d94fe"> 4896</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU)</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae5e6484abe7ce06b0e85852c098959e7"> 4897</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU)</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gafcdb7fa78ef597a1df61a7baa2bb5890"> 4898</a></span>&#160;<span class="preprocessor">#define LLWU_RST                                 LLWU_RST_REG(LLWU)</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;                               </div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR;                               </div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR;                               </div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNR;                               </div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga3e6fc450d0d86591343057973f33b114"> 4938</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga5466d25d6ed5404f2257f2d06c0d21f5"> 4939</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0f229f84385a307ae6fa7133c9b0d2f0"> 4940</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0256237249b333d5beffb46f115f5659"> 4941</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 4958</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 4959</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 4960</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 4961</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 4962</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 4963</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 4964</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 4965</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 4966</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 4967</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 4968</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 4969</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 4970</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 4971</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 4972</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 4974</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 4975</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 4976</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 4977</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 4978</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 4979</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 4980</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 4981</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 4983</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 4984</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 4985</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 4987</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 4988</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 4989</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 4998</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 5000</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga90a9194151ad11b422bcab162e797eda"> 5001</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          (LPTMR0)</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;</div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 5003</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 5005</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga92117617fde3b4150e2c04e6f828f565"> 5019</a></span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0)</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga69b40af8e215d5b29b3f9677d7f8d632"> 5020</a></span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0)</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gac109508795b1b22820940313ddb4c620"> 5021</a></span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0)</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gada9bf6b3d564321571ac27faa4d263ad"> 5022</a></span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0)</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C6;                                 </div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVH;                              </div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVL;                              </div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7;                                 </div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C8;                                 </div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t C9;                                 </div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t C10;                                </div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>, *<a class="code" href="group___m_c_g___peripheral___access___layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a>;</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8bae88afeec8abab181383a6e5a9fecb"> 5074</a></span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1fe49262912ac579f147ae5c2cfde5a5"> 5075</a></span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ead9604d56b0f9d04a297a8ddad2bfd"> 5076</a></span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ecd15c7ea67a8febfe9fb84044905c8"> 5077</a></span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8d61340716746b32bbf9dc08f45bd8f6"> 5078</a></span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga900a3edcbbfc2933afe2a26c6774fd69"> 5079</a></span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gac8e21014738ce19fa716fe2ee80f1a64"> 5080</a></span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaccd64981395ccd3872a484806162a8ac"> 5081</a></span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaca17ff8b94752a7700acc7adc7e462ea"> 5082</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gae8da97d512d94aa7026889ca0aadedbf"> 5083</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga539e138338d19786d39052d096896e96"> 5084</a></span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9d7e2b88a408a722f0b7f64a7a32af01"> 5085</a></span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4edaa0cc446f810f9aa01a41f6960573"> 5086</a></span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         ((base)-&gt;C9)</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaf22ce39beaaebd71b3d675a11ed7fb0b"> 5087</a></span>&#160;<span class="preprocessor">#define MCG_C10_REG(base)                        ((base)-&gt;C10)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 5104</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 5105</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 5106</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 5107</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 5108</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 5109</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 5110</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 5111</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 5112</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 5113</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 5114</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 5115</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 5117</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 5118</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 5119</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 5120</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a32b79976c185a9b6567cc74b2d5af"> 5121</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1cea960436deb685a7f131203e4898b5"> 5122</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga58de06b4d4514888ca2e7cbc68e50ccc"> 5123</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga881979b382aef0029c4e4990e365d8f5"> 5124</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5436f4e93034d8536c23eabcac1b1a43"> 5125</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaca9dfaea66978e556c7a9773e2c8c531"> 5126</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4717ad2318b6cbc4586d554b59d0382e"> 5127</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 5128</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 5129</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 5131</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 5132</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 5133</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 5135</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 5136</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 5137</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 5138</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 5139</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 5140</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 5141</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 5142</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 5143</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 5144</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172"> 5146</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga452026beec3bec5a580d151e15d83f30"> 5147</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaff29a787086eaba9ef46f4e873d83a54"> 5148</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9bec4ed23caf6a431b506e944d928080"> 5149</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga486796db598fbf2f07f39d71453f49b6"> 5150</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga73671453b8f8804784e5b7e67551726d"> 5151</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 5152</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267"> 5154</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 5155</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50b2068270153c3013b4e0ac2256fbfd"> 5156</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 5157</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 5158</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 5159</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 5160</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 5161</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf62eb94fa38802a5950bd616b539a69c"> 5162</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 5164</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 5165</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 5166</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 5167</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 5168</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 5169</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 5170</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 5171</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 5172</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 5173</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 5174</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6cb486757d45c5211baa3b130e720b97"> 5175</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5022e367019ecb07d0afbc3279e60b02"> 5176</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247a34b938aaa44d22f5cd4f56d95987"> 5177</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_MASK                          0x80u</span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae1d3f34b04899a885dcbd465e5154191"> 5178</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         7</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 5180</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 5181</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 5182</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 5183</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 5184</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 5185</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 5186</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 5187</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 5188</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 5189</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 5190</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf9545e815c86bd04d8513af024cb8617"> 5191</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 5192</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 5194</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 5195</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 5196</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 5198</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 5199</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 5200</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">/* C7 Bit Fields */</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f"> 5202</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       0x1u</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga36e349718cb5e8af96efea408f059dcb"> 5203</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1417ca27a647ced3cdfc504a604f8dc8"> 5205</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        0x1u</span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga648e426b4d1f976cca5229505a26d9a8"> 5206</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0</span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e0e0db74d7e18fffad7b4f08eb74524"> 5207</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         0x20u</span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga00dc55bd1e2197897d59597dd57592ba"> 5208</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 5209</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247e347342c951c4b8044bece01311fb"> 5210</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7fe66acc8b6391ccfe2c53b61a9b119"> 5211</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       0x80u</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad97e280f47539832dda56a845055c921"> 5212</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 5221</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;</div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 5223</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaceefc72e93a47a35f59a31c57dddf41b"> 5224</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             (MCG)</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;</div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 5226</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 5228</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303"> 5242</a></span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG)</span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3"> 5243</a></span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG)</span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaea76a22acf5112243d988d5d73c5a459"> 5244</a></span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG)</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e"> 5245</a></span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG)</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a"> 5246</a></span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG)</span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1"> 5247</a></span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG)</span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6"> 5248</a></span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG)</span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga2c21f3064f93f9610af92fbdaaf46a53"> 5249</a></span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG)</span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1cb18ffdb73d4eaad4573563aec49be0"> 5250</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG)</span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4999439546569874f8c31b012637d15f"> 5251</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG)</span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9fc6058dcffc6506763ff7235669038c"> 5252</a></span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG)</span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4328cf0c21c1c85cc0d618f7762016b8"> 5253</a></span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG)</span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga40ae99ab2fbda74612a8f3f6bab361e0"> 5254</a></span>&#160;<span class="preprocessor">#define MCG_C9                                   MCG_C9_REG(MCG)</span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gab582a1281f6376c0dd52e62c3e22653e"> 5255</a></span>&#160;<span class="preprocessor">#define MCG_C10                                  MCG_C10_REG(MCG)</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLASC;                             </div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLAMC;                             </div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679"> 5281</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679">PLACR</a>;                             </div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga5f5057d86df1e237371d76a2b99689ce"> 5295</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga79ed4435da37b341c75f7372eb4f33f7"> 5296</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga7352403c798ebab30d2179fa9130011a"> 5297</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      ((base)-&gt;PLACR)</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 5314</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 5315</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 5316</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 5318</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 5319</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 5320</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeea6e96c143304d5bb05ea7fc403efc3"> 5322</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga074aa7cf18e97a20994af9c9f1151873"> 5323</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 5332</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;</div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 5334</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gad41e931f176c230831e3dbad45117841"> 5335</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             (MCM)</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;</div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 5337</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 5339</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga1741cb7cdef46052c2ac9e7d28fb2b53"> 5353</a></span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM)</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga63f36c9c5700eb5fca4fe3852e1d6dfd"> 5354</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM)</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaa410b4b505027d7ff0aab20f87e2c2a5"> 5355</a></span>&#160;<span class="preprocessor">#define MCM_PLACR                                MCM_PLACR_REG(MCM)</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;</div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY3;                           </div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY2;                           </div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY1;                           </div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY0;                           </div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY7;                           </div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY6;                           </div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY5;                           </div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY4;                           </div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT3;                             </div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT2;                             </div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT1;                             </div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT0;                             </div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FEPROT;                             </div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FDPROT;                             </div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>, *<a class="code" href="group___n_v___peripheral___access___layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a>;</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gafc7fe743ed5040278c07df44c3679f34"> 5407</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gac4ba0b0f5728c1f8cccf007efe73b218"> 5408</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7d1008712187c004855ee43a54b4e2a6"> 5409</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2fb8743f4bd1477b6df6081156659fe4"> 5410</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga4e4a56e18420d4898e7f8804b722536e"> 5411</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga66028631e0b19586c65f3db951474e08"> 5412</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga8c8a046af59b1a140ff75cc826b355aa"> 5413</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf87830b9bc5bb55e664df8929d49eac1"> 5414</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7ef7bb75074b8db9da605af5ca216f74"> 5415</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabac2653345915e29796a13ba870336c3"> 5416</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2cb779bd7985368b49343a7a4227a4c2"> 5417</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7142989d8224cb5f1b5e466c72363e3a"> 5418</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga67787d311ca4c58b135b4427b0431dca"> 5419</a></span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga0fd99fc3ae6d1b27bb5e0448f6c90761"> 5420</a></span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga319d4f25f7663ace859675ef212c8f7a"> 5421</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_REG(base)                      ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae4db2d75ac590f7ccad06bdc0f41adac"> 5422</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_REG(base)                      ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;</div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 5439</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 5440</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 5441</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 5443</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 5444</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 5445</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 5447</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 5448</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 5449</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 5451</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 5452</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 5453</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 5455</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 5456</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 5457</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 5459</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 5460</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 5461</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 5463</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 5464</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 5465</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 5467</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 5468</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 5469</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 5471</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 5472</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 5473</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 5475</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 5476</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 5477</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 5479</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 5480</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 5481</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 5483</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 5484</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 5485</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 5487</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 5488</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 5489</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 5490</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 5491</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 5492</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 5493</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 5494</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 5495</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 5496</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 5497</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 5498</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 5500</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 5501</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 5502</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 5503</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa2bcf41c89cbfe86ef8eaf6fff2ad068"> 5504</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8a4632e08257c81a80d8be3cdac911f9"> 5505</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 5507</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 5508</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa20e7b6ed6390623af67d4ef85a3faf7"> 5509</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga004ff32c4f18a922a47aaf9adea14d41"> 5511</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 5512</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47f6e3be836c5d3a4a358a2dfcca5cfe"> 5513</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gae792eed1588907a7e4079a4f7b7c14e1"> 5522</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;</div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gaaf9248e0515bbc69ded5d8a6642e39ee"> 5524</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig                         ((NV_Type *)FTFL_FlashConfig_BASE)</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gad199a235b90fe3e6afb977f2d6a9c565"> 5525</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig_BASE_PTR                (FTFL_FlashConfig)</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;</div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 5527</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFL_FlashConfig_BASE }</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;</div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 5529</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFL_FlashConfig }</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;</div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">/* FTFL_FlashConfig */</span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga18932af5b184d02998db112b364e45e1"> 5543</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga51642a3d84acba43ff0aa3925226ab32"> 5544</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae849f8e6eaa76305b07c567463074dc9"> 5545</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gadb8e2eb4db4de2a485b31c2a1dd393af"> 5546</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf4c4eb8173a514a0fe632f29e80423d4"> 5547</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga74544d83ca29fc4d859726eb023dadb9"> 5548</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7b8e49b6530c2192672343b7f32ae5e8"> 5549</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga5f7ba38a88074b8b658dfe992c73482c"> 5550</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga04c3d23d8164e3fb7fb4f3e011869b5a"> 5551</a></span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaedf00f22b7dabfa124aeb38cdd5fb8a8"> 5552</a></span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga35eb345943dea70476ecc9f1cc3db473"> 5553</a></span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabd1755172d62e3c49cb9e79d2065a147"> 5554</a></span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga6bdca22aa1e76ebd389ecf4a5d70b93c"> 5555</a></span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gad508c386413905d31c12a2319fa355e3"> 5556</a></span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga042021b7c9ba543352055825ab37f11b"> 5557</a></span>&#160;<span class="preprocessor">#define NV_FEPROT                                NV_FEPROT_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaa36202cc8cc9caa02eee166ffce5efc6"> 5558</a></span>&#160;<span class="preprocessor">#define NV_FDPROT                                NV_FDPROT_REG(FTFL_FlashConfig)</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR;                                 </div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>, *<a class="code" href="group___o_s_c___peripheral___access___layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a>;</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#gabcb7eab28c1f1c1d2b742a84f826de10"> 5595</a></span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 5612</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 5613</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 5614</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 5615</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 5616</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 5617</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 5618</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 5619</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 5620</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 5621</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 5622</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 5623</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;</div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga7455a62769c499f9083f5e84ca19429f"> 5632</a></span>&#160;<span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;</div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 5634</a></span>&#160;<span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gaf1086ccc399b36fe95a52c677e9936ac"> 5635</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTR                             (OSC)</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;</div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 5637</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC_BASE }</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;</div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 5639</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC }</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="comment">/* OSC */</span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19"> 5653</a></span>&#160;<span class="preprocessor">#define OSC_CR                                   OSC_CR_REG(OSC)</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNT;                               </div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDLY;                              </div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1;                                </div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S;                                 </div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            </div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;         uint8_t RESERVED_0[24];</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;  } CH[2];</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;       uint8_t RESERVED_0[240];</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC;                              </div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;  } <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>[1];</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;       uint8_t RESERVED_1[56];</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POEN;                              </div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[2];                          </div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a>;</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment">/* PDB - Register accessors */</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad396df83dcdb6c52e19c05b933ced806"> 5707</a></span>&#160;<span class="preprocessor">#define PDB_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gab44a66affd75c2b103b25601e02b9fa0"> 5708</a></span>&#160;<span class="preprocessor">#define PDB_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga31689b1e5707390453775501e05c7b16"> 5709</a></span>&#160;<span class="preprocessor">#define PDB_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga52741bbba3d2a525a775929322a78c75"> 5710</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_REG(base)                       ((base)-&gt;IDLY)</span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga981d11992d818e9d52a2763041115102"> 5711</a></span>&#160;<span class="preprocessor">#define PDB_C1_REG(base,index)                   ((base)-&gt;CH[index].C1)</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1fe8aa6a99bd7bc936a0c1d41a9f217c"> 5712</a></span>&#160;<span class="preprocessor">#define PDB_S_REG(base,index)                    ((base)-&gt;CH[index].S)</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga27c7be99d84d8016b0af702669b1dfff"> 5713</a></span>&#160;<span class="preprocessor">#define PDB_DLY_REG(base,index,index2)           ((base)-&gt;CH[index].DLY[index2])</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad8cf9355314d5d8eda1da8b64f527d8d"> 5714</a></span>&#160;<span class="preprocessor">#define PDB_INTC_REG(base,index)                 ((base)-&gt;DAC[index].INTC)</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gabee8b6b67f9f49f1e42f953b88d604fc"> 5715</a></span>&#160;<span class="preprocessor">#define PDB_INT_REG(base,index)                  ((base)-&gt;DAC[index].INT)</span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf69ba26710c2972c452838f14e5f813f"> 5716</a></span>&#160;<span class="preprocessor">#define PDB_POEN_REG(base)                       ((base)-&gt;POEN)</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gadac4e6d18a0b708eb433e82b504a8ff6"> 5717</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_REG(base,index)                ((base)-&gt;PODLY[index])</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 5734</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 5735</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 5736</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 5737</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 5738</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 5739</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 5740</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 5741</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 5742</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 5743</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 5744</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 5745</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 5746</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 5747</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 5748</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 5749</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 5750</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 5751</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 5752</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 5753</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 5754</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 5755</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 5756</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 5757</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 5758</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 5759</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 5760</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 5761</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 5763</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 5764</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 5765</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 5767</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 5768</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 5769</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 5771</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 5772</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 5773</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 5775</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 5776</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 5777</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 5778</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 5779</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 5780</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 5781</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 5782</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 5783</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 5785</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 5786</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 5787</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 5788</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 5789</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 5790</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 5792</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 5793</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 5794</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 5796</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 5797</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 5798</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94b6fffc0fb61e58e2436696dc674340"> 5799</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04262fdbd8c3565c23a025cb119f1549"> 5801</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 5802</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8b612d1c7684422f1c6b14cd069814ab"> 5803</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 5805</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 5806</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 5807</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 5809</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa576ed647be6411616c3f6e6d03ab47c"> 5810</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga47e4784ba83a37ab49598af71889500c"> 5811</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 5812</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0890f882369124f86428eea14c2eac88"> 5813</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae6b4c6aa88511e952d5cd0938d11d854"> 5814</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 5823</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 5825</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e197b7c43fd7a0bf1a38caa1918b7b5"> 5826</a></span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                            (PDB0)</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;</div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 5828</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE }</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;</div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 5830</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0 }</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment">/* PDB - Register instance definitions */</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* PDB0 */</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga033ea8777ba5d2f3491be5723fc6eea5"> 5844</a></span>&#160;<span class="preprocessor">#define PDB0_SC                                  PDB_SC_REG(PDB0)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacefe5da9a5646a5e2317c2c5c26ddb9a"> 5845</a></span>&#160;<span class="preprocessor">#define PDB0_MOD                                 PDB_MOD_REG(PDB0)</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga8a262bfe42630487eb721630439f6d9f"> 5846</a></span>&#160;<span class="preprocessor">#define PDB0_CNT                                 PDB_CNT_REG(PDB0)</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga9f10b09be455b24a669a841584d80936"> 5847</a></span>&#160;<span class="preprocessor">#define PDB0_IDLY                                PDB_IDLY_REG(PDB0)</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga7b844d18a3387ca3496684405cb02e7a"> 5848</a></span>&#160;<span class="preprocessor">#define PDB0_CH0C1                               PDB_C1_REG(PDB0,0)</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga0705b23a9bcbec1a6cf8d5ab93c76aab"> 5849</a></span>&#160;<span class="preprocessor">#define PDB0_CH0S                                PDB_S_REG(PDB0,0)</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1189e7a2203469224981ab31b584ec0d"> 5850</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY0                             PDB_DLY_REG(PDB0,0,0)</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf1abeeadbede85205e39d0f327098146"> 5851</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY1                             PDB_DLY_REG(PDB0,0,1)</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gabc5d58fea42523434e8eab5b5d82272d"> 5852</a></span>&#160;<span class="preprocessor">#define PDB0_CH1C1                               PDB_C1_REG(PDB0,1)</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad3c0d0b62b0a7002041438f87fe30816"> 5853</a></span>&#160;<span class="preprocessor">#define PDB0_CH1S                                PDB_S_REG(PDB0,1)</span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gac31c690bf6d4758fe277002f4e66dd43"> 5854</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY0                             PDB_DLY_REG(PDB0,1,0)</span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaef2265450bd9cbebfe66d2fac448a901"> 5855</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY1                             PDB_DLY_REG(PDB0,1,1)</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaa4d51cea5e8f1214610be952f8e5e0da"> 5856</a></span>&#160;<span class="preprocessor">#define PDB0_DACINTC0                            PDB_INTC_REG(PDB0,0)</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga306c5e6821a1792a85dd10a1300e1782"> 5857</a></span>&#160;<span class="preprocessor">#define PDB0_DACINT0                             PDB_INT_REG(PDB0,0)</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga62c0ad737a5ccf363bc069ecc642e68a"> 5858</a></span>&#160;<span class="preprocessor">#define PDB0_POEN                                PDB_POEN_REG(PDB0)</span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad5e3d38dea5b09c3c22e6ff16cd20857"> 5859</a></span>&#160;<span class="preprocessor">#define PDB0_PO0DLY                              PDB_PODLY_REG(PDB0,0)</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga2f260eaa526682f435a8bde2fa16aada"> 5860</a></span>&#160;<span class="preprocessor">#define PDB0_PO1DLY                              PDB_PODLY_REG(PDB0,1)</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">/* PDB - Register array accessors */</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacf64448d2c8e8c1c122f3cd7a36f719c"> 5863</a></span>&#160;<span class="preprocessor">#define PDB0_C1(index)                           PDB_C1_REG(PDB0,index)</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gab4c11f509cc64f9d18334f4f37d8cdc2"> 5864</a></span>&#160;<span class="preprocessor">#define PDB0_S(index)                            PDB_S_REG(PDB0,index)</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad27efe5b4a447886070d14fa2fcb9e9a"> 5865</a></span>&#160;<span class="preprocessor">#define PDB0_DLY(index,index2)                   PDB_DLY_REG(PDB0,index,index2)</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga9059fd037ca3b4e4b9c30f29a6fd38b7"> 5866</a></span>&#160;<span class="preprocessor">#define PDB0_INTC(index)                         PDB_INTC_REG(PDB0,index)</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga98787a434589fe42891c53c79c23f7bc"> 5867</a></span>&#160;<span class="preprocessor">#define PDB0_INT(index)                          PDB_INT_REG(PDB0,index)</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga440f6a9da46df0e6b188b184bba566be"> 5868</a></span>&#160;<span class="preprocessor">#define PDB0_PODLY(index)                        PDB_PODLY_REG(PDB0,index)</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;</div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;       uint8_t RESERVED_0[252];</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL;                             </div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CVAL;                              </div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL;                             </div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG;                              </div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;  } <a class="code" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>, *<a class="code" href="group___p_i_t___peripheral___access___layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a>;</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga01f1ee5f7f451b1f6f7f1b3549c63303"> 5912</a></span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa1c49ea81e45e7ae3407b2b804432381"> 5913</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaac9edbb5229fcbcd8d71f5fdeab96590"> 5914</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa338edf83b961108a6dcdd43c80ed8c6"> 5915</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae38fd2f9c8baca1504582bc5f3973932"> 5916</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 5933</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 5934</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 5935</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 5936</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 5938</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 5939</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 5940</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 5942</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 5943</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 5944</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 5946</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 5947</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 5948</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 5949</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 5950</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 5951</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 5953</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 5954</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 5963</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;</div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 5965</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 5966</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             (PIT)</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga79085fa95893e4423661373b7be2f0a7"> 5968</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;</div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 5970</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6118acee6a1de4d21ceaae97156642b"> 5984</a></span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga7ec0541e320eaa3953407fd3f8ff3a89"> 5985</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT,0)</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1dac4545eedde3892dc8e7ae0cccef12"> 5986</a></span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT,0)</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga69451042c98e3686ff97b19ac3286c92"> 5987</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT,0)</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae2b298ddb758a7dc16ce719dcb63f708"> 5988</a></span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT,0)</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga732e39dd7d06bdb77860245b0df7ddab"> 5989</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT,1)</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga05f8f179370194321ac462f64c522f1b"> 5990</a></span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT,1)</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9d54d5e1171b4a28c37378ef1c1ae68b"> 5991</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT,1)</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga5d7ccc39277323f8ca60edc409365aea"> 5992</a></span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT,1)</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga991ea09db266aecddee20b4b65dabd67"> 5993</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL2                               PIT_LDVAL_REG(PIT,2)</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaab0c931503c677b117c69ba8b2918c40"> 5994</a></span>&#160;<span class="preprocessor">#define PIT_CVAL2                                PIT_CVAL_REG(PIT,2)</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6873ff61307917783b4fbeb20c3316c"> 5995</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL2                               PIT_TCTRL_REG(PIT,2)</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga860803b01b33a065616051cb89445e64"> 5996</a></span>&#160;<span class="preprocessor">#define PIT_TFLG2                                PIT_TFLG_REG(PIT,2)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga52889f512e2ac37c99b1c5535dfd4760"> 5997</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL3                               PIT_LDVAL_REG(PIT,3)</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9440b82275ea063a43e2270b83a03ae9"> 5998</a></span>&#160;<span class="preprocessor">#define PIT_CVAL3                                PIT_CVAL_REG(PIT,3)</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga96bd4168c8583f7fb7112540ad1c98d3"> 5999</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL3                               PIT_TCTRL_REG(PIT,3)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga245a37c2f159f8156c235ff88d7428b7"> 6000</a></span>&#160;<span class="preprocessor">#define PIT_TFLG3                                PIT_TFLG_REG(PIT,3)</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga20130f3194e1cc2dfe6a6e863cac6bb0"> 6003</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT,index)</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga83f3e2fa179556c64aec46ba2a4ff9c2"> 6004</a></span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT,index)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8208039ad04ced0f69ccc2cf4efd8e67"> 6005</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT,index)</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8a2ba0e5f954639237f66f2613c60023"> 6006</a></span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT,index)</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;</div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;</div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;</div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC1;                             </div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC2;                             </div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t REGSC;                              </div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;</div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gaf6a5650ee275b48943fd2a5f0845be4e"> 6045</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga691e6102ace21a6b54fabd256c5f0d7b"> 6046</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga56808559a3b60498b6604642202faaea"> 6047</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 6064</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 6065</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 6066</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 6067</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 6068</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 6069</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 6070</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 6071</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 6072</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 6073</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 6074</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 6076</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 6077</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 6078</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 6079</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 6080</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 6081</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 6082</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 6083</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 6084</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 6086</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 6087</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 6088</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 6089</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 6090</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 6091</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7e1520a56f4d2675018d5efaa9492f19"> 6092</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab43d258e6864ee3a7a728de1d720f6fe"> 6093</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 6102</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;</div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 6104</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gaf32df9f1096263f10a5e8978a338b2ac"> 6105</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             (PMC)</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 6107</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;</div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 6109</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;</div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gae9e90b7b2d3c4f5e0950d074fecb2798"> 6123</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC)</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga921b48d20e5bc7e7353ac2f59c8135ba"> 6124</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC)</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gad80edb8f69da1769b7367108d8c4f9be"> 6125</a></span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC)</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;</div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;</div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCLR;                             </div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCHR;                             </div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISFR;                              </div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFER;                              </div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFCR;                              </div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFWR;                              </div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea"> 6170</a></span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87d8b85c821b383c37cfedaa30eeb27c"> 6171</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5b60d88d1233de175d8e51c5b65b3ff0"> 6172</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71010d47c68b6ac12dbc646ad2cd5a2f"> 6173</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4f99b1317555cf43711d08c401a2a8bf"> 6174</a></span>&#160;<span class="preprocessor">#define PORT_DFER_REG(base)                      ((base)-&gt;DFER)</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5299c28601ba392bb2b017064a14ebf8"> 6175</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_REG(base)                      ((base)-&gt;DFCR)</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad7b60c4f79ec94e8af37a88acc2d8ae8"> 6176</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_REG(base)                      ((base)-&gt;DFWR)</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 6193</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 6194</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 6195</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 6196</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 6197</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 6198</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 6199</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 6200</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2"> 6201</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac4871a3c3a20a51a3a57131d34e427e0"> 6202</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 6203</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 6204</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 6205</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 6206</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 6207</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 6208</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 6209</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 6210</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 6211</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 6212</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 6213</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 6214</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 6216</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 6217</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 6218</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 6219</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 6220</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 6221</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 6223</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 6224</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 6225</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 6226</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 6227</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 6228</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 6230</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 6231</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 6232</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 6234</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 6235</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25"> 6236</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 6238</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 6239</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 6241</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 6242</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99"> 6243</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;</div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 6252</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;</div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 6254</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa18ec7594fe603225220ec6eda4a19ce"> 6255</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           (PORTA)</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 6257</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 6259</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga585b4782d1ceb44492289af0019480f9"> 6260</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           (PORTB)</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;</div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 6262</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;</div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 6264</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga03c740cdda17711afafc932723871474"> 6265</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           (PORTC)</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;</div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 6267</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 6269</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7f5a263751543810ebfdbde278383276"> 6270</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           (PORTD)</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;</div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 6272</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;</div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 6274</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab166fe285bbb15b52de610f408fe25d3"> 6275</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           (PORTE)</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;</div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 6277</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;</div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 6279</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf09680dfe5ed3f1f4df46364406b5d65"> 6293</a></span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA,0)</span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0028ded7cfc5ec26b8736ce6b6cab1d"> 6294</a></span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA,1)</span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga27c656f9b2b1389be19422801b95c188"> 6295</a></span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA,2)</span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16f76793a4ca36622bbbe239f44b83ce"> 6296</a></span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA,3)</span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87a71633cdff27aa4f0bfe6c28c20972"> 6297</a></span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA,4)</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa08971354924f9127ae2c7f02371b8f0"> 6298</a></span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA,5)</span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891"> 6299</a></span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA,6)</span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d9e3e4d4db2128b26bc8cc056b2caeb"> 6300</a></span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA,7)</span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga636cd0b73b077598440602115f1c62ba"> 6301</a></span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA,8)</span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5ffd2862c1b64550ad305aa99eb83687"> 6302</a></span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA,9)</span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81a5d66a560dc54bb4c2b5b5a5251dfd"> 6303</a></span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA,10)</span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8f328f1fe1015d04bf37dc4f4270e05"> 6304</a></span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA,11)</span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa1285925fbb4a97777dec0b2d2a17b8d"> 6305</a></span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA,12)</span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga030a0ec8e1a2e9b12a05d46b6f1b6fbf"> 6306</a></span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA,13)</span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4a90c76e1c8b51bddc12c8c1b730fe20"> 6307</a></span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA,14)</span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab2a20fa96c02de048c9b929b78e84a99"> 6308</a></span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA,15)</span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba5d5aa71c32374fbf15794dedea2d27"> 6309</a></span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA,16)</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga58ef95de418596f12a080d5a89e937b6"> 6310</a></span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA,17)</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7bddf52061cc542a04ad1bbc6b3bc32b"> 6311</a></span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA,18)</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae9e01128dfc72101c1e9d01ff9b8173e"> 6312</a></span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA,19)</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7cff4543787010a70fe1161c52993061"> 6313</a></span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA,20)</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga10f7848d5006035f25e4eefa2a555cb4"> 6314</a></span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA,21)</span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2e4ab3be857dafd80fad43bc1a62579f"> 6315</a></span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA,22)</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga395fcd92bf0b2e79e0d64a30ec2e877b"> 6316</a></span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA,23)</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8009a31443788f9fde5a55f634d42abf"> 6317</a></span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA,24)</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9813e9b0335bafc35f59fa6ca48a777f"> 6318</a></span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA,25)</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gace77d2b4b32fec414668b7794407afee"> 6319</a></span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA,26)</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga031109ad31ca37612a46bfd166c78380"> 6320</a></span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA,27)</span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2b0b082ce2777577e7324b1c5182ad31"> 6321</a></span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA,28)</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6d30fa39869bf03ec6411338fc9027c5"> 6322</a></span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA,29)</span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1f031f13981b411667481171931bbdd1"> 6323</a></span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA,30)</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadced9f841b86181fd633d8cded3bb84b"> 6324</a></span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA,31)</span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab728322d77d416ea3160a7af2031081c"> 6325</a></span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA)</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5950c7dd6c8779f01a283816e746bbe4"> 6326</a></span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA)</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16b457b37bdb193f536222c9949dce0c"> 6327</a></span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA)</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0d8365ea1ec30cb5e4edcbc2d86e0bb"> 6328</a></span>&#160;<span class="preprocessor">#define PORTA_DFER                               PORT_DFER_REG(PORTA)</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga651ee1b9d121708d1343316ff9ffba55"> 6329</a></span>&#160;<span class="preprocessor">#define PORTA_DFCR                               PORT_DFCR_REG(PORTA)</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga53f4db55117c3c794b86b9231c9f7977"> 6330</a></span>&#160;<span class="preprocessor">#define PORTA_DFWR                               PORT_DFWR_REG(PORTA)</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga86b17a376709adcb769bce67f2caaf3e"> 6332</a></span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB,0)</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d6639d3c2bf018ceb6ff89305f07ef9"> 6333</a></span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB,1)</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7fef983fbfddc2cc33547e2942dd5e1b"> 6334</a></span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB,2)</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82dd1ddc9ba8721ba3a6be38fadb44d4"> 6335</a></span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB,3)</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga336bcf2049069b0aa4a3af1dc932346c"> 6336</a></span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB,4)</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4184d122d616112c00eea23fffd4b8ba"> 6337</a></span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB,5)</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7ed9998562ee0b920b79d0c918d6f11c"> 6338</a></span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB,6)</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadb974c2a27bb4fdb81ac5f9ef0bd4543"> 6339</a></span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB,7)</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4393ec7ccd4ad6c7238e2a7030d220af"> 6340</a></span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB,8)</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf1d0502dd6b501bc381182e6698b783a"> 6341</a></span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB,9)</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga138a041eb20622dd0d90be1fc5372d08"> 6342</a></span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB,10)</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga166cd38bdd9018672a0baa9876092e6b"> 6343</a></span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB,11)</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c0cf837f2c31c8343f61ae72ae073dd"> 6344</a></span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB,12)</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabdbb9cb2e0e2b52753f0bf75e72a1604"> 6345</a></span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB,13)</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadca25885cd63c7586c57c1ea32e3e7e7"> 6346</a></span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB,14)</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a88a05d7500356174ff10e4e6cf59ed"> 6347</a></span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB,15)</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71f05622c369890b9e928f6a1b42e068"> 6348</a></span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB,16)</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1215ef98ba1154d4712e0796bb8ce1b"> 6349</a></span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB,17)</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf0734213e15dccdc7b6756da86d7f3de"> 6350</a></span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB,18)</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga350d0f2af48e5da843dedd499c0fd003"> 6351</a></span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB,19)</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga51aa6628c3f9eb5249cf9c9e6854462d"> 6352</a></span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB,20)</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga01b49a684d51a475a202877fceb1e955"> 6353</a></span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB,21)</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeb5876c39a195b96f840f97482f2126e"> 6354</a></span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB,22)</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafab15073472995c04103ea5e55174bb4"> 6355</a></span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB,23)</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae41cf9013f798490772ca3e5bdf79202"> 6356</a></span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB,24)</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac699c336b38fbe3dcf26165e36cf7c2b"> 6357</a></span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB,25)</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga06d1ebeefaabab98f96e043b3db7c6eb"> 6358</a></span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB,26)</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3de6d46ba9b59a95cfa8cea7b200863b"> 6359</a></span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB,27)</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab6ddd30242408cbdd1560ee3709dd277"> 6360</a></span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB,28)</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeecc2d90ca61237a01ef962f4fe0ac6c"> 6361</a></span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB,29)</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8401cd4071ed9e9a982b3276ec38e35"> 6362</a></span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB,30)</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga96f4d8937d7a66dd250b64bdedb656d2"> 6363</a></span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB,31)</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga101dc46cb6b1199293c05e709475a898"> 6364</a></span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB)</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf981a1f11cba79232df1365b268f2d2a"> 6365</a></span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB)</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac96c4ebc1dfc45c025427e4eb1c8a363"> 6366</a></span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB)</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga081687008e015d5553d7ecb10733078c"> 6367</a></span>&#160;<span class="preprocessor">#define PORTB_DFER                               PORT_DFER_REG(PORTB)</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5b2e23f6a1bc798105a30eae3048e891"> 6368</a></span>&#160;<span class="preprocessor">#define PORTB_DFCR                               PORT_DFCR_REG(PORTB)</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0bad4615778f492da9c224139edb60a4"> 6369</a></span>&#160;<span class="preprocessor">#define PORTB_DFWR                               PORT_DFWR_REG(PORTB)</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8614ff2adb409afcdb871899764dee8"> 6371</a></span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC,0)</span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7082550b4e50e24ac7eb94fa46605314"> 6372</a></span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC,1)</span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga416c759c368fb16f8ab5b23a594c4fdf"> 6373</a></span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC,2)</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7"> 6374</a></span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC,3)</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d809bf9a0b83fe48143a7a334fb43dc"> 6375</a></span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC,4)</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad236bd1ea2e60764c7c69e4ac760ac78"> 6376</a></span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC,5)</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad68e1e7d06033448b87c4b0beb7cd9e6"> 6377</a></span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC,6)</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1ca12e9771cdab79a5229c86f66a601"> 6378</a></span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC,7)</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2c5360d5d40e4d69877546b0aba0ff7b"> 6379</a></span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC,8)</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga291011f669d2af89e3cd9cee3e1adfca"> 6380</a></span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC,9)</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fc705bd24e27e799ef1d01105d1c39f"> 6381</a></span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC,10)</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad183fd746fc2265552ae7c46cd9a8622"> 6382</a></span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC,11)</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e089d2e3900b6ba3163d55304c8f62e"> 6383</a></span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC,12)</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1d493f6e8d2939b06c057a0924798f64"> 6384</a></span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC,13)</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga717aa81ade891bfd6521dec474573300"> 6385</a></span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC,14)</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga02f8c33e15e3b40eac256432ba921cfa"> 6386</a></span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC,15)</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae4f1e40ea5c7098d69cdb3d0be62b75b"> 6387</a></span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC,16)</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga90e57a178fd6109e37ee69f2c93c8794"> 6388</a></span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC,17)</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88d7d57f5d5a95ea8c7e11c25112aadf"> 6389</a></span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC,18)</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a7b1b39b8ccef7f26e9099b654fd3a2"> 6390</a></span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC,19)</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga892e78f9749f2345310f3fa4c8e078cb"> 6391</a></span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC,20)</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf76055a62d1aa9fa3a13ab0782a42679"> 6392</a></span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC,21)</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11274713da2539fcae11226a1ecc43b"> 6393</a></span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC,22)</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8af858bcd85a26635a28ef8bcafa904a"> 6394</a></span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC,23)</span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae0b73409742ef357647d0bc0d4ced533"> 6395</a></span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC,24)</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac344ff3a724ae370409e6b0c8bcc4eaa"> 6396</a></span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC,25)</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga32f6e79bf736afe0e54a95c94bb73770"> 6397</a></span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC,26)</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11865828a850d14bc218df5acfed550"> 6398</a></span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC,27)</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6acc55b415a1a6c97fcbc7eef892ce6a"> 6399</a></span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC,28)</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0902ba8da85d69b0681c47c4ae380f7e"> 6400</a></span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC,29)</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2278b13f4a1532887963a0fd10278be4"> 6401</a></span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC,30)</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7129764446625d9dd9c47c5331e95767"> 6402</a></span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC,31)</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1e03b232aa4c04222b5e0407d237d9f3"> 6403</a></span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC)</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacf318e5fc6b9a304e5285c37641d58f8"> 6404</a></span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC)</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fb75df2147e7f800049dcaa843d9547"> 6405</a></span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC)</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga13ea15ba1fea42015a5e8e7a2987ed7d"> 6406</a></span>&#160;<span class="preprocessor">#define PORTC_DFER                               PORT_DFER_REG(PORTC)</span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga29530f1e3b9aa8b8fc44dbb4baf3e028"> 6407</a></span>&#160;<span class="preprocessor">#define PORTC_DFCR                               PORT_DFCR_REG(PORTC)</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga687e75296e096fec3f4ddb32927af211"> 6408</a></span>&#160;<span class="preprocessor">#define PORTC_DFWR                               PORT_DFWR_REG(PORTC)</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e25f8f3bd921a0a05ea3ee7a0bf3678"> 6410</a></span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD,0)</span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6b9663506afce6178acbca5d16691bf9"> 6411</a></span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD,1)</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga311050d96ff12f87e200740e15577c99"> 6412</a></span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD,2)</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaae5b9b2768332accd37ea5358050e78f"> 6413</a></span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD,3)</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b635e90b5c605b662abc32096a073b8"> 6414</a></span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD,4)</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7c32458208c298511340c95222fa544f"> 6415</a></span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD,5)</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8c46775d625a751d3dd903362b24b83"> 6416</a></span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD,6)</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac7fb73cbebfb6246a56abbad9819c81d"> 6417</a></span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD,7)</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88dbcfb92d37f044e83b2d422d550126"> 6418</a></span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD,8)</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga507b149b519256b5651a28abca48b89c"> 6419</a></span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD,9)</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafd185b927c36db8b675dc463d1e9ee3f"> 6420</a></span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD,10)</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga18b90a8cd73e7ef3aa372347d6694752"> 6421</a></span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD,11)</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga83aa303dcf29fc3513244ad8f6e5ed8b"> 6422</a></span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD,12)</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac146314fb6f03302535915823dd8c6ad"> 6423</a></span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD,13)</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82d09f368a75ca63ce65419aa1946e95"> 6424</a></span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD,14)</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a292ce38258bb8a5ff0f067c3cf0c30"> 6425</a></span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD,15)</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa6f7a18ff023bc4648748f24b355b47e"> 6426</a></span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD,16)</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8e32074e3f9fcd33eb28e5f44584dabc"> 6427</a></span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD,17)</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga194e166936bdb8d28763452b24500b3a"> 6428</a></span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD,18)</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4bfa5360db8b3c41c4513930eace492d"> 6429</a></span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD,19)</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7dfaf1b1803800534255352fcc6675b2"> 6430</a></span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD,20)</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac1ac435b6b47851d5bf891ef6f9de710"> 6431</a></span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD,21)</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41c5aad4e7fc502f09f78287aac48b10"> 6432</a></span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD,22)</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae8a724a1035653a20e1d8191a7ebe3e1"> 6433</a></span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD,23)</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa7d921ea9efbcec51e12efc4173d234b"> 6434</a></span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD,24)</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf49fba519fc0c8d194804e8b384d155f"> 6435</a></span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD,25)</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga465c59b8a18414945e48f990504fd2b3"> 6436</a></span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD,26)</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga15cac4d6ca59de92e4737d6ab1e67709"> 6437</a></span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD,27)</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b9914d003319e03cd7f9396ab67c88b"> 6438</a></span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD,28)</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad96705c7e6b9ecf029ea7c24d0b7fa8f"> 6439</a></span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD,29)</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga376fb193c053554a0e9fbc3baab82ef2"> 6440</a></span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD,30)</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaea0c29bd1fdc1516a4e3e2b915489ed5"> 6441</a></span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD,31)</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1b7509bbf10e73bcfb5f5d4b8ea0e822"> 6442</a></span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD)</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga04ce259479d85387eb0b563ebc28ef15"> 6443</a></span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD)</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafc129a78d36fd096cbf356ddabc9381b"> 6444</a></span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD)</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81100c07fadcc7effe722b3063af5971"> 6445</a></span>&#160;<span class="preprocessor">#define PORTD_DFER                               PORT_DFER_REG(PORTD)</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac4c26c78fa0ee070480409d38606a063"> 6446</a></span>&#160;<span class="preprocessor">#define PORTD_DFCR                               PORT_DFCR_REG(PORTD)</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3b4c65646f896d33fd63f8eb80378f4b"> 6447</a></span>&#160;<span class="preprocessor">#define PORTD_DFWR                               PORT_DFWR_REG(PORTD)</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad32634fb81793a5e3afa5af512343d27"> 6449</a></span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE,0)</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca39a711c323bb32880758aceacf7ee2"> 6450</a></span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE,1)</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga05269a022c880053a7c3ce32854bb7cd"> 6451</a></span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE,2)</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2d66f58e8020cc01d8e1efcbc7616959"> 6452</a></span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE,3)</span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9c647a6aa20b1a8e71a5cd48027e8bc2"> 6453</a></span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE,4)</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae337a6e6c424b4801e80c6932acdd425"> 6454</a></span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE,5)</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac08bd4695b4fab2f86c51c4335d36182"> 6455</a></span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE,6)</span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae277fe807f32db98e5d46000c450f52a"> 6456</a></span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE,7)</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga17d9629095af89dd3c23617ef086870f"> 6457</a></span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE,8)</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae47d538d3ecb0ef5372a27da8ac06b02"> 6458</a></span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE,9)</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafb0b2c8b7e092fb7c7b3a74f0a6e9039"> 6459</a></span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE,10)</span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga068dab85249fce52f5907b3227b9f8d0"> 6460</a></span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE,11)</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81e11992b3fe5447935b703960921264"> 6461</a></span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE,12)</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab78240e66f23882be01c5809d7a1ecb8"> 6462</a></span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE,13)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad1f36f9a15f337406e5a76d78feb7cf7"> 6463</a></span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE,14)</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa9df7b4c6ac8662e38632637550e278d"> 6464</a></span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE,15)</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab4a94997083cbbe9b3bd577b027c4074"> 6465</a></span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE,16)</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71197a3c869fab641c16660c621deb6c"> 6466</a></span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE,17)</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9efa70f8e8ce6b38adf7863b75e5a920"> 6467</a></span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE,18)</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabfe1ae3637e9a87f195f49cee71fb9e7"> 6468</a></span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE,19)</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca6463f933e61559756ea0b1ef5b641e"> 6469</a></span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE,20)</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba81430d802711339d820b34c84ae750"> 6470</a></span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE,21)</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaaf70576744499da6f10814150841d0fc"> 6471</a></span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE,22)</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab90d37c96dc52fad1fa7aec957cb5020"> 6472</a></span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE,23)</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1afd5cfc6839a823d869a83912591e5f"> 6473</a></span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE,24)</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae185e705cd508c68c622c05fc8d40c89"> 6474</a></span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE,25)</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7f8928364e061d268a63ac275e390953"> 6475</a></span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE,26)</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf4c63051daa8881e0eab27cda68af055"> 6476</a></span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE,27)</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacaec18d48634081f1056c0bae867c9ed"> 6477</a></span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE,28)</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0ff38342e56f83e82f3c60d8d3af27cf"> 6478</a></span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE,29)</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga527af4bcbcbf3b9e3daa1ba78f607519"> 6479</a></span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE,30)</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41e89f40d3263399e7eb2f50b3016436"> 6480</a></span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE,31)</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a40993bff75d288fa0f586934fea8f7"> 6481</a></span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE)</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga65eb4d422acfbde2908e313ee14b4765"> 6482</a></span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE)</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacc7c4484dfe963d5c8c8e6ea7159bae4"> 6483</a></span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE)</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1dc4e1ae5189bee16746bd977599b628"> 6484</a></span>&#160;<span class="preprocessor">#define PORTE_DFER                               PORT_DFER_REG(PORTE)</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7b9f4bac8ba05d97d953cfdc256f632d"> 6485</a></span>&#160;<span class="preprocessor">#define PORTE_DFCR                               PORT_DFCR_REG(PORTE)</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga63116ba8466ead6e2559334c13c38c60"> 6486</a></span>&#160;<span class="preprocessor">#define PORTE_DFWR                               PORT_DFWR_REG(PORTE)</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;</div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac2ebdce0bb5372b6216eb66b0299c8d6"> 6489</a></span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA,index)</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b01c5065231a73f13aab0bc2a0de4b3"> 6490</a></span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB,index)</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga75241e82a338f32753a385c88421a30e"> 6491</a></span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC,index)</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8baf1fbb9a157629a0482476cd07a68"> 6492</a></span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD,index)</span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf631c8cdff059152b15250d1fe08862c"> 6493</a></span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE,index)</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;</div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;</div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS0;                               </div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS1;                               </div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFC;                               </div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFW;                               </div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t MR;                                 </div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;</div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gab75f78e13fd4a015cada6728b29c681c"> 6536</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga6b4794a4c891e1ede19dc7a446870489"> 6537</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga361aa484c058d992d93d6f61316029f3"> 6538</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga0be970e23a295c11f2e80b9f83ae4dbe"> 6539</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga9f44c7b140bd2f4cf7b9452299bc8a73"> 6540</a></span>&#160;<span class="preprocessor">#define RCM_MR_REG(base)                         ((base)-&gt;MR)</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacdeb6976064d599d6cd063b26a25dbda"> 6557</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e140fc50106a6145cffe4b72671bbc2"> 6558</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 6559</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 6560</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0983314adae781518e2481ae518e14d8"> 6561</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c1e113b052d6c10c450973efa74eb7"> 6562</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0db6908ad880d9f7fd190fbb6922adda"> 6563</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga95ccd3811dd00bd56b397939db9b248d"> 6564</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad203634bcb298bf54a3d5cce5c378a7e"> 6565</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 6566</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 6567</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 6568</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 6569</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga98b995f8d56d338b315d6750072474ff"> 6570</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga636e5479adb4c5dba899a740ca14af5f"> 6572</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       0x1u</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1184957c2244e1d98aed4a802ca8534d"> 6573</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 6574</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 6575</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 6576</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7e554c1ae96dae684fbc81204283f86c"> 6577</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6af4d8ed2135b602de575373f22b1af8"> 6578</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga91611da7546b27a939e92926f378229f"> 6579</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaff7d7a53676535a98915b174b862435"> 6580</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       0x10u</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga709ca27033c866f17c9e80ccf6df88b6"> 6581</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4</span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa09459c8ed6200a5828221f9d15656d3"> 6582</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab30a0b3f954edb8a480649686bd208fb"> 6583</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 6585</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad869b7629ba10023abe459d7293fd281"> 6586</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca"> 6587</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 6588</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 6589</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga60f29f78d245476ae9716d81b5728739"> 6591</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga489d9757284af48af000b769d36bf21a"> 6592</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89"> 6593</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment">/* MR Bit Fields */</span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16d5d09d05454765c2097d0728ba9494"> 6595</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       0x2u</span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fd9237201ed39d58be104c022385815"> 6596</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 6605</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;</div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 6607</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga25ab3aa8d593d455ed36a52c77f88234"> 6608</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             (RCM)</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;</div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 6610</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;</div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb"> 6612</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaae0200bfd0eb1d7f7fd0d142c21fe92a"> 6626</a></span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM)</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaa2e190bc843511a82e9ec826029fbaaa"> 6627</a></span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM)</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga1c19f66051e218d534efc33ec09cc461"> 6628</a></span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM)</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga4cf7545d65e6e6c3e1848b7687d8f367"> 6629</a></span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM)</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga98ac6d022fbfe501bcc3555e2cd2ebbe"> 6630</a></span>&#160;<span class="preprocessor">#define RCM_MR                                   RCM_MR_REG(RCM)</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;</div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">   -- RNG Peripheral Access Layer</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ER;                                </div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OR;                                </div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;} <a class="code" href="struct_r_n_g___type.html">RNG_Type</a>;</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;</div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">   -- RNG Register Masks</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2aebfd44952b9acb9854f17cbb241dc3"> 6669</a></span>&#160;<span class="preprocessor">#define RNG_CR_GO_MASK                           0x1u</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga33164b67927c62a20a5cc0ebf24a6dec"> 6670</a></span>&#160;<span class="preprocessor">#define RNG_CR_GO_SHIFT                          0</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga771a9a36a3856ec15886952dd5881e67"> 6671</a></span>&#160;<span class="preprocessor">#define RNG_CR_HA_MASK                           0x2u</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga003221e3c2c56d155f0144d99b9daa28"> 6672</a></span>&#160;<span class="preprocessor">#define RNG_CR_HA_SHIFT                          1</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaeb6ea10a08f7c854d7a2d566afbc509a"> 6673</a></span>&#160;<span class="preprocessor">#define RNG_CR_INTM_MASK                         0x4u</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3e492e16a9a75e903cc108e526b51d7f"> 6674</a></span>&#160;<span class="preprocessor">#define RNG_CR_INTM_SHIFT                        2</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gabe50fd44817cb9fbdf15fc9f832bfafa"> 6675</a></span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_MASK                         0x8u</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga68edca922e22c3c3f052b3d5b6d825ec"> 6676</a></span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        3</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaee432efec0674dd00de32b4a038fa4f2"> 6677</a></span>&#160;<span class="preprocessor">#define RNG_CR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga72aad942e73c5264eeb1785dffabd3e9"> 6678</a></span>&#160;<span class="preprocessor">#define RNG_CR_SLP_SHIFT                         4</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7fde61b3578eb7d529405f7090a36e28"> 6680</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECV_MASK                         0x1u</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad37b495266223189729bdaa62c9deb5f"> 6681</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECV_SHIFT                        0</span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacba2db7d02686b0737b4b47ba765d063"> 6682</a></span>&#160;<span class="preprocessor">#define RNG_SR_LRS_MASK                          0x2u</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga13e9b834adced475b1d075eb159655fd"> 6683</a></span>&#160;<span class="preprocessor">#define RNG_SR_LRS_SHIFT                         1</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3584aefed1802fa0dc97f56ee7ceb292"> 6684</a></span>&#160;<span class="preprocessor">#define RNG_SR_ORU_MASK                          0x4u</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga6b0320c0b7ca685c61880f0240959cc8"> 6685</a></span>&#160;<span class="preprocessor">#define RNG_SR_ORU_SHIFT                         2</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3c85bd2671168b6c4deb3d24f258e994"> 6686</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_MASK                         0x8u</span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga83b4268bad929f74a99f2e7df81d7334"> 6687</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        3</span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1a51652171cedf780e82c20ff41119f8"> 6688</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga07a631716ed84be9e6c0fb94308ac55f"> 6689</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_SHIFT                         4</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5ba45a08f2c283764e959f185747e549"> 6690</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     0xFF00u</span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2e38a684aa9e1b164fb2a00db509ccf9"> 6691</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    8</span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae7ebdc9ef90b73144e40809d7b8108fc"> 6692</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_LVL_SHIFT))&amp;RNG_SR_OREG_LVL_MASK)</span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2f35d6883145b930c34d949640694a6f"> 6693</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    0xFF0000u</span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7bd0f51640dd8184fdc95b687473e7d6"> 6694</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   16</span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga8fe3b65a512da2f37a4a9ae03b4e4f40"> 6695</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_SIZE_SHIFT))&amp;RNG_SR_OREG_SIZE_MASK)</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="comment">/* ER Bit Fields */</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab27d57cff82acd0615707b3a53c7cce0"> 6697</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae01cc719557411c3218c33e4b855b790"> 6698</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     0</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga308a2ffad2128aec4f7883f9f1289940"> 6699</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_ER_EXT_ENT_SHIFT))&amp;RNG_ER_EXT_ENT_MASK)</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="comment">/* OR Bit Fields */</span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa29938490b0cc9d23a54a137c62ba64a"> 6701</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3f7e8e180fafb10fbbe34e9dced30b87"> 6702</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     0</span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadee84e83028dd2a869b62f046e20f795"> 6703</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OR_RANDOUT_SHIFT))&amp;RNG_OR_RANDOUT_MASK)</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160; <span class="comment">/* end of group RNG_Register_Masks */</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;</div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;</div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#gab92662976cfe62457141e5b4f83d541c"> 6712</a></span>&#160;<span class="preprocessor">#define RNG_BASE                                 (0x40029000u)</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;</div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga5b0885b8b55bbc13691092b704d9309f"> 6714</a></span>&#160;<span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;</div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga93ba4cd4d34ec8d41a27bebb49b24779"> 6716</a></span>&#160;<span class="preprocessor">#define RNG_BASES                                { RNG }</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160; <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;                               </div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                               </div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAR;                               </div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LR;                                </div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;                               </div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a02818e70946d995e077393090ae67b8a"> 6742</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_t_c___type.html#a02818e70946d995e077393090ae67b8a">TTSR</a>;                              </div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5abf8c5a7b2c819a55d140b26256e1a0"> 6743</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5abf8c5a7b2c819a55d140b26256e1a0">MER</a>;                               </div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#aa2865829be7cee5cc89df8a2beea4ae6"> 6744</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#aa2865829be7cee5cc89df8a2beea4ae6">MCLR</a>;                              </div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a87e830d815438ae14f33da5b7c9c1bf0"> 6745</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a87e830d815438ae14f33da5b7c9c1bf0">MCHR</a>;                              </div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;       uint8_t RESERVED_0[2000];</div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WAR;                               </div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAR;                               </div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8"> 6762</a></span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c"> 6763</a></span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025"> 6764</a></span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b"> 6765</a></span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794"> 6766</a></span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0"> 6767</a></span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff"> 6768</a></span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92"> 6769</a></span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga872155d4378bc6326c2fa35471af9abf"> 6770</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_REG(base)                       ((base)-&gt;TTSR)</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga75ad1b08ccf5a2769d7218f46027c337"> 6771</a></span>&#160;<span class="preprocessor">#define RTC_MER_REG(base)                        ((base)-&gt;MER)</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga1ba52be3acc7ee8fb9461730e12175a0"> 6772</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_REG(base)                       ((base)-&gt;MCLR)</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga6dc6952e68eb9015b2240d25660f2def"> 6773</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_REG(base)                       ((base)-&gt;MCHR)</span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966"> 6774</a></span>&#160;<span class="preprocessor">#define RTC_WAR_REG(base)                        ((base)-&gt;WAR)</span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3"> 6775</a></span>&#160;<span class="preprocessor">#define RTC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;</div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;</div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 6792</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 6793</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 6794</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 6796</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 6797</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 6798</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 6800</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 6801</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 6802</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 6804</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 6805</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 6806</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 6807</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 6808</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 6809</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 6810</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 6811</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 6812</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 6813</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 6814</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 6815</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 6817</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 6818</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 6819</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223"> 6820</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 6821</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 6822</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 6823</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 6824</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 6825</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d"> 6826</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 6827</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 6828</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145"> 6829</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 6830</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 6831</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 6832</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 6833</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 6834</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 6835</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 6836</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 6838</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 6839</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 6840</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 6841</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 6842</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 6843</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab1ec2298f0280e44dd3d1a3302f62cad"> 6844</a></span>&#160;<span class="preprocessor">#define RTC_SR_MOF_MASK                          0x8u</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga846855163bd6608c89aef2769122b414"> 6845</a></span>&#160;<span class="preprocessor">#define RTC_SR_MOF_SHIFT                         3</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 6846</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 6847</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 6849</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 6850</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 6851</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 6852</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 6853</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 6854</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 6855</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 6856</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga57f99c04701b571ac3b1bb0aec941dcd"> 6857</a></span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_MASK                         0x100u</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga59d03e028e71eb3771895cc164b0a2c7"> 6858</a></span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_SHIFT                        8</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6c603e2c29fa1de88e4a34b603ea643f"> 6859</a></span>&#160;<span class="preprocessor">#define RTC_LR_MEL_MASK                          0x200u</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade8be900339e923fe0c9b91d9a67808e"> 6860</a></span>&#160;<span class="preprocessor">#define RTC_LR_MEL_SHIFT                         9</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3bcac763c60fd546f20632b27d06853f"> 6861</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_MASK                         0x400u</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7cee827650c905ca1bb016446c8196ba"> 6862</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_SHIFT                        10</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa0832102a2085ff149cbf7b6ef4c27bf"> 6863</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_MASK                         0x800u</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga96c8821bcb972302b412eeade0ec0746"> 6864</a></span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_SHIFT                        11</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 6866</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 6867</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 6868</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 6869</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 6870</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 6871</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacc8fbe5628d8d32c391fffe0f0471e72"> 6872</a></span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_MASK                        0x8u</span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade5ff42d00f78610e1c7dafd231e2321"> 6873</a></span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_SHIFT                       3</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 6874</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 6875</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 6876</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa18422218526a3bb50a3158c3aee2100"> 6877</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="comment">/* TTSR Bit Fields */</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafca335e38cdf96b5338da71f0b4e2e53"> 6879</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac16f77ca799c8ee0e4b8c69775f35fbf"> 6880</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_SHIFT                       0</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad6c15e3598b6497ab9086df6361b0aed"> 6881</a></span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TTSR_TTS_SHIFT))&amp;RTC_TTSR_TTS_MASK)</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="comment">/* MER Bit Fields */</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafec09235402e1af7a5633d4f86082f9f"> 6883</a></span>&#160;<span class="preprocessor">#define RTC_MER_MCE_MASK                         0x10u</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga90cc577c972ef88390b6cfda384ea255"> 6884</a></span>&#160;<span class="preprocessor">#define RTC_MER_MCE_SHIFT                        4</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="comment">/* MCLR Bit Fields */</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga38ae5da3a67efa21c40e59615df7333e"> 6886</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1882e75b5cd193e98d54d3814660b71e"> 6887</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_SHIFT                       0</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0bb2d692ba36ed3ddca92ee1a5f7c0ca"> 6888</a></span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCLR_MCL_SHIFT))&amp;RTC_MCLR_MCL_MASK)</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">/* MCHR Bit Fields */</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga61bff04fad386ecf2c586c139558532c"> 6890</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaceeb14ef568041861c097acddaeabd96"> 6891</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_SHIFT                       0</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9acee2f07266e0973a41071a522d3998"> 6892</a></span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCHR_MCH_SHIFT))&amp;RTC_MCHR_MCH_MASK)</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4a43de9885f5d7ec5888d140315f1c15"> 6894</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabf5ee77e5695cd42b86430a86ae7208e"> 6895</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae9b8d07cbb9d8d13e57c8428a6379a6d"> 6896</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5d66e90fa47b893ca2cb08835954db3d"> 6897</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab38b8a6dbc68530394f37411f8ae53f9"> 6898</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafbed3610e58c464a444dd08dc972fdfa"> 6899</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac045d2cc3465abd70d67c1870bcbf72c"> 6900</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3eb83cd01492902ca7ece89636fbbdf6"> 6901</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7f2a7b622370e2141ea5dffe9e3a4d65"> 6902</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac982942ab2487ce87ece3deb9b6b7442"> 6903</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4f0eed272734e6f9a37612ea5371c4c3"> 6904</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadf88a4cb539baab3f26d8a648d45396a"> 6905</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga855426b1dfe52e5e72955f19303a7d13"> 6906</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga248e25a14d0fa9e2daab759d114331d9"> 6907</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0984de8decd2652e6977bd7f82d6499a"> 6908</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab768c19ef066b56a9524098fd049c1f4"> 6909</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga901c189119b98fdfd20beb39cc7f132f"> 6910</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_MASK                        0x100u</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaea16d70aa4a950df3c5f5f06ab7a0f62"> 6911</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_SHIFT                       8</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad6d7bfc80304435c490f3014ccf19d73"> 6912</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_MASK                        0x200u</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7bacfb5929a3ffc39d1d0521cba8bd98"> 6913</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_SHIFT                       9</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7bddf1fca923653801c26e6f49263278"> 6914</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_MASK                        0x400u</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabd7945014ef8684f8951646ab2789e84"> 6915</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_SHIFT                       10</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3494329b5974f6cef0d0fa7ddaebd6e5"> 6916</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_MASK                        0x800u</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8a09126b7d32c6f0598b707bf3414f1e"> 6917</a></span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_SHIFT                       11</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0f5e27ed705469977779fdde12c123d1"> 6919</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga818fe20844147f1e5844214424365459"> 6920</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga24600addfa3bdab90a5c154586725247"> 6921</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga822bd340bfb1d1bb31647e665ead6fa2"> 6922</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33ae5982aca9e8f6c95d69127938e30c"> 6923</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga65e8ec7e88a1f0583d53c603bdab1615"> 6924</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaadb8c80e2d922625e97912b3692b3813"> 6925</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62bf3cee6fc4d16d4ac71912130a72df"> 6926</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad35d06502770fe19b836353c9e77c8d1"> 6927</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab184f1269ead4310ffb856ec7fb43171"> 6928</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae53f1b7345f96a9c760070c09cb681d9"> 6929</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga23133dd504a3ee1f1e44adb432cb961a"> 6930</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3ff3b63507d843cbf0c4738aea636510"> 6931</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21813ba6c73f55e69563b0fcfbd0d73"> 6932</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga000c148fd3ee9bfbe8f5a96edb4f395d"> 6933</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa"> 6934</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa7b5e5190a4c75459ace66e32bca8238"> 6935</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_MASK                        0x100u</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga42ddb3079be3475e1722876742368b56"> 6936</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_SHIFT                       8</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48288f5e0d5c49e913382d07889e730d"> 6937</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_MASK                        0x200u</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac3fc6d64a067499836ac65efb86a2736"> 6938</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_SHIFT                       9</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2d36fee3a81ff982b6b8a9f4f49df154"> 6939</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_MASK                        0x400u</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga83abbb8582f9fa7a41b4f1f9a6d0ab1a"> 6940</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_SHIFT                       10</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadaa9f937f54bbe876929547e6edc7daa"> 6941</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_MASK                        0x800u</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2917eac6e3a8549d2db891c23ca887ba"> 6942</a></span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_SHIFT                       11</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;</div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 6951</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;</div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 6953</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga6455e2b767b4b224b4f00b50e87a2441"> 6954</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             (RTC)</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;</div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363"> 6956</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;</div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583"> 6958</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;</div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;</div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7"> 6972</a></span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC)</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66"> 6973</a></span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC)</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92"> 6974</a></span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC)</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e"> 6975</a></span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC)</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9"> 6976</a></span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC)</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c"> 6977</a></span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC)</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416"> 6978</a></span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC)</span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab"> 6979</a></span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC)</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga23a2a17262bba92f887cf1ba62ba84d1"> 6980</a></span>&#160;<span class="preprocessor">#define RTC_TTSR                                 RTC_TTSR_REG(RTC)</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab2e4689f771d513772cd75e51821223c"> 6981</a></span>&#160;<span class="preprocessor">#define RTC_MER                                  RTC_MER_REG(RTC)</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga762bb1a54d1fd63d961991ca61d4bf36"> 6982</a></span>&#160;<span class="preprocessor">#define RTC_MCLR                                 RTC_MCLR_REG(RTC)</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gae1cf3aaa372bcdf5a0c3352aa8c73d93"> 6983</a></span>&#160;<span class="preprocessor">#define RTC_MCHR                                 RTC_MCHR_REG(RTC)</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6"> 6984</a></span>&#160;<span class="preprocessor">#define RTC_WAR                                  RTC_WAR_REG(RTC)</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f"> 6985</a></span>&#160;<span class="preprocessor">#define RTC_RAR                                  RTC_RAR_REG(RTC)</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1;                             </div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1CFG;                          </div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT2;                             </div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT4;                             </div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT5;                             </div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT7;                             </div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SDID;                              </div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a8c752b26764b7d15368cf85fe57a34b9"> 7019</a></span>&#160;       uint8_t RESERVED_4[12];</div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC4;                             </div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC5;                             </div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC6;                             </div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC7;                             </div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV1;                           </div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV2;                           </div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCFG1;                             </div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FCFG2;                             </div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDH;                              </div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDMH;                             </div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDML;                             </div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDL;                              </div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3b7afc5db335a5be8aaa37f7fbecff72"> 7045</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4c047f7ef6bc896bec677567db485e0c"> 7046</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga49ff604bc1be3844a25f00a1a6b7649d"> 7047</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf236970c4ed2d9aa01898ca0f361b6e5"> 7048</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac3deed6e684a7bdf2dcb7559e1f183c0"> 7049</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1859f3465bc7759ea1727d66791a4c27"> 7050</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3ce5dc30bb52a91ee8b83b564ebc8f11"> 7051</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38eed3f9464ac97fb6dd04184291c220"> 7052</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gacbcf62e33427e5aabbfe947adf619d25"> 7053</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga575def69d6a2257a1b2014c3c2fcae54"> 7054</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gace178bd787df5cdde63669fb795a84d5"> 7055</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa05276138d6ba426d9977f62fa12d659"> 7056</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3042199ec3bde281552071431b9adf41"> 7057</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_REG(base)                    ((base)-&gt;CLKDIV2)</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa218fdd61f5d04088d7fa1cbec4ba9a9"> 7058</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga28d588cd36812f942a01c0ee0ad1beb0"> 7059</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gacb530eb0afb199280e2d3d1aec55b0dc"> 7060</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_REG(base)                       ((base)-&gt;UIDH)</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1f5eac1bbac9b6798958b4697632ef21"> 7061</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga7c4e741241b9fc954f2cd568d29b6b45"> 7062</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac4adca94e35e9cb122f6e0f80510708f"> 7063</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;</div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;</div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fbcfd0b3e4fb08ee733dee975a5df29"> 7080</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4100f9e8e8ffc766ac1ac6493379b8dc"> 7081</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4cd929a0204fbf30ba60cc0899ad039d"> 7082</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 7083</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226"> 7084</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08"> 7085</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf0b406e4bd1800083f48727a7cde829"> 7086</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae945165e21faf14e58288bce0918482a"> 7087</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93a808f7a1d75e26bc3ed565ab257617"> 7088</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a24334d1be5bd01017bd364dd53f268"> 7089</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5"> 7090</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db"> 7091</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039"> 7093</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07bf2ffc61aacca96748747fa8df7062"> 7094</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga29e593e134a31bed2dbd3673c51cb330"> 7095</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74d94a9794e03091f54b76a5c18c58b8"> 7096</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b7d9fe471d5d689ba3feb001cf69b60"> 7097</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6984c7260abd4b7caccff970332eb4be"> 7098</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ecc21f62a92e94e5f507a6bb5e44062"> 7100</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d"> 7101</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga601bb7007f58e3ad5433d3538f4dcef0"> 7102</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520c9a255ff79372237f5f332f749112"> 7103</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f"> 7104</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf295c85205620f0ece4cf7a888fc298f"> 7105</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   0x800u</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82543a91a19387f58f922371b4b5cc95"> 7106</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  11</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72"> 7107</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ce7d361b38ac28e6976c71569fe672b"> 7108</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2"> 7109</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a"> 7110</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463"> 7111</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89"> 7112</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa868cd9e56dc4f0280f6d1866da1ac57"> 7114</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc9e6a78afb92b0ff8189d6bc30c39ce"> 7115</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa42586e5889050292d5e70bf2d1aea2d"> 7116</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf503fb0314431593f41ebe5fa4b83851"> 7117</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga605f729e3f4faddc18e957c077adf61a"> 7118</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb8861affd661f64719260a43a87ec6"> 7119</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f61f56a63a5d239be393708c17cf82c"> 7120</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15275ae91c6efbf697f472b940369401"> 7121</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8be459723f070708becab666dc6abc47"> 7122</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee4e8fb1805bded49220a407c1620345"> 7123</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaafa0324827d777673c2170317942e24b"> 7124</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0dcacc22852e0ee0a7a853a51b422b70"> 7125</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6"> 7126</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a8da66546e327289373ab1c101f0249"> 7127</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac823c598ac790d9eeeeb7ddb86d1657"> 7128</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c42e9023c3ed2d759431e2c072860f"> 7129</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0cd5cb92a9ea79e8227693c793ee5983"> 7130</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04492b54a5b581b3bdef8568bdbabf91"> 7131</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e9ace9af53ead470265ca2338402dae"> 7132</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b5b8e4dc00734623d8a16db8ff0510c"> 7133</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga14159dfb09e3ad4c1b9f2f4950a3f4a6"> 7134</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               0x10000000u</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga76c7302a8f939758f0b68fb05ea6dd08"> 7135</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga427b99978dda3f6bf1c0a97559315276"> 7136</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               0x20000000u</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf67b2d7908669c38dfb06eff3c7fa8a"> 7137</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32"> 7139</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67"> 7140</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65e932e39703b2b18dea82ca440fc68f"> 7141</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7"> 7142</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910"> 7143</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga90e650c4ec5da3b971b3acdf511c466a"> 7144</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac473b632c382f785d524c177ff186e0d"> 7145</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7714c11e5536dacc90fbc2960e532e94"> 7146</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78611068b87a39563cd065ff840e3c68"> 7147</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f"> 7148</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9"> 7149</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51d909264c2944ea7fb47356aa705536"> 7150</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae"> 7152</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 7153</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 7154</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f"> 7155</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff"> 7156</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 7157</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 7158</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c"> 7160</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23"> 7161</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1"> 7162</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b"> 7163</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331"> 7164</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 7165</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b02a91f9dd18064e4fc83575cfb117e"> 7166</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedeb2d58c67fcc1e588f224527ac623b"> 7167</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea847889b6fc3ce04fbbe415d64ef070"> 7168</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 7169</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c"> 7170</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f"> 7171</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga374818f52beee72a9bafcb9efd573dbb"> 7173</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb62a44b4428fe9b594449f256278785"> 7174</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2"> 7175</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec"> 7176</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480"> 7177</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b"> 7178</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793"> 7179</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 7180</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df"> 7181</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0"> 7182</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121"> 7183</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0"> 7184</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597"> 7185</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c"> 7186</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf5646fd261bf76417a69902f7405a98"> 7187</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga065aa606af68b4a53adc773e6661b67d"> 7188</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d"> 7189</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd"> 7190</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40"> 7191</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 7192</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0"> 7193</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87"> 7194</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1"> 7196</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b3669f3f4f380e18133785d6356c56c"> 7197</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56"> 7198</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 7199</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 7200</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d"> 7201</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35"> 7202</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f"> 7203</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b"> 7204</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb"> 7205</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1"> 7206</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc"> 7207</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24fa87943affabcffbb223ae36f5ebb9"> 7209</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_MASK                      0x1u</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48d7b2da1f69321fe5adc9b59bdb6bc5"> 7210</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_SHIFT                     0</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395"> 7211</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50"> 7212</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3c592da83048a24a8c24412ad79473d"> 7213</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_MASK                      0x200u</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga310673de7d83c2b01037e32bfbb36c99"> 7214</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_SHIFT                     9</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c"> 7215</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      0x1000u</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab10f9ec70e4419e5d05c5b01c36477fe"> 7216</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     12</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c"> 7217</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb"> 7218</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37cb1d6bca1296ed772a4ea87628853b"> 7219</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga012f9b7db6b18ea674e1aac21e8a81df"> 7220</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86c274c19f77641dda714eb0cd3fb82f"> 7221</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac10c9b2426df8ff8be5656590e5ad323"> 7222</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaffd5a351cb6080fec607562adabf3d21"> 7223</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae588068f46ee21f080b0a2af46a324c5"> 7224</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga794d45b465ceb7b9cc3f1453aeab6d1f"> 7225</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b7b645afc3ee38683f7e4d9d300e653"> 7226</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2"> 7227</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 7228</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga391c6879fab4bb2359b717ab898344f9"> 7229</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d1645004ea28638d3370def2505aad0"> 7230</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd8912282b78e6b939981ce4c313065f"> 7231</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaabc95256d64e237982e5b6d15ad53e89"> 7232</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2113e9cf896870ed64d5e834e030328b"> 7233</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_MASK                      0x4000000u</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41f5057add5cbd83e8a1c29fd33daa64"> 7234</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_SHIFT                     26</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09"> 7235</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 7236</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846"> 7237</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39"> 7238</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67d96adcce9fece065ce6a7f57f495a1"> 7239</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga263123e8c1970021957fa8e72cf4a25a"> 7240</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368"> 7242</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e"> 7243</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180"> 7245</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 7246</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728"> 7247</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae"> 7248</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b"> 7249</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf3906094a4539818d91cfda55ae2141"> 7250</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 7251</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25"> 7252</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8"> 7253</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c8e972a7c3831440784c5293a5d5f0"> 7255</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga01ab71acec84c43fdb78e81f7f8e554a"> 7256</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaebed7d452e72dd54cb74783b61c64447"> 7257</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa085ff25a9d47eecd8a51517fc80778b"> 7258</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b9ec974c8ad543809fa83a73e7883a2"> 7259</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2bcfe2db5329ab186bb8393228f24cc"> 7261</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a8408a876a3a68b16780a1d45d539df"> 7262</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8"> 7263</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3"> 7264</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d"> 7265</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f"> 7266</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f"> 7267</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf02a0b5e053242559c12e5d2834fd3c4"> 7268</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e203fc4aaf06a3dbd257768f53dbf83"> 7269</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c0cd6c77bd518794e6473dd0a2feca7"> 7270</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 7271</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7"> 7272</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 7273</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga048c88e59900fb06533d5cb2003414b7"> 7274</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ec773a4e814bc88e7ab72da4e32316b"> 7275</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga309821aeed7280f17110e4cf56582f4d"> 7276</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493"> 7278</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x7F0000u</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09"> 7279</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadeff570babcc1f87581f48ca4d2951f"> 7280</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d534ca03b47525916b93f9b2000d49a"> 7281</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ebc783954b7a0846e166efc03ca3a30"> 7282</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 7283</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 7284</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 7285</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e43eb1fe8cf3bc2b415b94b85409da3"> 7286</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 0x80000000u</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab18fc86e3344548dbc17e941e7d7ef54"> 7287</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga313fa2a8e328043458a9ec1e3125c75f"> 7289</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2984b4c4d6bb4339997aee03c8a263b1"> 7290</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7d5c35aa9229aeef495aad5e234d799"> 7291</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c"> 7293</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54"> 7294</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702"> 7295</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 7297</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14"> 7298</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29"> 7299</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071"> 7301</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 7302</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800"> 7303</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;</div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 7312</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;</div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 7314</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga719ec5df95fbb5732438f794f2cccf3c"> 7315</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             (SIM)</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;</div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d"> 7317</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;</div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 7319</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;</div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12"> 7333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM)</span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga952eea950ed91143774362df3d00d2b1"> 7334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM)</span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f"> 7335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM)</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga22e96af138319442871c6c16b31c996f"> 7336</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM)</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf35448e6b1a656ae66edd79699521557"> 7337</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM)</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga859b3a8a48aebc484826e8eef74f629d"> 7338</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM)</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3bdd59b25543acf9b3d301093344004f"> 7339</a></span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM)</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0f840369740f20c206dfb5fcf21158b9"> 7340</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM)</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015"> 7341</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM)</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de"> 7342</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM)</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7"> 7343</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM)</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665"> 7344</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM)</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730"> 7345</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2                              SIM_CLKDIV2_REG(SIM)</span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga644c9cc3008071efd123fb33f2d32557"> 7346</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM)</span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafac2663b7ce719dd965a65c398cb09a9"> 7347</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM)</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38f5973cf59ce903603e0573c5580e71"> 7348</a></span>&#160;<span class="preprocessor">#define SIM_UIDH                                 SIM_UIDH_REG(SIM)</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga249d788e4d47b27bc148724e45a3f220"> 7349</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM)</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafcfbcc294236ebd497bbc60dc8b7989b"> 7350</a></span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM)</span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga70ca9df0243083e9ba6b7b037beaa69d"> 7351</a></span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM)</span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;</div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMPROT;                             </div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMCTRL;                             </div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VLLSCTRL;                           </div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PMSTAT;                             </div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;</div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga8faa7aff53d9f78046264ed895ba4bcc"> 7391</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#gaca57398aaa8f982675e83347cc971a66"> 7392</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga9a6e9933d16883fed08331c84139a822"> 7393</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_REG(base)                   ((base)-&gt;VLLSCTRL)</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga9d5f2b2a54cff2641473312ac780203e"> 7394</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;</div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d"> 7411</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad625b387a627eb3a69f3a26edc0096b8"> 7412</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga79d87e312be895d4f2bdfdda8c947600"> 7413</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac6cb1305b9cb329a8bb903036893db11"> 7414</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210"> 7415</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4"> 7416</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c"> 7418</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26"> 7419</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958"> 7420</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadd72ad662b62a7b51225b529fef2c77a"> 7421</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadfe89210f121f10b74f2fba55f059e1d"> 7422</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb"> 7423</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e"> 7424</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc"> 7425</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13fe417a536c3dc080bb978a13a6364d"> 7426</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    0x80u</span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga923f713c8f946601de6acd8088624b20"> 7427</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="comment">/* VLLSCTRL Bit Fields */</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4f4e91c4841316ab1eae1a74c0091ff4"> 7429</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga67af6c7ed0835ed408cf511e8b9c9b13"> 7430</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1358fb0c1720e22d38d6fccaf0cdfd34"> 7431</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9ffeed332bbfa438a2694d08cf4c00c0"> 7432</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_MASK                 0x10u</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad8030b62056644618b2fcb0b3bbbe9f1"> 7433</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_RAM2PO_SHIFT                4</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44691ea357e857b84a0f2f6db808ae0d"> 7434</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga255471752ad43100216590dba76a5a0e"> 7435</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63"> 7437</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e"> 7438</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3"> 7439</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;</div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;</div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 7448</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;</div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d"> 7450</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga31b6c4571795341e6446800243313e56"> 7451</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             (SMC)</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2"> 7453</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;</div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3"> 7455</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;</div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga43f6628ef790c765722cee208c2c477d"> 7469</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC)</span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga4b2bae0309aecee21e9fe70ac7dbe3dc"> 7470</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC)</span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#gabc1de81f94174f2aaebdc6a51b782fee"> 7471</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL                             SMC_VLLSCTRL_REG(SMC)</span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga6311e0572e3a1f7d84e1069716b64307"> 7472</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC)</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;</div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           </div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     </div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;  };</div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER;                              </div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR;                             </div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE;                       </div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;  };</div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t POPR;                              </div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR0;                             </div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR1;                             </div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR2;                             </div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR3;                             </div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;       uint8_t RESERVED_2[48];</div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR0;                             </div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR1;                             </div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR2;                             </div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR3;                             </div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>, *<a class="code" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a>;</div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;</div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac"> 7532</a></span>&#160;<span class="preprocessor">#define SPI_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5"> 7533</a></span>&#160;<span class="preprocessor">#define SPI_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57"> 7534</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_REG(base,index2)                ((base)-&gt;CTAR[index2])</span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f"> 7535</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_REG(base,index2)          ((base)-&gt;CTAR_SLAVE[index2])</span></div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb"> 7536</a></span>&#160;<span class="preprocessor">#define SPI_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d"> 7537</a></span>&#160;<span class="preprocessor">#define SPI_RSER_REG(base)                       ((base)-&gt;RSER)</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277"> 7538</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_REG(base)                      ((base)-&gt;PUSHR)</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf"> 7539</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_REG(base)                ((base)-&gt;PUSHR_SLAVE)</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716"> 7540</a></span>&#160;<span class="preprocessor">#define SPI_POPR_REG(base)                       ((base)-&gt;POPR)</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5"> 7541</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_REG(base)                      ((base)-&gt;TXFR0)</span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f"> 7542</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_REG(base)                      ((base)-&gt;TXFR1)</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f"> 7543</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_REG(base)                      ((base)-&gt;TXFR2)</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370"> 7544</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_REG(base)                      ((base)-&gt;TXFR3)</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205"> 7545</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_REG(base)                      ((base)-&gt;RXFR0)</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d"> 7546</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_REG(base)                      ((base)-&gt;RXFR1)</span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab"> 7547</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_REG(base)                      ((base)-&gt;RXFR2)</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016"> 7548</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_REG(base)                      ((base)-&gt;RXFR3)</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;</div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;</div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;</div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88c670302548b2d5b5f032b5709bc366"> 7565</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f13f49cf8502462271d8a179338d81b"> 7566</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaebb0539e04af465a39892f5aaabc872d"> 7567</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74"> 7568</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga85a76d4d3ea961f858f6eed9882bfd99"> 7569</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732"> 7570</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7"> 7571</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb"> 7572</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf"> 7573</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27dfc23fb0551340c07676e7092267d4"> 7574</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaea17770537c6e387ed266e662f5e9d49"> 7575</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e"> 7576</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga66fb6e165076aac7d60e416ed0950067"> 7577</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3"> 7578</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b"> 7579</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1f301c07deb8544d117e752400e0e537"> 7580</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f"> 7581</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb"> 7582</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x1F0000u</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2"> 7583</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81637c9ef8f34bdb499086de99c99858"> 7584</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86"> 7585</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3"> 7586</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8"> 7587</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac"> 7588</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d4131c2e45352910d630723c1172d2c"> 7589</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd"> 7590</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380"> 7591</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8"> 7592</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4157226a8f489e3d1d8321beed0afcb6"> 7593</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2"> 7594</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c862186e43a26823716267bfadd92f"> 7595</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa201344af736c83618497329b6529f04"> 7596</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb"> 7597</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143"> 7599</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f"> 7600</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e79144ff705279f17e657cd3d596afa"> 7601</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737"> 7603</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b"> 7604</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259"> 7605</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0"> 7606</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1"> 7607</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46"> 7608</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26"> 7609</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd"> 7610</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a"> 7611</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0"> 7612</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37"> 7613</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666"> 7614</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6"> 7615</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66"> 7616</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442"> 7617</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b"> 7618</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094"> 7619</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619"> 7620</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84"> 7621</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a"> 7622</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8"> 7623</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3"> 7624</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab"> 7625</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3"> 7626</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2"> 7627</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9"> 7628</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51"> 7629</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4"> 7630</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef"> 7631</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d"> 7632</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33"> 7633</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e"> 7634</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga217a65114bc44312a9c953c3fd394464"> 7635</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2"> 7636</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd"> 7637</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621"> 7639</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e"> 7640</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1"> 7641</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d"> 7642</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717"> 7643</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475"> 7644</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga20fc13a457a7df6331fdfdcbbc89c972"> 7645</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6"> 7647</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964"> 7648</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7524dc6520cf5bcea82f6d62db3a5ee8"> 7649</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752"> 7650</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac"> 7651</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2b05bb18cd3b859747bf5bff6e0eda29"> 7652</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd"> 7653</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5"> 7654</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc6d25e4bdcb3abacedb397ad24b0bc3"> 7655</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7"> 7656</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b"> 7657</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd"> 7658</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90"> 7659</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512"> 7660</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a"> 7661</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870"> 7662</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d"> 7663</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c"> 7664</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3"> 7665</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a"> 7666</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558"> 7667</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816"> 7668</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5"> 7669</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96"> 7670</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1"> 7671</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5"> 7672</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32"> 7674</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6"> 7675</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2"> 7676</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276"> 7677</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47"> 7678</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13"> 7679</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e"> 7680</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da"> 7681</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb"> 7682</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b"> 7683</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06"> 7684</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522"> 7685</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433"> 7686</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4"> 7687</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873"> 7688</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002"> 7689</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4"> 7691</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812"> 7692</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad19c7faf45531d7c7a6703a54ac2f69d"> 7693</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c"> 7694</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e"> 7695</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad551a287ffb207f5d78c2ac04d393a9b"> 7696</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873"> 7697</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1"> 7698</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb"> 7699</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958"> 7700</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45"> 7701</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a"> 7702</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc43fdbca4e34579e7ede4ac104c7ae5"> 7703</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0"> 7704</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96"> 7705</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0"> 7707</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825"> 7708</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5833d343153e57cb3493f85b0342989e"> 7709</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004"> 7711</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2"> 7712</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae6858b63bc7af767270dafed1e9c5060"> 7713</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1"> 7715</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0"> 7716</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae09e375e6cc7f496ac90d900888f7d9c"> 7717</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc"> 7718</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284"> 7719</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7534e83201b7ea6c7beb55f2ed16ecaa"> 7720</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d"> 7722</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0"> 7723</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f5fddb0dfde74876bf4b6ff4603dd56"> 7724</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd"> 7725</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980"> 7726</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7aee126ae71c905a5041e9313be0bbea"> 7727</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf"> 7729</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053"> 7730</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga250949668a77db2805371541e9bb8e16"> 7731</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6"> 7732</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e"> 7733</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga75b102ae2a2b880227933ea731c97323"> 7734</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771"> 7736</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9"> 7737</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49209a3863af39f655a385ddd5b917c4"> 7738</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9"> 7739</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531"> 7740</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd1aff6c08d7a7334407f5a122fb2684"> 7741</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f"> 7743</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463"> 7744</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaefa909022ef28f93b77915a01f7456c6"> 7745</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0"> 7747</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b"> 7748</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6df902214c0e119f65e494ad20d21c6"> 7749</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f"> 7751</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276"> 7752</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88f81c7a0134abe2eb9dac410625fee3"> 7753</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e"> 7755</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7"> 7756</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa0268e30e0adb838413ec371a2afecf7"> 7757</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;</div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8"> 7766</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;</div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5"> 7768</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga851f64a97b5919c1f99a34db5918b3b4"> 7769</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            (SPI0)</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;</div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 7771</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;</div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f"> 7773</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gae28fd789e0602a32076c1c13ca39f5af"> 7774</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            (SPI1)</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;</div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41"> 7776</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE }</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;</div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 7778</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1 }</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;</div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;</div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1"> 7792</a></span>&#160;<span class="preprocessor">#define SPI0_MCR                                 SPI_MCR_REG(SPI0)</span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7"> 7793</a></span>&#160;<span class="preprocessor">#define SPI0_TCR                                 SPI_TCR_REG(SPI0)</span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3"> 7794</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0                               SPI_CTAR_REG(SPI0,0)</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286"> 7795</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI0,0)</span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55"> 7796</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR1                               SPI_CTAR_REG(SPI0,1)</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447"> 7797</a></span>&#160;<span class="preprocessor">#define SPI0_SR                                  SPI_SR_REG(SPI0)</span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c"> 7798</a></span>&#160;<span class="preprocessor">#define SPI0_RSER                                SPI_RSER_REG(SPI0)</span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db"> 7799</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR                               SPI_PUSHR_REG(SPI0)</span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25"> 7800</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI0)</span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c"> 7801</a></span>&#160;<span class="preprocessor">#define SPI0_POPR                                SPI_POPR_REG(SPI0)</span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b"> 7802</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR0                               SPI_TXFR0_REG(SPI0)</span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883"> 7803</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR1                               SPI_TXFR1_REG(SPI0)</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9"> 7804</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR2                               SPI_TXFR2_REG(SPI0)</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3"> 7805</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR3                               SPI_TXFR3_REG(SPI0)</span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05"> 7806</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR0                               SPI_RXFR0_REG(SPI0)</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1"> 7807</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR1                               SPI_RXFR1_REG(SPI0)</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f"> 7808</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR2                               SPI_RXFR2_REG(SPI0)</span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2"> 7809</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR3                               SPI_RXFR3_REG(SPI0)</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a"> 7811</a></span>&#160;<span class="preprocessor">#define SPI1_MCR                                 SPI_MCR_REG(SPI1)</span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a"> 7812</a></span>&#160;<span class="preprocessor">#define SPI1_TCR                                 SPI_TCR_REG(SPI1)</span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5"> 7813</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0                               SPI_CTAR_REG(SPI1,0)</span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2"> 7814</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI1,0)</span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371"> 7815</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR1                               SPI_CTAR_REG(SPI1,1)</span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac"> 7816</a></span>&#160;<span class="preprocessor">#define SPI1_SR                                  SPI_SR_REG(SPI1)</span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c"> 7817</a></span>&#160;<span class="preprocessor">#define SPI1_RSER                                SPI_RSER_REG(SPI1)</span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1"> 7818</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR                               SPI_PUSHR_REG(SPI1)</span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83"> 7819</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI1)</span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43"> 7820</a></span>&#160;<span class="preprocessor">#define SPI1_POPR                                SPI_POPR_REG(SPI1)</span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7"> 7821</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR0                               SPI_TXFR0_REG(SPI1)</span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b"> 7822</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR1                               SPI_TXFR1_REG(SPI1)</span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c"> 7823</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR2                               SPI_TXFR2_REG(SPI1)</span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291"> 7824</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR3                               SPI_TXFR3_REG(SPI1)</span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848"> 7825</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR0                               SPI_RXFR0_REG(SPI1)</span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013"> 7826</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR1                               SPI_RXFR1_REG(SPI1)</span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2"> 7827</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR2                               SPI_RXFR2_REG(SPI1)</span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc"> 7828</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR3                               SPI_RXFR3_REG(SPI1)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;</div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="comment">/* SPI - Register array accessors */</span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga03422d0720260cb2a58865ed19860532"> 7831</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR(index2)                        SPI_CTAR_REG(SPI0,index2)</span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gadbf1462983c1b220bf20a074517d23e5"> 7832</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR(index2)                        SPI_CTAR_REG(SPI1,index2)</span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab35f3bc77755e3d6e604d91d0ae4545f"> 7833</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI0,index2)</span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga361579ce18b530b397c5de3ac7f0901d"> 7834</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI1,index2)</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;</div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;</div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;</div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;</div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDH;                                </div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDL;                                </div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>;                                 </div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S2;                                 </div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA1;                                </div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA2;                                </div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ED;                                 </div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MODEM;                              </div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IR;                                 </div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PFIFO;                              </div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CFIFO;                              </div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SFIFO;                              </div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TWFIFO;                             </div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t TCFIFO;                             </div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RWFIFO;                             </div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t RCFIFO;                             </div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7816;                              </div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IE7816;                             </div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IS7816;                             </div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T0;                           </div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T1;                           </div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;  };</div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WN7816;                             </div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF7816;                             </div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ET7816;                             </div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TL7816;                             </div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>, *<a class="code" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a>;</div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;</div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;</div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9"> 7905</a></span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196"> 7906</a></span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2"> 7907</a></span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680"> 7908</a></span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624"> 7909</a></span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db"> 7910</a></span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae"> 7911</a></span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c"> 7912</a></span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9"> 7913</a></span>&#160;<span class="preprocessor">#define UART_MA1_REG(base)                       ((base)-&gt;MA1)</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c"> 7914</a></span>&#160;<span class="preprocessor">#define UART_MA2_REG(base)                       ((base)-&gt;MA2)</span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43"> 7915</a></span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00"> 7916</a></span>&#160;<span class="preprocessor">#define UART_C5_REG(base)                        ((base)-&gt;C5)</span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750"> 7917</a></span>&#160;<span class="preprocessor">#define UART_ED_REG(base)                        ((base)-&gt;ED)</span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade"> 7918</a></span>&#160;<span class="preprocessor">#define UART_MODEM_REG(base)                     ((base)-&gt;MODEM)</span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f"> 7919</a></span>&#160;<span class="preprocessor">#define UART_IR_REG(base)                        ((base)-&gt;IR)</span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48"> 7920</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_REG(base)                     ((base)-&gt;PFIFO)</span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b"> 7921</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_REG(base)                     ((base)-&gt;CFIFO)</span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e"> 7922</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_REG(base)                     ((base)-&gt;SFIFO)</span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6"> 7923</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_REG(base)                    ((base)-&gt;TWFIFO)</span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480"> 7924</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_REG(base)                    ((base)-&gt;TCFIFO)</span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3"> 7925</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_REG(base)                    ((base)-&gt;RWFIFO)</span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff"> 7926</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_REG(base)                    ((base)-&gt;RCFIFO)</span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe"> 7927</a></span>&#160;<span class="preprocessor">#define UART_C7816_REG(base)                     ((base)-&gt;C7816)</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc"> 7928</a></span>&#160;<span class="preprocessor">#define UART_IE7816_REG(base)                    ((base)-&gt;IE7816)</span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055"> 7929</a></span>&#160;<span class="preprocessor">#define UART_IS7816_REG(base)                    ((base)-&gt;IS7816)</span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86"> 7930</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_REG(base)                  ((base)-&gt;WP7816T0)</span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0"> 7931</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_REG(base)                  ((base)-&gt;WP7816T1)</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41"> 7932</a></span>&#160;<span class="preprocessor">#define UART_WN7816_REG(base)                    ((base)-&gt;WN7816)</span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d"> 7933</a></span>&#160;<span class="preprocessor">#define UART_WF7816_REG(base)                    ((base)-&gt;WF7816)</span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9"> 7934</a></span>&#160;<span class="preprocessor">#define UART_ET7816_REG(base)                    ((base)-&gt;ET7816)</span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a"> 7935</a></span>&#160;<span class="preprocessor">#define UART_TL7816_REG(base)                    ((base)-&gt;TL7816)</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;</div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;</div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;</div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7"> 7952</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda"> 7953</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6"> 7954</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9"> 7955</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7"> 7956</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e"> 7957</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af"> 7958</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964"> 7960</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a"> 7961</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642"> 7962</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584"> 7964</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89"> 7965</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1"> 7966</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e"> 7967</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3"> 7968</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0"> 7969</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83"> 7970</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42"> 7971</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5"> 7972</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77"> 7973</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518"> 7974</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a"> 7975</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac"> 7976</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc"> 7977</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8"> 7978</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a"> 7979</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee"> 7981</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b"> 7982</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208"> 7983</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971"> 7984</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5"> 7985</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c"> 7986</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492"> 7987</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c"> 7988</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282"> 7989</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06"> 7990</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa"> 7991</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a"> 7992</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc"> 7993</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf"> 7994</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409"> 7995</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c"> 7996</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3"> 7998</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468"> 7999</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f"> 8000</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531"> 8001</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba"> 8002</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375"> 8003</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272"> 8004</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6"> 8005</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9"> 8006</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82"> 8007</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61"> 8008</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e"> 8009</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558"> 8010</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc"> 8011</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e"> 8012</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c"> 8013</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0"> 8015</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1"> 8016</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b"> 8017</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434"> 8018</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673"> 8019</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4"> 8020</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee"> 8021</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde"> 8022</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e"> 8023</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc"> 8024</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga864a0b6ff26ed84f04d0b2f36a30468a"> 8025</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1e853675fb82a43501d259573de5eca"> 8026</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5"> 8027</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e"> 8028</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a"> 8029</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f"> 8030</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006"> 8032</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a"> 8033</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2"> 8034</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d"> 8035</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709"> 8036</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783"> 8037</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5"> 8038</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b"> 8039</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579"> 8040</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7"> 8041</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7"> 8042</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a"> 8043</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b"> 8044</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142"> 8045</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc"> 8046</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78"> 8047</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2"> 8049</a></span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga045cb82177942d68eb711a61ee412768"> 8050</a></span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga39c00eb3f36315de588767113f3133cd"> 8051</a></span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa4fe1e60d0ca635fd633af77c3b63998"> 8053</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga878daa0e87ec3da2299c223b6b234976"> 8054</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6602fd7e07866385c7cd1ad2784fe334"> 8055</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga700f51ab869350daee42b8ae9c655ffd"> 8057</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ecfe245065ed459b087fc0d629b3f07"> 8058</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf2427a2534075e01475f46219e742b00"> 8059</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f0ab4e5358add87747c744f8ba324fb"> 8061</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae8cac47de1cbd8f8bd2cb10133e4f603"> 8062</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6f2c51a18bd4fe60b12fc2e68a18988b"> 8063</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9d5093d6aec7bd4c3f418ee54f8801"> 8064</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd4cf70aa0988a96e3744eae7a0f036d"> 8065</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1c8fa0730a887b5d4d43f426b27c955"> 8066</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ec71022d0264fefd4c63118d90adbb2"> 8067</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa345d5da303c56b2881394dc0e003337"> 8068</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28655a6deae1adc48798c91db8ce24e1"> 8069</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaef3503f3521ec37397d2d19e7da7bd58"> 8071</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab95d268a11167ac6ab4cf41332bf5aa6"> 8072</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga593bf2d9f1d2a222d8cbde7b88aba833"> 8073</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf4f03768249772994b3082c369698e7"> 8074</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="comment">/* ED Bit Fields */</span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2d9046649263c73bfa0e64091c82d45"> 8076</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed5785f9e519dfa7936d82f4fedb8a83"> 8077</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5ab58923c23cde1672fc9ae19053696"> 8078</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab366fc1267a46213bc540e93c2603a6c"> 8079</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga00c7ea6d89eec98c2f6cc98651712c00"> 8081</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa34ecab8ca4ea8d72e3c42d846ce96d"> 8082</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabcfa3a03c9114f74c35bb22c13261c1b"> 8083</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadc29d3e7148a1f7a895a1db6442cc5b8"> 8084</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83617aa9166494f2dbed5da69b5ae0ef"> 8085</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b069f2bfe05099b3fdb47e872c6b2e6"> 8086</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaceb719e6bb4624e1b8a5a922bd594778"> 8087</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div><div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe55b53dd5c048084d8c9341e522d90"> 8088</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="comment">/* IR Bit Fields */</span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga635e77629e602b47032f8d35dda0f442"> 8090</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafc08f087483347c37c3051f6c86d2beb"> 8091</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c51f9fcc539b3d1c55ede0ca356e506"> 8092</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafb25f2545b505763066c9f30ff7447f0"> 8093</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div><div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga674f392636537dcd6dd92309bead60b9"> 8094</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf6314eec454a532d9baf2eff4ea61204"> 8096</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae4811b6796cb32adc0f9d172e9748e75"> 8097</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae66abbd658a1f8eb533f5b5eee9e5c98"> 8098</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga307298b76c15ac932486f994b3afc1b2"> 8099</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div><div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae2a3c9994dc6da5a2955ac8c274bdaaf"> 8100</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga61eb610888ac018061d20a755264292a"> 8101</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa0377f9b585a07f11f887a7d2c8133c8"> 8102</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4c13afc31f45e633d2dc02707b332d11"> 8103</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabd2ffab4f7a98fcfc64dcd37db1b289b"> 8104</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf418bafa3c46ece2f82d0c831e8aea47"> 8105</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42bfb17cbfc685358f621e71f35225af"> 8107</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9d089a8ed91922d0da34a362a29a2bd5"> 8108</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0d4e861e21453eecfc55ae37c97262d"> 8109</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga10885c0219ee82009a9041c1018e205c"> 8110</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae389d1934b5154ee403e78e80553e003"> 8111</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    0x4u</span></div><div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cc5cf08d8a44d028ec5ea5654d6742"> 8112</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2</span></div><div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga220d54d00fd7f64a3c31a9b593e4ffed"> 8113</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2254c7b026117f42b36539b526aca46"> 8114</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga026f6169c18280c4dd4fb93d5b3bf400"> 8115</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc78a602339988f0960140aeeca4d93"> 8116</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga05a2524e2dabd91dddf527a472744bab"> 8118</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c82c75944a1162ef6db65575b3e9c0d"> 8119</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53e9575053054705318b25e04c5b0f62"> 8120</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8bcebdd37ab0f89f58d3533577756444"> 8121</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6caec5dcdf0ff7a7498279579ca8003e"> 8122</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     0x4u</span></div><div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab6ac120e58576ef4ff7f368b071c9f63"> 8123</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2</span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga672339d2930ef7864126ea9938d2c18d"> 8124</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga437bd92a0e905d88bf92615135b0672f"> 8125</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga50a1813a0e695d319434adaa157a4c3a"> 8126</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1856b521baf09271f8085380ef6e1cc5"> 8127</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d1d724beef4708553a5066491ebf32e"> 8129</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga55b227e0cf4669aec87ec3fb3bb494c8"> 8130</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaefe25e2834c190a10976bb2a2c0708db"> 8131</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab3c6a27ca034de86ac2aa4f5c55781f2"> 8133</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaae504c1c6564913b0daeaf835defa8aa"> 8134</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad083a41f9d63f7351e3b8e7507ad42f5"> 8135</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cd69bba6b852fbd438b8b4b1ab1372"> 8137</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76a2717965f398da28aadbbebfafa2c8"> 8138</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76c4f184df06a869746af551b84e5105"> 8139</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad56c1815bb877b0a82dcabc58b780b54"> 8141</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf167fbdec63bf8287e0c1fa12ad7f39f"> 8142</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab386960a2ffd4a878651b2b8072c2756"> 8143</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae34238a46464deaac39303c8b11431a2"> 8145</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaee54546d1f78919cbcae5b7a5ec44f17"> 8146</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c2601e69d81abd9d74da1eedefe0073"> 8147</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e"> 8148</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52afeea9fbaec9489c45792a907b195b"> 8149</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7fe58f80db753fac78feefc4ab257d0d"> 8150</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d492736d5d2ffba794d54fa0d6b8d92"> 8151</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae5c391d165239e4ed2d80e7ac31a0232"> 8152</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga031dcabb12ed66e1a74a735e962c0418"> 8153</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga969b1c4c1e85e7745b73b993b93b4c6f"> 8154</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad8d954bf21c5ed93f49c9418f0b1bc5e"> 8156</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0df3e70bd53348388872ae57a8f7f156"> 8157</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div><div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5968d2ee914444772fe2e6fa65ca848b"> 8158</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e"> 8159</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64b8f696aa038e3a27d743e024632e7d"> 8160</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92681ae737e84944e46e525a831303b9"> 8161</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7"> 8162</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92e0d4cc206532c7e058e7b0eae64492"> 8163</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1c4d8cb11c43f38d1d2254ae85517aa0"> 8164</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9836d1c354b24274e92d300009b0b416"> 8165</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9722a9d0abe861759ebfce9a874790d7"> 8166</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae0328d827cea2e36c9e0f47a2dd8254d"> 8167</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65824b38972042fd8ddaa1b7a5b7cf98"> 8168</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3"> 8169</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga70556c9c160817cdae5da7b0e96d755e"> 8171</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga189a4242177b8a2ebe2cd216a1fdfb41"> 8172</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae05e13012c95c5f0ebc11ec8a0d474c6"> 8173</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga460ed2c07230c4c0de6ae3701a1f84f1"> 8174</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga863b3dbfbf807a29466c8acf12054673"> 8175</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga522eab69113bfd36e6f58835baa045a8"> 8176</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2"> 8177</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf36d718f5eb5c052b7670168d8b429b1"> 8178</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2edbcc850e211bdeadca83910170e5a"> 8179</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab670b08a2ab5d4631892ca58eb447284"> 8180</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae20bf90aa36595094749fe075ce5cf0e"> 8181</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad6a4add4b3460d31343487ae64ee43c9"> 8182</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8f453ccf4624330f7b4e850238b029e3"> 8183</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d7a1e1c191f1d8114ccef43b758ebfd"> 8184</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="comment">/* WP7816T0 Bit Fields */</span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0a582c1c952e184c6d89be1827e3c131"> 8186</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_MASK                    0xFFu</span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad25ad450ca4c9d163a598ad6781ac8d8"> 8187</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   0</span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga33967ac259eadac40473fea10ec68f12"> 8188</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T0_WI_SHIFT))&amp;UART_WP7816T0_WI_MASK)</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">/* WP7816T1 Bit Fields */</span></div><div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9b252b9dd4381388279f30adc107d715"> 8190</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   0xFu</span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga111a16bd25727769c150f337dfbb8da1"> 8191</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  0</span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf716107ac91a9a5bc9a1367bf6bfe9a6"> 8192</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_BWI_SHIFT))&amp;UART_WP7816T1_BWI_MASK)</span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga95c5796ae8b5d1bf0db4dcd07801eb16"> 8193</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   0xF0u</span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf78c95bd8fe42dfe6caeb8b9c8190e61"> 8194</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  4</span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4536e184765ba4b5fc283551be80dccc"> 8195</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_CWI_SHIFT))&amp;UART_WP7816T1_CWI_MASK)</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2ca85f017d51ef94ac685ce60d365795"> 8197</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab7deaf09ea769ec9cb28b66bfc90d141"> 8198</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace5f01806058a7519f09ca698a48dedd"> 8199</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafe82535b1014fd5cc4cfd50169d743ac"> 8201</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga721ba0567ed0305bffa0ee30353aa2c8"> 8202</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1deec30c17d2cc28d8db76346756785f"> 8203</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9ef739359fd7d60427900938502e5100"> 8205</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacd8498adcff369769fb56dde33ce7465"> 8206</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga497482306b260f45732d82ac5503aba4"> 8207</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf"> 8208</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga427963f9e067b0856aa8830cae622291"> 8209</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f26cca6a1f58b4b08ff7b471d66881d"> 8210</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div><div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga000fb6043015c4cb478d32febfb4a913"> 8212</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaafcee96c5728fbbbc56c3b2ea55bd753"> 8213</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf537ccbe6ddd913ae8f3a988393519e4"> 8214</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba"> 8223</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;</div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2"> 8225</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199"> 8226</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           (UART0)</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;</div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46"> 8228</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;</div><div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 8230</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gafb5b1236c1cdf2d9a6464251b791030c"> 8231</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           (UART1)</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;</div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421"> 8233</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;</div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 8235</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37"> 8236</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           (UART2)</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;</div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79"> 8238</a></span>&#160;<span class="preprocessor">#define UART_BASE_ADDRS                          { UART0_BASE, UART1_BASE, UART2_BASE}</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;</div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17"> 8240</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART0, UART1, UART2}</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;</div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;</div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256"> 8254</a></span>&#160;<span class="preprocessor">#define UART0_BDH                                UART_BDH_REG(UART0)</span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2"> 8255</a></span>&#160;<span class="preprocessor">#define UART0_BDL                                UART_BDL_REG(UART0)</span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf"> 8256</a></span>&#160;<span class="preprocessor">#define UART0_C1                                 UART_C1_REG(UART0)</span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04"> 8257</a></span>&#160;<span class="preprocessor">#define UART0_C2                                 UART_C2_REG(UART0)</span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b"> 8258</a></span>&#160;<span class="preprocessor">#define UART0_S1                                 UART_S1_REG(UART0)</span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb"> 8259</a></span>&#160;<span class="preprocessor">#define UART0_S2                                 UART_S2_REG(UART0)</span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438"> 8260</a></span>&#160;<span class="preprocessor">#define UART0_C3                                 UART_C3_REG(UART0)</span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1"> 8261</a></span>&#160;<span class="preprocessor">#define UART0_D                                  UART_D_REG(UART0)</span></div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f"> 8262</a></span>&#160;<span class="preprocessor">#define UART0_MA1                                UART_MA1_REG(UART0)</span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41"> 8263</a></span>&#160;<span class="preprocessor">#define UART0_MA2                                UART_MA2_REG(UART0)</span></div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869"> 8264</a></span>&#160;<span class="preprocessor">#define UART0_C4                                 UART_C4_REG(UART0)</span></div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3"> 8265</a></span>&#160;<span class="preprocessor">#define UART0_C5                                 UART_C5_REG(UART0)</span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8"> 8266</a></span>&#160;<span class="preprocessor">#define UART0_ED                                 UART_ED_REG(UART0)</span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53"> 8267</a></span>&#160;<span class="preprocessor">#define UART0_MODEM                              UART_MODEM_REG(UART0)</span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c"> 8268</a></span>&#160;<span class="preprocessor">#define UART0_IR                                 UART_IR_REG(UART0)</span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed"> 8269</a></span>&#160;<span class="preprocessor">#define UART0_PFIFO                              UART_PFIFO_REG(UART0)</span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6"> 8270</a></span>&#160;<span class="preprocessor">#define UART0_CFIFO                              UART_CFIFO_REG(UART0)</span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb"> 8271</a></span>&#160;<span class="preprocessor">#define UART0_SFIFO                              UART_SFIFO_REG(UART0)</span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a"> 8272</a></span>&#160;<span class="preprocessor">#define UART0_TWFIFO                             UART_TWFIFO_REG(UART0)</span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a"> 8273</a></span>&#160;<span class="preprocessor">#define UART0_TCFIFO                             UART_TCFIFO_REG(UART0)</span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2"> 8274</a></span>&#160;<span class="preprocessor">#define UART0_RWFIFO                             UART_RWFIFO_REG(UART0)</span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2"> 8275</a></span>&#160;<span class="preprocessor">#define UART0_RCFIFO                             UART_RCFIFO_REG(UART0)</span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead"> 8276</a></span>&#160;<span class="preprocessor">#define UART0_C7816                              UART_C7816_REG(UART0)</span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b"> 8277</a></span>&#160;<span class="preprocessor">#define UART0_IE7816                             UART_IE7816_REG(UART0)</span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14"> 8278</a></span>&#160;<span class="preprocessor">#define UART0_IS7816                             UART_IS7816_REG(UART0)</span></div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a"> 8279</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T0                           UART_WP7816T0_REG(UART0)</span></div><div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3"> 8280</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T1                           UART_WP7816T1_REG(UART0)</span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571"> 8281</a></span>&#160;<span class="preprocessor">#define UART0_WN7816                             UART_WN7816_REG(UART0)</span></div><div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219"> 8282</a></span>&#160;<span class="preprocessor">#define UART0_WF7816                             UART_WF7816_REG(UART0)</span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b"> 8283</a></span>&#160;<span class="preprocessor">#define UART0_ET7816                             UART_ET7816_REG(UART0)</span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7"> 8284</a></span>&#160;<span class="preprocessor">#define UART0_TL7816                             UART_TL7816_REG(UART0)</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa"> 8286</a></span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1)</span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47"> 8287</a></span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1)</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9"> 8288</a></span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1)</span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3"> 8289</a></span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1)</span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf"> 8290</a></span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1)</span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388"> 8291</a></span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1)</span></div><div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7"> 8292</a></span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1)</span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3"> 8293</a></span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1)</span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9"> 8294</a></span>&#160;<span class="preprocessor">#define UART1_MA1                                UART_MA1_REG(UART1)</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f"> 8295</a></span>&#160;<span class="preprocessor">#define UART1_MA2                                UART_MA2_REG(UART1)</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048"> 8296</a></span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1)</span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc"> 8297</a></span>&#160;<span class="preprocessor">#define UART1_C5                                 UART_C5_REG(UART1)</span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df"> 8298</a></span>&#160;<span class="preprocessor">#define UART1_ED                                 UART_ED_REG(UART1)</span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085"> 8299</a></span>&#160;<span class="preprocessor">#define UART1_MODEM                              UART_MODEM_REG(UART1)</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310"> 8300</a></span>&#160;<span class="preprocessor">#define UART1_IR                                 UART_IR_REG(UART1)</span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5"> 8301</a></span>&#160;<span class="preprocessor">#define UART1_PFIFO                              UART_PFIFO_REG(UART1)</span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815"> 8302</a></span>&#160;<span class="preprocessor">#define UART1_CFIFO                              UART_CFIFO_REG(UART1)</span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84"> 8303</a></span>&#160;<span class="preprocessor">#define UART1_SFIFO                              UART_SFIFO_REG(UART1)</span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7"> 8304</a></span>&#160;<span class="preprocessor">#define UART1_TWFIFO                             UART_TWFIFO_REG(UART1)</span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952"> 8305</a></span>&#160;<span class="preprocessor">#define UART1_TCFIFO                             UART_TCFIFO_REG(UART1)</span></div><div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea"> 8306</a></span>&#160;<span class="preprocessor">#define UART1_RWFIFO                             UART_RWFIFO_REG(UART1)</span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af"> 8307</a></span>&#160;<span class="preprocessor">#define UART1_RCFIFO                             UART_RCFIFO_REG(UART1)</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4"> 8309</a></span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2)</span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8"> 8310</a></span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2)</span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47"> 8311</a></span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2)</span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c"> 8312</a></span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2)</span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54"> 8313</a></span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2)</span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8"> 8314</a></span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2)</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8"> 8315</a></span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2)</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b"> 8316</a></span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2)</span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9"> 8317</a></span>&#160;<span class="preprocessor">#define UART2_MA1                                UART_MA1_REG(UART2)</span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9"> 8318</a></span>&#160;<span class="preprocessor">#define UART2_MA2                                UART_MA2_REG(UART2)</span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c"> 8319</a></span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2)</span></div><div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc"> 8320</a></span>&#160;<span class="preprocessor">#define UART2_C5                                 UART_C5_REG(UART2)</span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3"> 8321</a></span>&#160;<span class="preprocessor">#define UART2_ED                                 UART_ED_REG(UART2)</span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c"> 8322</a></span>&#160;<span class="preprocessor">#define UART2_MODEM                              UART_MODEM_REG(UART2)</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637"> 8323</a></span>&#160;<span class="preprocessor">#define UART2_IR                                 UART_IR_REG(UART2)</span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b"> 8324</a></span>&#160;<span class="preprocessor">#define UART2_PFIFO                              UART_PFIFO_REG(UART2)</span></div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3"> 8325</a></span>&#160;<span class="preprocessor">#define UART2_CFIFO                              UART_CFIFO_REG(UART2)</span></div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800"> 8326</a></span>&#160;<span class="preprocessor">#define UART2_SFIFO                              UART_SFIFO_REG(UART2)</span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34"> 8327</a></span>&#160;<span class="preprocessor">#define UART2_TWFIFO                             UART_TWFIFO_REG(UART2)</span></div><div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6"> 8328</a></span>&#160;<span class="preprocessor">#define UART2_TCFIFO                             UART_TCFIFO_REG(UART2)</span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af"> 8329</a></span>&#160;<span class="preprocessor">#define UART2_RWFIFO                             UART_RWFIFO_REG(UART2)</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08"> 8330</a></span>&#160;<span class="preprocessor">#define UART2_RCFIFO                             UART_RCFIFO_REG(UART2)</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;</div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;</div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;</div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;</div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PERID;                              </div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t IDCOMP;                             </div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t REV;                                </div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ADDINFO;                            </div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGISTAT;                           </div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGICR;                             </div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGSTAT;                            </div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGCTL;                             </div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ISTAT;                              </div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t INTEN;                              </div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERRSTAT;                            </div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERREN;                              </div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t STAT;                               </div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTL;                                </div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a>;                               </div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE1;                           </div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUML;                            </div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUMH;                            </div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TOKEN;                              </div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SOFTHLD;                            </div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE2;                           </div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE3;                           </div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT;                              </div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBCTRL;                            </div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t OBSERVE;                            </div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CONTROL;                            </div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBTRC0;                            </div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;       uint8_t RESERVED_25[7];</div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBFRMADJUST;                       </div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;} <a class="code" href="struct_u_s_b___type.html">USB_Type</a>, *<a class="code" href="group___u_s_b___peripheral___access___layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a>;</div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;</div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;</div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga61c99097ee83a271dafdfb6b04980cc8"> 8423</a></span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga74152969f2622631ccd8ceccf72c4e7e"> 8424</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gafdbb3ea723c0bb8a1f5bb42e84fbdfe5"> 8425</a></span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga618d42fa57e39a224a30a72f347573fb"> 8426</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1b290906273a7a293d262a00c3425319"> 8427</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga96be0cb820aa0542e4c046f814b61636"> 8428</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad50d4233733a0ec8cd3f8bd835aeb9fa"> 8429</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga173b94208c5770ddcb9f9fb76c77d6a6"> 8430</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0f24e60354c45e02ee9702596e4a5878"> 8431</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8edd1b1424a6e18f6fe2cd1cbfb886ba"> 8432</a></span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga5dcfe1e668621d53983d793d1a2f8abd"> 8433</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8128051a5240f8bc046e31d405c67947"> 8434</a></span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7c8ccd47cc8588700bdbd358f4c8e33f"> 8435</a></span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf84a262dc6242d1a0f3b47186de660e7"> 8436</a></span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga325912e3ba69a2bd9e7d7a8c1708f8d5"> 8437</a></span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaceabcb5760b3521c323a2a274d692357"> 8438</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga165dc318202eb67407c845711a774a38"> 8439</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa74a86752b5b1c0effc265f2bc9751da"> 8440</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga14b16a54d217cc3564ff273a9da5120b"> 8441</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93a35e99748245a1eb946023333f7c2a"> 8442</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab286bd6bd7c2c180c34f4d819bc6504e"> 8443</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga608e340fcaa827bd85910ed2d058a322"> 8444</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93e8b132ffc209ad3ba99ba2cbf4f990"> 8445</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7e767cbc19006f290fd3acb0bda4b0d7"> 8446</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacf3b928d262722e221b19407d6fd1d4b"> 8447</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae70ee8839acefd0aeb3e0c5129b59c76"> 8448</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff7c1525f5741bfe869a137149371c89"> 8449</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0c14a322173f3a4dbb3cc4ea025724ae"> 8450</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;</div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;</div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;</div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5"> 8467</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e"> 8468</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d"> 8469</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819"> 8471</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a"> 8472</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga00f75febd050c5d7be60f755cc502eae"> 8473</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71"> 8475</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd"> 8476</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4"> 8477</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f"> 8479</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e"> 8480</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e"> 8481</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda"> 8482</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3"> 8483</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80"> 8485</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a"> 8486</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7"> 8487</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f"> 8488</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811"> 8489</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512"> 8490</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f"> 8491</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb"> 8492</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a"> 8493</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2"> 8494</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc"> 8495</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b"> 8496</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050"> 8498</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3"> 8499</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1"> 8500</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789"> 8501</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3"> 8502</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8"> 8503</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af"> 8504</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389"> 8505</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec"> 8506</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f"> 8507</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399"> 8508</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129"> 8509</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77"> 8511</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c"> 8512</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39"> 8513</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724"> 8514</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee"> 8515</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43"> 8516</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b"> 8517</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543"> 8518</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5"> 8519</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac"> 8520</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098"> 8521</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c"> 8522</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a"> 8524</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6"> 8525</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98"> 8526</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f"> 8527</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb"> 8528</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec"> 8529</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c"> 8530</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f"> 8531</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686"> 8533</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0"> 8534</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6"> 8535</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892"> 8536</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b"> 8537</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb"> 8538</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98"> 8539</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5"> 8540</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62"> 8541</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70"> 8542</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9"> 8543</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069"> 8544</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa"> 8545</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1"> 8546</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d"> 8547</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b"> 8548</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38"> 8550</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f"> 8551</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b"> 8552</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c"> 8553</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f"> 8554</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431"> 8555</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d"> 8556</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236"> 8557</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53"> 8558</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e"> 8559</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470"> 8560</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df"> 8561</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b"> 8562</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070"> 8563</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68"> 8564</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24"> 8565</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789"> 8567</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352"> 8568</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a"> 8569</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708"> 8570</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c"> 8571</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46"> 8572</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a"> 8573</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542"> 8574</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8"> 8575</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5"> 8576</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581"> 8577</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be"> 8578</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916"> 8579</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575"> 8580</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad"> 8582</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9"> 8583</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da"> 8584</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf"> 8585</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341"> 8586</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6"> 8587</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6"> 8588</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7"> 8589</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609"> 8590</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa"> 8591</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8"> 8592</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784"> 8593</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f"> 8594</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77"> 8595</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643"> 8597</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a"> 8598</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140"> 8599</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd"> 8600</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6"> 8601</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a"> 8602</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0302fe6637ae59174d7702947430dbba"> 8603</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b"> 8605</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36"> 8606</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc"> 8607</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d"> 8608</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3"> 8609</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714"> 8610</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c"> 8611</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788"> 8612</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7"> 8613</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6"> 8614</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1"> 8615</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e"> 8616</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7"> 8617</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88"> 8618</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907"> 8619</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143"> 8620</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c"> 8622</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297"> 8623</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39"> 8624</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e"> 8625</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634"> 8626</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26"> 8628</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4"> 8629</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab031dcfd0867133f1d23dd92ef695ad"> 8630</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a"> 8632</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14"> 8633</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadd68274e4e3aa3763c3a5c36737188ff"> 8634</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536"> 8636</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3"> 8637</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafe9face0ec6a617199ad76945c034da8"> 8638</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84"> 8640</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2"> 8641</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ac5c83cc884b69828af1c56818e46ab"> 8642</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc"> 8643</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9"> 8644</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga74fd206a0132343b30c41a2184f18ea0"> 8645</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc"> 8647</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6"> 8648</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9"> 8649</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0"> 8651</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5"> 8652</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb"> 8653</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64"> 8655</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827"> 8656</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1576cadd83c016ae56239b96238ffeb8"> 8657</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7"> 8659</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611"> 8660</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2"> 8661</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb"> 8662</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e"> 8663</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564"> 8664</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228"> 8665</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9"> 8666</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6"> 8667</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4"> 8668</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d"> 8669</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143"> 8670</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34"> 8671</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337"> 8672</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30"> 8674</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed"> 8675</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052"> 8676</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3"> 8677</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43"> 8679</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440"> 8680</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad"> 8681</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267"> 8682</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965"> 8683</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15"> 8684</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79"> 8686</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce"> 8687</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518"> 8689</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d"> 8690</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23"> 8691</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e"> 8692</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75"> 8693</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8"> 8694</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab"> 8695</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13"> 8696</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7"> 8698</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga81985f8c59f9aa0c0340a70136b55098"> 8699</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9425a289b2e719d6aad583a33ddf1e4b"> 8700</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;</div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaa47acf4992407a85e79d911ca1055d17"> 8709</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;</div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaea56c015ce8ad0cc88464060fde6d87c"> 8711</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#ga598ff5eb20a0551af232710b3f27640a"> 8712</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            (USB0)</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;</div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721"> 8714</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;</div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gabb481a231c7c57907377d7ee985f826c"> 8716</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;</div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gabee4af6581d4520bd5d8d823d8668889"> 8730</a></span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0)</span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac5372cae1990fc1ac7c4e92cf5f02e62"> 8731</a></span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0)</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga15f94e84d4edea37a5105310c316c303"> 8732</a></span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0)</span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff725c65f6ef8cabfafd851c6d1cb41f"> 8733</a></span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0)</span></div><div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6bdd90cb0652c5985222977224268a2c"> 8734</a></span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0)</span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga84b89430ec402e4c8db9e9061e651be0"> 8735</a></span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0)</span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab86547046bcd40ba2446f105e92371cb"> 8736</a></span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0)</span></div><div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c79461a7b7bbc84e9916d3111c1bb0d"> 8737</a></span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0)</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa9f860bbc2680a3ddc73a4300c7476e7"> 8738</a></span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0)</span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac2ddb7f9b4c9bbcc1b6a799329152ce2"> 8739</a></span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0)</span></div><div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4b36a9234075f31cbed2b2f880839567"> 8740</a></span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0)</span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7356efc88f96788078bd2936226133c9"> 8741</a></span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0)</span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3dfe11e522e82082d91557c7edd09cf8"> 8742</a></span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0)</span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga9fd87834397651248f8b4be577821ff3"> 8743</a></span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0)</span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf45498803cc3283d5a2645be0055be66"> 8744</a></span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0)</span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga170f615c2294ee380456630f171f5c8e"> 8745</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0)</span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2333277ef40d42d67d2daa4f22a4fe61"> 8746</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0)</span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4ee1c047266c86556f5b585f2dab59a3"> 8747</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0)</span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga901a5bb2f9aac2abe4d8858d8750ba95"> 8748</a></span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0)</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3ba2b6aafde4a72d7f6914202b7a6b11"> 8749</a></span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0)</span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga32d2c2911cc3729083c1a0f5cffa3ccf"> 8750</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0)</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0676035b072b207c193ab9d43bcd56e8"> 8751</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0)</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa0f816bb81b0f16cdb76337de53cac7e"> 8752</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0,0)</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga11f06a1cc6511a792f1afdfec314b125"> 8753</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0,1)</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab5fdecb68ea62e6025b886d75c5c9417"> 8754</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0,2)</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga19408dcc4044b88668fe487335f0952e"> 8755</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0,3)</span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab31887c02ebb349e6a754df6e73535d2"> 8756</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0,4)</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c7eb7521bcac5d6d52b31ee3470128c"> 8757</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0,5)</span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6beaf04e18d3ed9c5b9a3175bd7cc485"> 8758</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0,6)</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacd485ec12071351b0ab1d05423809f32"> 8759</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0,7)</span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae5d029d769f9ca0fe968d53d2d185fd3"> 8760</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0,8)</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga882ac97b0f34d5c4bb1c8846029cc654"> 8761</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0,9)</span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga01a091975fe88adeca39ed1ae526a239"> 8762</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0,10)</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad400a35f64dff46cb6dbe51b9e46c240"> 8763</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0,11)</span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga665c26ea479d38788339390bf8d14670"> 8764</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0,12)</span></div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab30820634cd8d6ca1ccd61c2aea10f65"> 8765</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0,13)</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga89c483f9ad0552a98df00877cfb8ff3c"> 8766</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0,14)</span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1441b218ac6dadd6484db29426f85f97"> 8767</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0,15)</span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacfea8f658537d98fc0bdd1814e957090"> 8768</a></span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0)</span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae7fc760132c134248d833d94ec89635e"> 8769</a></span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0)</span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf00c1bd9c15954db30472d3273cf7ec2"> 8770</a></span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0)</span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga05ec0dc133dcc7675dda9e96c6ed222b"> 8771</a></span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0)</span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7b5628cccd04a47b3f3bc51d01b7fc2d"> 8772</a></span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0)</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;</div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab12df1a4de08fae1e4662a2cb4060b5e"> 8775</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0,index)</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;</div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;</div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;</div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="comment">   -- USBDCD Peripheral Access Layer</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;</div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONTROL;                           </div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLOCK;                             </div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STATUS;                            </div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>;                            </div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>;                            </div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a>;                            </div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;} <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a>, *<a class="code" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga4ec3d0d02ec49ccc9fbceae223bb3567">USBDCD_MemMapPtr</a>;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;</div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;</div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="comment">/* USBDCD - Register accessors */</span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gaf1ee3cf2e633cf144d3031b73dc86777"> 8818</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_REG(base)                 ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga4472319b2e3fbc759dcbbdd1d59eb774"> 8819</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_REG(base)                   ((base)-&gt;CLOCK)</span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gad3a65d4e3ab4e0956460892d8c7b5fe9"> 8820</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_REG(base)                  ((base)-&gt;STATUS)</span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gae3497bee34a13efbb8f41a7ab49af474"> 8821</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_REG(base)                  ((base)-&gt;TIMER0)</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga5bfe8c0ea39fd49431de364a87fb4638"> 8822</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_REG(base)                  ((base)-&gt;TIMER1)</span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga579b6f322693410f324d18c33aa69c53"> 8823</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_REG(base)                  ((base)-&gt;TIMER2)</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;</div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;</div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;</div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga23b5eadab7d4201af1198723a3b93ae5"> 8840</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a96149273b083d48c5917e9b915b92f"> 8841</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gabedad7b2fec7990f45af8add013a19c7"> 8842</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga576f9434f9947991055f40c1ab3a38c1"> 8843</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga44f183d0863aeac1154727de57ee6fb6"> 8844</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga33f53d29349cc16bb002486da4472ece"> 8845</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c"> 8846</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a353cada7464a5898998c45b2caabb5"> 8847</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7455215193ec55d79026af2e09a7523f"> 8848</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga122056290d48016111c0a5e3cb8b63c4"> 8849</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7c8eace6dde39098426fe04c6b32bf92"> 8851</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gae3126a9608c08fe560b91f7b742bb98a"> 8852</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div><div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf53eaecf9a4de0251c8906350ac989ae"> 8853</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1667808247c5b8355c58b93a4e80c8a"> 8854</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gadaafc909e148543c71cfd927b757be98"> 8855</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d"> 8857</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4d1d707ac9f9afb0b114a4032951971d"> 8858</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaeec86c1cd7a042be608295688f38d243"> 8859</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad49d469540afee62a5a62a5419d89cf2"> 8860</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8e3d04ac9b5b6195f765f29f82264376"> 8861</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa4db555b4aa4832902a32703f86116ea"> 8862</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e"> 8863</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac82e47386e1af144b9e4d579bacfca50"> 8864</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga69616f9e6fd32921dee0543a3cfde633"> 8865</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2b59871476643f7c428868c6ebbcef5a"> 8866</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6127ac2a4e36e01dfe2c939203f8a72f"> 8867</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga77f2a6e381b526f9d70e13cdf21332a5"> 8868</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga21cf0206b969eecd876b5b612ca33f9e"> 8870</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a35e4b1c280e2a888b8505ab2009370"> 8871</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad525be70f6473a29d051b39335f48b0c"> 8872</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2310e6984a2a488e960ca824ddce9ffc"> 8873</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa7db9a795f782afd4b38408bc23b4b49"> 8874</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga87e981b43bb55f4fdf60d88f85bc31ad"> 8875</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga92a3ff207a03a829c52722ee439a6e2a"> 8877</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf618094ca6122f71185c4152a74ab1e3"> 8878</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1a9a39c864450fac6194594af36b0aaf"> 8879</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa9effc48a7e8a226b8624dc08d85d704"> 8880</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5c3ffaffcc961857121e8ecf9692c70c"> 8881</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1aa87b0c873931aac928ad346f49729d"> 8882</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="comment">/* TIMER2 Bit Fields */</span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad18eb9508e92e1ff61f1ebdb431665c6"> 8884</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              0xFu</span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gab9400adaabb773fb452040ae6130f0ef"> 8885</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0</span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga931d707d1011dd4d0a0762aa1365d352"> 8886</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK)</span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga605cbc2c9a476de6aa9f303d8ee8e7da"> 8887</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           0x3FF0000u</span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf40b7173544983b30be78a40456e1ff7"> 8888</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16</span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6fbc8a850a6dcbad1a07f39a4de978ae"> 8889</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;</div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;</div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga56567d124166bfc332eefcbeb3c8bfb7"> 8898</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;</div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#gacd05c07582eca3f464f8c7436ed56ec1"> 8900</a></span>&#160;<span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga6289dc687e9b991508629237aeb61755"> 8901</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                          (USBDCD)</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;</div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga025e2ac90159213302b6b5801a3c8d22"> 8903</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_ADDRS                        { USBDCD_BASE }</span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;</div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga343ff2427307e24846cef614df7cea8a"> 8905</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTRS                         { USBDCD }</span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;</div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;</div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">/* USBDCD - Register instance definitions */</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="comment">/* USBDCD */</span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga70240dec5113361c1f15695ed389e323"> 8919</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL                           USBDCD_CONTROL_REG(USBDCD)</span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga543817a50fb8eddab8be17eeac66ed2f"> 8920</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK                             USBDCD_CLOCK_REG(USBDCD)</span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf092152e7551433538eb6aace1bc43a"> 8921</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS                            USBDCD_STATUS_REG(USBDCD)</span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga696142965d4e1a121400c0f9e42e9c30"> 8922</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0                            USBDCD_TIMER0_REG(USBDCD)</span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf474d5bde6a1007416398682f014768"> 8923</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1                            USBDCD_TIMER1_REG(USBDCD)</span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gace4d8422fa65db55d5ebf6e94912d702"> 8924</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2                            USBDCD_TIMER2_REG(USBDCD)</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;</div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;</div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;</div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLH;                           </div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLL;                           </div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALH;                            </div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALL;                            </div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINH;                              </div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINL;                              </div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a>;                           </div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a>;                            </div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTH;                           </div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTL;                           </div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RSTCNT;                            </div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRESC;                             </div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a>;</div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;</div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;</div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="comment">/* WDOG - Register accessors */</span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga1f87578559ffa9508f29e7a8b5f852f0"> 8972</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_REG(base)                   ((base)-&gt;STCTRLH)</span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga9390a99165a8ed47a8d47310dd1b7a44"> 8973</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_REG(base)                   ((base)-&gt;STCTRLL)</span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga3495178bd50541f858403de84b2132df"> 8974</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_REG(base)                    ((base)-&gt;TOVALH)</span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga5867725d00829838e63aa304cd8e571e"> 8975</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_REG(base)                    ((base)-&gt;TOVALL)</span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga044a2078fb0f549de3bd68c329f4defb"> 8976</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_REG(base)                      ((base)-&gt;WINH)</span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga6de8f153524881bc674e0c1bf87529f3"> 8977</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_REG(base)                      ((base)-&gt;WINL)</span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga3ea0555f4cb61c5280404f2a46b2895d"> 8978</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_REG(base)                   ((base)-&gt;REFRESH)</span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga7f3bae362f30d21d2036bc38e216b40a"> 8979</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_REG(base)                    ((base)-&gt;UNLOCK)</span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gad347a017205966537d23260e4ad0a7cc"> 8980</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_REG(base)                   ((base)-&gt;TMROUTH)</span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga290f160f7b9f64e2ecec8e752f7ba6a3"> 8981</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_REG(base)                   ((base)-&gt;TMROUTL)</span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga7c32f9835d954eee361e1477d2d4a07c"> 8982</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_REG(base)                    ((base)-&gt;RSTCNT)</span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga112fe0b00030bebececaf5ee470394cc"> 8983</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_REG(base)                     ((base)-&gt;PRESC)</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;</div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;</div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ca33884d6a6fed2670ba04150fbff3a"> 9000</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be"> 9001</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf3ab71b185905c077887baa062ad6664"> 9002</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div><div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa437494e2c4bb2952986b89d4a52f2bf"> 9003</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div><div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga64ebb40c66318cac7631c3fd467c846a"> 9004</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0b519bf4ae17a11b51878819d4249e00"> 9005</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga74edc83d2a673f012aeff6410a8be861"> 9006</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0770ee0a74441bd3d2e0d3c291ca4b6"> 9007</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf524a1ad1f811741b27f29836d6137ee"> 9008</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div><div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ae60bccb334321f860b2480d916604"> 9009</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga837911a61f223e74ea90cca76f08a787"> 9010</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9fdcaa733bd0393d4bce730c1d2c90c5"> 9011</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab78af949041ea10c257c8276c8e2782a"> 9012</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0"> 9013</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad6e2dd88be51a78f133085bb0df3a5f9"> 9014</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad224b313777fd019f8ec46f1791a52b7"> 9015</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga155c6ba1a6269c937ad8a1e1500686aa"> 9016</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b923179c1bd41abe9fbab0ee57740c0"> 9017</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad8ac03c1a9c77ee59f938c243db30a42"> 9018</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf41cdd95d386a6b663fa3adea03699e1"> 9019</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga20d3012eda5935f73ec4a9e24720fdc2"> 9020</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f73c2f0d56eac9caafc8a0337f95cc8"> 9021</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13958aa7d857b661998e304c5b3b4ea7"> 9022</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc235bcbd7644d445d3ca5cb682cdc57"> 9023</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabc176648bbc119e959823d20c38d3ece"> 9024</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga28985249246b9ad12b7f4e50d5d1ee46"> 9026</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga672e303cca0aaea64e48b5e632a2e666"> 9027</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b934300a204f2b11fefc7961dc25f55"> 9029</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6729532c2b047c0d3327ffcf7357825c"> 9030</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga10c7007564832595b6bd8de07770a9fa"> 9031</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga71c3913b6be99b211a3c3031caf8ac66"> 9033</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga57ba2617b2855cd4b3d1eb0b3c878f52"> 9034</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae42e2ff7aef835ab2b6fa0d6f7a33476"> 9035</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6efef6fddbc8b8600a8dee5a24659068"> 9037</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga362e7a13b632027b940135991c9d169b"> 9038</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf5dc50c489d2700bf95ffdfa849f9e24"> 9039</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a"> 9041</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f2baf848e4bfe9b0143d073467d1c1a"> 9042</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab55f3f4203f758c69ed8ab7e41db69fd"> 9043</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga59e560838a4c519b514c0def0d6034fa"> 9045</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga526acc27150ff67f1f026bdcc1bb364c"> 9046</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga08d4fbad4e65e50bf94e1fbf5f48e065"> 9047</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcf9026f6f2730a765e504ec4c7126a8"> 9049</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga07ed92839744d67e4c393b00bc293246"> 9050</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad96dca67e74ad54ec68edec38214cbc6"> 9051</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4c46affdc0cd5ed2cde734812f783d31"> 9053</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6565e44e33822cee4835856bfb88431e"> 9054</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6d47e0fbb5b3a15c1bec6418031960a0"> 9055</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf33faad844e2af36af7af5c6bf49a361"> 9057</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4a9f52d3b15e28932d287dee4128e8a"> 9058</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3d8acaa47ae35b724e29dcd0ed62ac3"> 9059</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1cb55a509947b315d216ed9d822a4967"> 9061</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6"> 9062</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7ca7ac27fe2491ac993344daf567aadf"> 9063</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeadae4c65653a3302e69526730af1596"> 9065</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa93b6acb20a8e20b687f05b8ced452c1"> 9066</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13265fa90a567f7d142cd9cf3a5c0118"> 9067</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;</div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887"> 9076</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;</div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3"> 9078</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga72fb27c7bc1ae124f180d8f2c7b9fa79"> 9079</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                            (WDOG)</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;</div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da"> 9081</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;</div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8"> 9083</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;</div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;</div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="comment">/* WDOG - Register instance definitions */</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="comment">/* WDOG */</span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620"> 9097</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH                             WDOG_STCTRLH_REG(WDOG)</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gabe98a0873c234c1297e69e1cfb7ebb9e"> 9098</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL                             WDOG_STCTRLL_REG(WDOG)</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga64a1039724acdbacf39352885a760505"> 9099</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH                              WDOG_TOVALH_REG(WDOG)</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga1ed33751ec9e2b0d17178c1acaf264b7"> 9100</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL                              WDOG_TOVALL_REG(WDOG)</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafba071ed7ec77bbc7c4a8523902d73b1"> 9101</a></span>&#160;<span class="preprocessor">#define WDOG_WINH                                WDOG_WINH_REG(WDOG)</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafcfff3b1d3ea71447881afd8b633b29c"> 9102</a></span>&#160;<span class="preprocessor">#define WDOG_WINL                                WDOG_WINL_REG(WDOG)</span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga0b4ee41e96710a1c020f3eb2af43f857"> 9103</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH                             WDOG_REFRESH_REG(WDOG)</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4"> 9104</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK                              WDOG_UNLOCK_REG(WDOG)</span></div><div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gab4868d043e2cfec8f98cfb8782bd60e6"> 9105</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH                             WDOG_TMROUTH_REG(WDOG)</span></div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga37ac1b7e81db9a5b20a502c970d712c2"> 9106</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL                             WDOG_TMROUTL_REG(WDOG)</span></div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gae3600ebbeca42091142fe17f7f2eab6a"> 9107</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT                              WDOG_RSTCNT_REG(WDOG)</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gac927e6dd73774cbbb57d36bbe3351925"> 9108</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC                               WDOG_PRESC_REG(WDOG)</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;</div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;</div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;</div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;</div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;</div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;</div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6e3037b53880ddd4072d88ed493e6581"> 9150</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 GPIOA_BASE</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 9151</a></span>&#160;<span class="preprocessor">#define PTA                                      GPIOA</span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 9152</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 GPIOB_BASE</span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e"> 9153</a></span>&#160;<span class="preprocessor">#define PTB                                      GPIOB</span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafee763d072e472e36b335f8944b5de96"> 9154</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 GPIOC_BASE</span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 9155</a></span>&#160;<span class="preprocessor">#define PTC                                      GPIOC</span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 9156</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 GPIOD_BASE</span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe"> 9157</a></span>&#160;<span class="preprocessor">#define PTD                                      GPIOD</span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaac65442c7407ccb219eea68a45c2bdc6"> 9158</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 GPIOE_BASE</span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7"> 9159</a></span>&#160;<span class="preprocessor">#define PTE                                      GPIOE</span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga52265aeecddf9a1d725645b5e27d7da7"> 9160</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_MASK                   SIM_SCGC5_LPTMR_MASK</span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1ec7e922a8cb572c9725097c52fca617"> 9161</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_SHIFT                  SIM_SCGC5_LPTMR_SHIFT</span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7c1397fdeaecd997dcf7b7a649325dcc"> 9162</a></span>&#160;<span class="preprocessor">#define WP7816_T_TYPE0                           WP7816T0</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafcbc14dfce1d48c444a0d2d878c1ffec"> 9163</a></span>&#160;<span class="preprocessor">#define WP7816_T_TYPE1                           WP7816T1</span></div><div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga286b20da1c2d027adb43e13a29d0148b"> 9164</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK              UART_WP7816T0_WI_MASK</span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2abd3cac45b65c8608d7acb2c985f56e"> 9165</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT             UART_WP7816T0_WI_SHIFT</span></div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga082605d131a00e2be8d8a446739a4632"> 9166</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(X)                UART_WP7816T0_WI(X)</span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadb34493e13585c4acf5c3fba81e0e03f"> 9167</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK             UART_WP7816T1_BWI_MASK</span></div><div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga23a788a5415cebd78a364d0578ee9b7c"> 9168</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT            UART_WP7816T1_BWI_SHIFT</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga49f2da2fdcce99ae312df901a7dc4002"> 9169</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(X)               UART_WP7816T1_BWI(X)</span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac187226c5d0a1c13888f04cb6fd837b1"> 9170</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK             UART_WP7816T1_CWI_MASK</span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad9cb85843e4cabc17e896f27901df941"> 9171</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT            UART_WP7816T1_CWI_SHIFT</span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga10e0498139bf19fddc2afb4a2a6b23e2"> 9172</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(X)               UART_WP7816T1_CWI(X)</span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4d087bd54013cebe84f39e2a7ce805f6"> 9173</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga514800328ca5057bc302a655d4b582ed"> 9174</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840"> 9175</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa8977d2ad62651772db08080130c288a"> 9176</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga373ba49149f837bf7a4e6fc4919edf5c"> 9177</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5c05eee95b3f5fd8cc95ee16d2963a77"> 9178</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6fa61f1f86b84741e5a4e3484a3906d6"> 9179</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga09c44f94729b70aab309dcbbd100071d"> 9180</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga22f665d4b34bc36d18f7840834c2d8ec"> 9181</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacba4e2743a846f34382eb36a1b5b96fb"> 9182</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2f0788074eb8af6b49e1e4731657d51d"> 9183</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3d422270654f5185914f5f7e3956242b"> 9184</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4"> 9185</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae0eb7bf97dc1d63e94c93c7f6f690785"> 9186</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga54a1962c09edd7b129e2dd4b67a7b5ec"> 9187</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8b5e668ac41d155473af3519b08e114c"> 9188</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga89303525553285ea9f444821628d92af"> 9189</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae4382b84815388eda50c7775ab6c5d21"> 9190</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga640ea29414892ddc0f47e1180953d72c"> 9191</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaea845919f2f15a046304226437e9eb60"> 9192</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0919bce3b10414e45d53ac21b329222e"> 9193</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga901e75ccb4b546a07d81aa6cd484dc3e"> 9194</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa68ee45071324871f38ab8d2afcc6bef"> 9195</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga15ba628750b5bb7f2ca634208ee31189"> 9196</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5d0470debfaf46ca7b6a93d1d355f86f"> 9197</a></span>&#160;<span class="preprocessor">#define UART_C6_CP_MASK                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac2e9a024b2394693873266ae4ee160c8"> 9198</a></span>&#160;<span class="preprocessor">#define UART_C6_CP_SHIFT                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae74ad22ea00338ba61743a37108858c6"> 9199</a></span>&#160;<span class="preprocessor">#define UART_C6_CE_MASK                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga18bb5f9963eb65170c2b2bb5d728b4c8"> 9200</a></span>&#160;<span class="preprocessor">#define UART_C6_CE_SHIFT                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga058c75596986d578768b191232e5cc83"> 9201</a></span>&#160;<span class="preprocessor">#define UART_C6_TX709_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf3d83447d28e52db0ca0eaa563b58240"> 9202</a></span>&#160;<span class="preprocessor">#define UART_C6_TX709_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7ac8ff6c10e0ad5c15a98d42ce3c96c6"> 9203</a></span>&#160;<span class="preprocessor">#define UART_C6_EN709_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7df14bf34650e7a00ead0602fcd8971f"> 9204</a></span>&#160;<span class="preprocessor">#define UART_C6_EN709_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2179cb00a2939e5e952d53c1eca54aa8"> 9205</a></span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0b6847a3f9f71a3c958255841d0e16e0"> 9206</a></span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga21f3a4e0194d39b78fbdcfe8c9adb9ac"> 9207</a></span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0839ffdf12c2ca78a1311c2513bb11de"> 9208</a></span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5486eb065bb1da8d17422ed54bfccc20"> 9209</a></span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaca844e1c55b5d3ba76fb6a414db8cc89"> 9210</a></span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae4a52d2d3d1c6c2eb3a70638f5ae3777"> 9211</a></span>&#160;<span class="preprocessor">#define UART_B1T_B1T_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa963f2ddaff44630e92078d1a2e0969c"> 9212</a></span>&#160;<span class="preprocessor">#define UART_B1T_B1T_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa79d70285cc8819a60ee43607ebfe6cf"> 9213</a></span>&#160;<span class="preprocessor">#define UART_B1T_B1T(x)                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad484627a8e70e0f61a641675dc45ced3"> 9214</a></span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga144b76c0d393075368118f122cf81fe1"> 9215</a></span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3fda1f772e87ff0cf7716f053fb08b1b"> 9216</a></span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5a82a3d52dcc80ce72cc969b1f773c1f"> 9217</a></span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaabaa2b60c255d47c4c05d6057d2f7bbb"> 9218</a></span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac246c7fce7876cf0cee2acc906bc2485"> 9219</a></span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaabd1835f55cce1d7be8e7eb71ef12c5f"> 9220</a></span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga538cbfb781ad5176edb1b02b0da06f7c"> 9221</a></span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga30ee339fceb5254213b1862984359528"> 9222</a></span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE(x)                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4c903b1410cbec4bac31cbf4ae1b7ce3"> 9223</a></span>&#160;<span class="preprocessor">#define UART_TPL_TPL_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8dae4b6cb91f237ff687af4be263de54"> 9224</a></span>&#160;<span class="preprocessor">#define UART_TPL_TPL_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa20df830c00660571d39eec70b0673cc"> 9225</a></span>&#160;<span class="preprocessor">#define UART_TPL_TPL(x)                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga76f128155bdcf2a2f7b996a1f347fe29"> 9226</a></span>&#160;<span class="preprocessor">#define UART_IE_TXFIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga74f7c7b11adee51c352caf372a5c058a"> 9227</a></span>&#160;<span class="preprocessor">#define UART_IE_TXFIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga270f627f5aeb5f2fe0e21916595da46d"> 9228</a></span>&#160;<span class="preprocessor">#define UART_IE_PSIE_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga63b1804bca72263afc7932782ac240a4"> 9229</a></span>&#160;<span class="preprocessor">#define UART_IE_PSIE_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6c3a22b464bf654847eeabe424f28bbb"> 9230</a></span>&#160;<span class="preprocessor">#define UART_IE_PCTEIE_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga83fabe768aae98e11315cb945c46f348"> 9231</a></span>&#160;<span class="preprocessor">#define UART_IE_PCTEIE_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga10ed56b32c5e11b8358aa4a6394e26a5"> 9232</a></span>&#160;<span class="preprocessor">#define UART_IE_PTXIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7ea80a89dfb535a337e5fc2a8ee31de8"> 9233</a></span>&#160;<span class="preprocessor">#define UART_IE_PTXIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga35070f6593a7bee97400407a16a016d2"> 9234</a></span>&#160;<span class="preprocessor">#define UART_IE_PRXIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf8857ca38140f63c78c87284e650a193"> 9235</a></span>&#160;<span class="preprocessor">#define UART_IE_PRXIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae4b6a96e0750c81ca590b239d06a610a"> 9236</a></span>&#160;<span class="preprocessor">#define UART_IE_ISDIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga016ed9c75415ddf32a6e6ce7dbb319e3"> 9237</a></span>&#160;<span class="preprocessor">#define UART_IE_ISDIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad9b5eb0a2f80a387037e79f72d7f82bf"> 9238</a></span>&#160;<span class="preprocessor">#define UART_IE_WBEIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1570e2d6225e2cd1aff4d2a8047f3d7b"> 9239</a></span>&#160;<span class="preprocessor">#define UART_IE_WBEIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga779526edba4ccaf115a84288de1126af"> 9240</a></span>&#160;<span class="preprocessor">#define UART_WB_WBASE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa919c6a56d13959df2307ec498de0903"> 9241</a></span>&#160;<span class="preprocessor">#define UART_WB_WBASE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab049684faaf9f38d5a0313e0f8b44460"> 9242</a></span>&#160;<span class="preprocessor">#define UART_WB_WBASE(x)                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1f4d11a488c793f25ef9bbaa942eeef7"> 9243</a></span>&#160;<span class="preprocessor">#define UART_S3_TXFF_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacf1857463af29e0124cea398da83efd7"> 9244</a></span>&#160;<span class="preprocessor">#define UART_S3_TXFF_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf6c6deea0dd3eee6550cc096ec76644a"> 9245</a></span>&#160;<span class="preprocessor">#define UART_S3_PSF_MASK                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf1e8cbe8cb0a5ede235efd8d5c81cd77"> 9246</a></span>&#160;<span class="preprocessor">#define UART_S3_PSF_SHIFT                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf502eb59e148d0170338f9a3b10041e4"> 9247</a></span>&#160;<span class="preprocessor">#define UART_S3_PCTEF_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1a94c16dd09abe609abb09b6cfcb4bc7"> 9248</a></span>&#160;<span class="preprocessor">#define UART_S3_PCTEF_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf069eac526d146193a5d19226c545aaa"> 9249</a></span>&#160;<span class="preprocessor">#define UART_S3_PTXF_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2a554358a515ee39152e9715c3af23e2"> 9250</a></span>&#160;<span class="preprocessor">#define UART_S3_PTXF_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga91a5ad091369ac6827a187c1e3fd0e6b"> 9251</a></span>&#160;<span class="preprocessor">#define UART_S3_PRXF_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga82ebdecaac7eaeccd633c2bac8c5e078"> 9252</a></span>&#160;<span class="preprocessor">#define UART_S3_PRXF_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga59f5ef2f416afa315e60011782c6e12d"> 9253</a></span>&#160;<span class="preprocessor">#define UART_S3_ISD_MASK                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga066f0b4aa784d300fb6b93648fd8e27e"> 9254</a></span>&#160;<span class="preprocessor">#define UART_S3_ISD_SHIFT                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacf240abc7602c0292990cc7d840e992e"> 9255</a></span>&#160;<span class="preprocessor">#define UART_S3_WBEF_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8cc52353f04ee08ba025267708467cf6"> 9256</a></span>&#160;<span class="preprocessor">#define UART_S3_WBEF_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6e4d80d748b34d4955b87a9026252d5f"> 9257</a></span>&#160;<span class="preprocessor">#define UART_S3_PEF_MASK                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab35a3b4ae4263df4440357f122a41864"> 9258</a></span>&#160;<span class="preprocessor">#define UART_S3_PEF_SHIFT                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadc0a015dad929083181dc1099911f587"> 9259</a></span>&#160;<span class="preprocessor">#define UART_S4_FE_MASK                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad6dad4ffec2394988865a8ffb374da86"> 9260</a></span>&#160;<span class="preprocessor">#define UART_S4_FE_SHIFT                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2d321ac0585ef7905e0919ae618adb79"> 9261</a></span>&#160;<span class="preprocessor">#define UART_S4_ILCV_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga35ef480193fd11a985bcb22d8358d1d6"> 9262</a></span>&#160;<span class="preprocessor">#define UART_S4_ILCV_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7ed8d5735c9cb49e5b128849e09327f3"> 9263</a></span>&#160;<span class="preprocessor">#define UART_S4_CDET_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga534d1796effd233c19a3888af6e5b5f2"> 9264</a></span>&#160;<span class="preprocessor">#define UART_S4_CDET_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga365889f24ee2b7fe6f2d19ca07f0afc6"> 9265</a></span>&#160;<span class="preprocessor">#define UART_S4_CDET(x)                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafe4814352b63add10452a9a3afb6f648"> 9266</a></span>&#160;<span class="preprocessor">#define UART_S4_INITF_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8cac54b72ce759559a21c4a65a72404f"> 9267</a></span>&#160;<span class="preprocessor">#define UART_S4_INITF_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga887fd3a283526907eb1aa53e38788541"> 9268</a></span>&#160;<span class="preprocessor">#define UART_RPL_RPL_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab08704b09eed1d6fba84472a014b3527"> 9269</a></span>&#160;<span class="preprocessor">#define UART_RPL_RPL_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8400e3b776d506251fbb45f074fabf0d"> 9270</a></span>&#160;<span class="preprocessor">#define UART_RPL_RPL(x)                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaaa20f89911591351de9a68b24682c401"> 9271</a></span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga01024b3c3da329994c1c56242d86234a"> 9272</a></span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2472edee0e2b99d1e7067d20c7422f31"> 9273</a></span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL(x)                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8578e9c009c333cd34328a2954bc28c0"> 9274</a></span>&#160;<span class="preprocessor">#define UART_CPW_CPW_MASK                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf009ff58ad6f033852ad752a81dfe7f4"> 9275</a></span>&#160;<span class="preprocessor">#define UART_CPW_CPW_SHIFT                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga68dbe17813fc71b12cb6209d71d98e45"> 9276</a></span>&#160;<span class="preprocessor">#define UART_CPW_CPW(x)                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0fa99a128dbc76aa3d79d334b6da458f"> 9277</a></span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga770411911fd2818d57d7625fef76428c"> 9278</a></span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga010fe122ecd388ac630bb0cc0c8a7bf7"> 9279</a></span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga816108ebaca4dbdb4ff8e4faa505b3ce"> 9280</a></span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3bfaf465a14ccac97e5e037b1d2cc476"> 9281</a></span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa9566ec35f5227d273a31e651b2b7ab1"> 9282</a></span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafcf06a8b76107b94e802b4db254e8bbc"> 9283</a></span>&#160;<span class="preprocessor">#define OSC0                                     ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;</div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;}</div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;</div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;</div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MK22D5_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0100u)</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0100u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MK22D5_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;</div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="comment">/* MK22D5.h, eof. */</span></div><div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga63bf4f24c85f26e838f55701a5e69831"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a></div><div class="ttdeci">#define TIMER1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00408">ezr32wg330f256r60.h:408</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08627">MK60D10.h:8627</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00199">MKW22D5.h:199</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00350">MK60D10.h:350</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00187">MKW22D5.h:187</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a02818e70946d995e077393090ae67b8a"><div class="ttname"><a href="struct_r_t_c___type.html#a02818e70946d995e077393090ae67b8a">RTC_Type::TTSR</a></div><div class="ttdeci">__I uint32_t TTSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l06742">MKW22D5.h:6742</a></div></div>
<div class="ttc" id="download_8c_html_ac82effb31e82e32254efc8b57251d59e"><div class="ttname"><a href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a></div><div class="ttdeci">#define UNLOCK</div><div class="ttdef"><b>Definition:</b> <a href="download_8c_source.html#l00088">download.c:88</a></div></div>
<div class="ttc" id="group___r_t_c___peripheral___access___layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral___access___layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral___access___layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="group__cpu__cc2538__rfcore_html_ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a"><div class="ttname"><a href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538__rfcore_8h_source.html#l00234">cc2538_rfcore.h:234</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a1fd406685cbdee605d0a7bebed56fdb0"><div class="ttname"><a href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a></div><div class="ttdeci">F</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00004">pll_freq.m:4</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00229">MKW22D5.h:229</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaca904d0e4ebb6d643c349f7f05613995"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a></div><div class="ttdeci">#define TIMER2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00409">ezr32wg330f256r60.h:409</a></div></div>
<div class="ttc" id="struct_f_t_f_l___type_html"><div class="ttname"><a href="struct_f_t_f_l___type.html">FTFL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06538">MK60D10.h:6538</a></div></div>
<div class="ttc" id="group___u_a_r_t___peripheral___access___layer_html_ga24cbd8104c4451499cb16563e8b12b87"><div class="ttname"><a href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_Type * UART_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_u___type_html"><div class="ttname"><a href="struct_c_a_u___type.html">CAU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l02452">MK60D10.h:2452</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00165">MKW22D5.h:165</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03898">MK60D10.h:3898</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00222">MKW22D5.h:222</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00185">MKW22D5.h:185</a></div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03252">MK60D10.h:3252</a></div></div>
<div class="ttc" id="group___c_m_t___peripheral___access___layer_html_ga661d300631186b3038ab08bea7292934"><div class="ttname"><a href="group___c_m_t___peripheral___access___layer.html#ga661d300631186b3038ab08bea7292934">CMT_MemMapPtr</a></div><div class="ttdeci">struct CMT_Type * CMT_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00235">MKW22D5.h:235</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00178">MKW22D5.h:178</a></div></div>
<div class="ttc" id="group___i2_s___peripheral___access___layer_html_gad33bb471ea84d7b817c0f390b890984a"><div class="ttname"><a href="group___i2_s___peripheral___access___layer.html#gad33bb471ea84d7b817c0f390b890984a">I2S_MemMapPtr</a></div><div class="ttdeci">struct I2S_Type * I2S_MemMapPtr</div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="lpc2387-mci_8c_html_a130f4c4e31a70d8f61750a581687e39a"><div class="ttname"><a href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a></div><div class="ttdeci">#define CMD3</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00045">lpc2387-mci.c:45</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03431">MK60D10.h:3431</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00232">MKW22D5.h:232</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abcbbd912ed1b2f67d49b3106cd0648b1"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcbbd912ed1b2f67d49b3106cd0648b1">Reserved53_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00211">MKW22D5.h:211</a></div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral___access___layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00228">MKW22D5.h:228</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00236">MKW22D5.h:236</a></div></div>
<div class="ttc" id="group___d_a_c___peripheral___access___layer_html_ga152d467d7102d2350a94cd165abdcbcf"><div class="ttname"><a href="group___d_a_c___peripheral___access___layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_Type * DAC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00179">MKW22D5.h:179</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_ga16aff9c08c6a317497cacd203b654db5"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_Type * FTM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00215">MKW22D5.h:215</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00205">MKW22D5.h:205</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral___access___layer_html_ga100ce9a2b42972ea38f07d8d158361d6"><div class="ttname"><a href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_Type * SPI_MemMapPtr</div></div>
<div class="ttc" id="group___o_s_c___peripheral___access___layer_html_ga7c20b064e45e380ca2a66cb8322f4e94"><div class="ttname"><a href="group___o_s_c___peripheral___access___layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_Type * OSC_MemMapPtr</div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga543ff1594e55db162ab50232e7db483e"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a></div><div class="ttdeci">#define MSC</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00396">ezr32wg330f256r60.h:396</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00220">MKW22D5.h:220</a></div></div>
<div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00207">MKW22D5.h:207</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00194">MKW22D5.h:194</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00231">MKW22D5.h:231</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00174">MKW22D5.h:174</a></div></div>
<div class="ttc" id="group___p_m_c___peripheral___access___layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00217">MKW22D5.h:217</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00214">MKW22D5.h:214</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa68b1728815984a554112d7911312b17">FTFL_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00192">MKW22D5.h:192</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00190">MKW22D5.h:190</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00227">MKW22D5.h:227</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00213">MKW22D5.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00169">MKW22D5.h:169</a></div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07622">MK60D10.h:7622</a></div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07857">MK60D10.h:7857</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00164">MKW22D5.h:164</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_aa2865829be7cee5cc89df8a2beea4ae6"><div class="ttname"><a href="struct_r_t_c___type.html#aa2865829be7cee5cc89df8a2beea4ae6">RTC_Type::MCLR</a></div><div class="ttdeci">__IO uint32_t MCLR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l06744">MKW22D5.h:6744</a></div></div>
<div class="ttc" id="group___w_d_o_g___peripheral___access___layer_html_ga2ede0926c93f1cde46423a386bfdcaa2"><div class="ttname"><a href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_Type * WDOG_MemMapPtr</div></div>
<div class="ttc" id="group___m_c_g___peripheral___access___layer_html_ga986eade1fbde340a81eb11bda1a7bba4"><div class="ttname"><a href="group___m_c_g___peripheral___access___layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_Type * MCG_MemMapPtr</div></div>
<div class="ttc" id="group___l_l_w_u___peripheral___access___layer_html_gaf93c3f7cb6f9aab387dbeafff610076d"><div class="ttname"><a href="group___l_l_w_u___peripheral___access___layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_Type * LLWU_MemMapPtr</div></div>
<div class="ttc" id="sha256_8c_html_a59c41bcd16cbf3247d426429c3bf8e08"><div class="ttname"><a href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a></div><div class="ttdeci">#define S1(x)</div><div class="ttdef"><b>Definition:</b> <a href="sha256_8c_source.html#l00100">sha256.c:100</a></div></div>
<div class="ttc" id="group___n_v___peripheral___access___layer_html_gab450680c088433556921ae8fe3c35d3d"><div class="ttname"><a href="group___n_v___peripheral___access___layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_Type * NV_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a124be581ff4f20329e26d669c33fc6ff"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a124be581ff4f20329e26d669c33fc6ff">Reserved46_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00204">MKW22D5.h:204</a></div></div>
<div class="ttc" id="struct_r_n_g___type_html"><div class="ttname"><a href="struct_r_n_g___type.html">RNG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10803">MK60D10.h:10803</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00197">MKW22D5.h:197</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00167">MKW22D5.h:167</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_aca9979f299fa78c1128d778084478673"><div class="ttname"><a href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a></div><div class="ttdeci">#define CMD1</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00043">lpc2387-mci.c:43</a></div></div>
<div class="ttc" id="mma8x5x_8c_html_ac9f31f726d2933782e2efda7136a25fd"><div class="ttname"><a href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a></div><div class="ttdeci">#define ADDR</div><div class="ttdef"><b>Definition:</b> <a href="mma8x5x_8c_source.html#l00040">mma8x5x.c:40</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12221">MK60D10.h:12221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00168">MKW22D5.h:168</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00166">MKW22D5.h:166</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00170">MKW22D5.h:170</a></div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga307cfc08b382a95ae86e5422472caeeb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_Type * PDB_MemMapPtr</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10086">MK60D10.h:10086</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00176">MKW22D5.h:176</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00216">MKW22D5.h:216</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00182">MKW22D5.h:182</a></div></div>
<div class="ttc" id="group___f_t_f_l___peripheral___access___layer_html_ga34366cc773535304a542f290f4c49fa8"><div class="ttname"><a href="group___f_t_f_l___peripheral___access___layer.html#ga34366cc773535304a542f290f4c49fa8">FTFL_MemMapPtr</a></div><div class="ttdeci">struct FTFL_Type * FTFL_MemMapPtr</div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09605">MK60D10.h:9605</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_afc5c4b6ab1c918966cbd02b1a7d9d68c"><div class="ttname"><a href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a></div><div class="ttdeci">#define CMD2</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00044">lpc2387-mci.c:44</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00225">MKW22D5.h:225</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00233">MKW22D5.h:233</a></div></div>
<div class="ttc" id="group___c_r_c___peripheral___access___layer_html_ga4c3ab595a4fab17012b960ac751032e0"><div class="ttname"><a href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_Type * CRC_MemMapPtr</div></div>
<div class="ttc" id="group___u_s_b___peripheral___access___layer_html_ga4ab4b0ab333d718cb18197e03772f425"><div class="ttname"><a href="group___u_s_b___peripheral___access___layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_Type * USB_MemMapPtr</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08244">MK60D10.h:8244</a></div></div>
<div class="ttc" id="qdivrem_8c_html_a152dd91c3a7a672cde53646a9cb62594"><div class="ttname"><a href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a></div><div class="ttdeci">#define COMBINE(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="qdivrem_8c_source.html#l00045">qdivrem.c:45</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00238">MKW22D5.h:238</a></div></div>
<div class="ttc" id="group___g_p_i_o___peripheral___access___layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="group___u_s_b_d_c_d___peripheral___access___layer_html_ga4ec3d0d02ec49ccc9fbceae223bb3567"><div class="ttname"><a href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga4ec3d0d02ec49ccc9fbceae223bb3567">USBDCD_MemMapPtr</a></div><div class="ttdeci">struct USBDCD_Type * USBDCD_MemMapPtr</div></div>
<div class="ttc" id="group___f_m_c___peripheral___access___layer_html_ga741a598985d162c64122976fd37df2a8"><div class="ttname"><a href="group___f_m_c___peripheral___access___layer.html#ga741a598985d162c64122976fd37df2a8">FMC_MemMapPtr</a></div><div class="ttdeci">struct FMC_Type * FMC_MemMapPtr</div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00191">MKW22D5.h:191</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00189">MKW22D5.h:189</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00180">MKW22D5.h:180</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12889">MK60D10.h:12889</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10932">MK60D10.h:10932</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga137c9e7c0bc9e12f455df0a6e41c0287"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a></div><div class="ttdeci">#define DMA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00393">ezr32wg330f256r60.h:393</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09965">MK60D10.h:9965</a></div></div>
<div class="ttc" id="group___m_c_m___peripheral___access___layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00201">MKW22D5.h:201</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00196">MKW22D5.h:196</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00208">MKW22D5.h:208</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00219">MKW22D5.h:219</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l05942">MK60D10.h:5942</a></div></div>
<div class="ttc" id="struct_f_m_c___type_html"><div class="ttname"><a href="struct_f_m_c___type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06239">MK60D10.h:6239</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03669">MK60D10.h:3669</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a97c8ce3368f693141d0eeac32fad5f35"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a97c8ce3368f693141d0eeac32fad5f35">Reserved54_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00212">MKW22D5.h:212</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5abf8c5a7b2c819a55d140b26256e1a0"><div class="ttname"><a href="struct_r_t_c___type.html#a5abf8c5a7b2c819a55d140b26256e1a0">RTC_Type::MER</a></div><div class="ttdeci">__IO uint32_t MER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l06743">MKW22D5.h:6743</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03073">MK60D10.h:3073</a></div></div>
<div class="ttc" id="group___e_w_m___peripheral___access___layer_html_ga8c6d5c20c0d2bce4882678dc99f5f89a"><div class="ttname"><a href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_Type * EWM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00195">MKW22D5.h:195</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00218">MKW22D5.h:218</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08860">MK60D10.h:8860</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00177">MKW22D5.h:177</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00230">MKW22D5.h:230</a></div></div>
<div class="ttc" id="group___s_m_c___peripheral___access___layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00221">MKW22D5.h:221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00237">MKW22D5.h:237</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaf1b746ba5ab7d0ab657156ebda0f290c"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a></div><div class="ttdeci">#define TIMER0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00407">ezr32wg330f256r60.h:407</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14329">MK60D10.h:14329</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00223">MKW22D5.h:223</a></div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09510">MK60D10.h:9510</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00175">MKW22D5.h:175</a></div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09307">MK60D10.h:9307</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00234">MKW22D5.h:234</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00206">MKW22D5.h:206</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00200">MKW22D5.h:200</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l13628">MK60D10.h:13628</a></div></div>
<div class="ttc" id="group___r_c_m___peripheral___access___layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09825">MK60D10.h:9825</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l04888">MK60D10.h:4888</a></div></div>
<div class="ttc" id="lm4f120_2periph_2gpio_8c_html_a7bd2dbb6d9348368f3d96aa86dbad7a5"><div class="ttname"><a href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a></div><div class="ttdeci">#define MODE(mode)</div><div class="ttdoc">Mask out the pin mode from the gpio_mode_t value. </div><div class="ttdef"><b>Definition:</b> <a href="lm4f120_2periph_2gpio_8c_source.html#l00040">gpio.c:40</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html_a87e830d815438ae14f33da5b7c9c1bf0"><div class="ttname"><a href="struct_r_t_c___type.html#a87e830d815438ae14f33da5b7c9c1bf0">RTC_Type::MCHR</a></div><div class="ttdeci">__IO uint32_t MCHR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l06745">MKW22D5.h:6745</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06804">MK60D10.h:6804</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00188">MKW22D5.h:188</a></div></div>
<div class="ttc" id="group___i2_c___peripheral___access___layer_html_gad005bce09c857e19746cbfd20824de62"><div class="ttname"><a href="group___i2_c___peripheral___access___layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_Type * I2C_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00183">MKW22D5.h:183</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08501">MK60D10.h:8501</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00181">MKW22D5.h:181</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00198">MKW22D5.h:198</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00224">MKW22D5.h:224</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12102">MK60D10.h:12102</a></div></div>
<div class="ttc" id="tests_2driver__servo_2main_8c_html_ace6a11e892466500d47d1f45f042bc53"><div class="ttname"><a href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a></div><div class="ttdeci">#define CHANNEL</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__servo_2main_8c_source.html#l00034">main.c:34</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00226">MKW22D5.h:226</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a></div><div class="ttdeci">#define DAC</div><div class="ttdoc">(DAC) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00413">samd21e15a.h:413</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00202">MKW22D5.h:202</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a16512ce9ebeba1cd4b36259b4872b679"><div class="ttname"><a href="struct_m_c_m___type.html#a16512ce9ebeba1cd4b36259b4872b679">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l05281">MKW22D5.h:5281</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00210">MKW22D5.h:210</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00203">MKW22D5.h:203</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00184">MKW22D5.h:184</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00186">MKW22D5.h:186</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14075">MK60D10.h:14075</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00163">MKW22D5.h:163</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07453">MK60D10.h:7453</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10456">MK60D10.h:10456</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11679">MK60D10.h:11679</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00209">MKW22D5.h:209</a></div></div>
<div class="ttc" id="mini_8c_html_a339276349015c1cbcd181eb5ec1c07c6"><div class="ttname"><a href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a></div><div class="ttdeci">#define REFRESH</div><div class="ttdoc">The refresh rate used for drawing the contents. </div><div class="ttdef"><b>Definition:</b> <a href="mini_8c_source.html#l00050">mini.c:50</a></div></div>
<div class="ttc" id="group___p_i_t___peripheral___access___layer_html_ga943956eb132093c3796f47dd95bebd1d"><div class="ttname"><a href="group___p_i_t___peripheral___access___layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_Type * PIT_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4cf2ed03eaa1e5b5159cb8e0654a9a02"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4cf2ed03eaa1e5b5159cb8e0654a9a02">FTFL_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00193">MKW22D5.h:193</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k_w22_d5_8h_source.html#l00171">MKW22D5.h:171</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
