@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN225 |Writing default property annotation file H:\Desktop\GitHub\VHDL\rev_2\rcb_post.sap.
