INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.sim/sim_1/synth/timing/xsim/Calculator_total_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__1
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__10
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__11
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__12
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__13
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__14
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__15
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__16
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__17
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__18
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__19
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__2
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__3
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__4
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__5
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__6
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__7
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__8
INFO: [VRFC 10-311] analyzing module Adder_1__xdcDup__9
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_0__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_2__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor2_0_3__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_nor3_0_0__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__24
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__29
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__34
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_0__38
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__20
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__21
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__22
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__23
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__24
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__25
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__26
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__27
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__28
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__29
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__30
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__31
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__32
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__33
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__34
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__35
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__36
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__37
INFO: [VRFC 10-311] analyzing module Adder_1_xup_xor2_0_1__38
INFO: [VRFC 10-311] analyzing module Adder_5
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_1
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_2
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_3
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_4
INFO: [VRFC 10-311] analyzing module Adder_5_Adder_1_0_5
INFO: [VRFC 10-311] analyzing module Calculator_total
INFO: [VRFC 10-311] analyzing module Calculator_total_Signed_calculator_0_0
INFO: [VRFC 10-311] analyzing module Calculator_total_binary_2_segment_0_0
INFO: [VRFC 10-311] analyzing module Calculator_total_clock_divider_0_0
INFO: [VRFC 10-311] analyzing module Calculator_total_ring_counter_0_0
INFO: [VRFC 10-311] analyzing module Calculator_total_wrapper
INFO: [VRFC 10-311] analyzing module Calculator_total_xlslice_0_0
INFO: [VRFC 10-311] analyzing module Calculator_total_xlslice_0_1
INFO: [VRFC 10-311] analyzing module Calculator_total_xlslice_2_0
INFO: [VRFC 10-311] analyzing module Calculator_total_xlslice_3_0
INFO: [VRFC 10-311] analyzing module Calculator_total_xup_inv_7_0
INFO: [VRFC 10-311] analyzing module Calculator_total_xup_inv_7_1
INFO: [VRFC 10-311] analyzing module Calculator_total_xup_inv_8_0
INFO: [VRFC 10-311] analyzing module Calculator_total_xup_inv_9_0
INFO: [VRFC 10-311] analyzing module Decoder7448
INFO: [VRFC 10-311] analyzing module Decoder7448_7
INFO: [VRFC 10-311] analyzing module Decoder7448_8
INFO: [VRFC 10-311] analyzing module Signed_calculator
INFO: [VRFC 10-311] analyzing module Signed_calculator_Adder_5_0_0
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_0
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_1
INFO: [VRFC 10-311] analyzing module Signed_calculator_input_5_complementor_0_2
INFO: [VRFC 10-311] analyzing module binary_2_segment
INFO: [VRFC 10-311] analyzing module binary_2_segment_Decoder7448_0_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_Decoder7448_1_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_Decoder7448_2_1
INFO: [VRFC 10-311] analyzing module binary_2_segment_Decoder7448_3_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_0_6
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_1_2
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_2_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_3_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_4_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_5_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_display_select_6_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and2_0_2
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and2_1_2
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and2_2_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and2_3_1
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and2_4_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and3_0_2
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_and3_1_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_inv_0_3
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_inv_1_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_inv_2_0
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_or2_0_2
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_or2_1_1
INFO: [VRFC 10-311] analyzing module binary_2_segment_xup_or2_2_0
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module display_select
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__1
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__2
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__3
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__4
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__5
INFO: [VRFC 10-311] analyzing module display_select__xdcDup__6
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__10
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__11
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__12
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__7
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__8
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_0__9
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_1__10
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_1__11
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_1__12
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_1__7
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_1__9
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__10
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__11
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__12
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__7
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__8
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_2__9
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__10
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__11
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__12
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__7
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__8
INFO: [VRFC 10-311] analyzing module display_select_xup_and2_0_3__9
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__10
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__11
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__12
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__7
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__8
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_0__9
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_1__10
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_1__11
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_1__12
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_1__7
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_1__9
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__10
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__11
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__12
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__7
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__8
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_2__9
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__10
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__11
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__12
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__7
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__8
INFO: [VRFC 10-311] analyzing module display_select_xup_inv_0_3__9
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__10
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__11
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__12
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__7
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__8
INFO: [VRFC 10-311] analyzing module display_select_xup_or4_0_0__9
INFO: [VRFC 10-311] analyzing module input_5_complementor
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_0
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_0__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_0__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_1__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_0_1__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_0
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_0__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_0__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_1__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_1_1__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_3_0__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor_Adder_1_3_0__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor__xdcDup__1
INFO: [VRFC 10-311] analyzing module input_5_complementor__xdcDup__2
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_0__3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_0__4
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_1
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_1__3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_1__4
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_2
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_2__3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_2__4
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_3__3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_3__4
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_4__3
INFO: [VRFC 10-311] analyzing module input_5_complementor_xup_xor2_0_4__4
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-311] analyzing module xup_and3_0
INFO: [VRFC 10-311] analyzing module xup_nor3
INFO: [VRFC 10-311] analyzing module xup_nor3_10
INFO: [VRFC 10-311] analyzing module xup_nor3_11
INFO: [VRFC 10-311] analyzing module xup_nor3_12
INFO: [VRFC 10-311] analyzing module xup_nor3_13
INFO: [VRFC 10-311] analyzing module xup_nor3_14
INFO: [VRFC 10-311] analyzing module xup_nor3_15
INFO: [VRFC 10-311] analyzing module xup_nor3_16
INFO: [VRFC 10-311] analyzing module xup_nor3_17
INFO: [VRFC 10-311] analyzing module xup_nor3_18
INFO: [VRFC 10-311] analyzing module xup_nor3_19
INFO: [VRFC 10-311] analyzing module xup_nor3_20
INFO: [VRFC 10-311] analyzing module xup_nor3_21
INFO: [VRFC 10-311] analyzing module xup_nor3_22
INFO: [VRFC 10-311] analyzing module xup_nor3_9
INFO: [VRFC 10-311] analyzing module xup_or4
INFO: [VRFC 10-311] analyzing module xup_or4_1
INFO: [VRFC 10-311] analyzing module xup_or4_2
INFO: [VRFC 10-311] analyzing module xup_or4_3
INFO: [VRFC 10-311] analyzing module xup_or4_4
INFO: [VRFC 10-311] analyzing module xup_or4_5
INFO: [VRFC 10-311] analyzing module xup_or4_6
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Calculator_total_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_total_wrapper_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Calculator_total_wrapper_tb.v:77]
