// Seed: 3086540979
program module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output wire id_2
    , id_25,
    input wor id_3,
    input tri id_4,
    output wand id_5,
    input wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    input tri id_12,
    input tri id_13,
    input tri0 void id_14,
    output tri id_15,
    output supply1 id_16,
    output tri id_17,
    output wand id_18,
    input tri id_19,
    output logic id_20,
    output wor id_21,
    input supply0 id_22,
    input wand id_23
);
  always_comb id_20 <= 1;
  logic id_26;
endprogram
module module_1 #(
    parameter id_7 = 32'd96
) (
    output supply0 id_0[id_7 : -1],
    input supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output logic id_5,
    output wor id_6,
    input tri0 _id_7,
    input supply0 id_8
);
  initial
    case (id_1)
      id_1: return -1'd0;
      1: id_5 <= id_7;
      1: id_5 = 1;
    endcase
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_1,
      id_3,
      id_6,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_8,
      id_3,
      id_3,
      id_2,
      id_6,
      id_0,
      id_0,
      id_6,
      id_8,
      id_5,
      id_6,
      id_1,
      id_4
  );
  assign id_5 = id_4;
endmodule
