// Seed: 2639173620
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  logic id_3;
  ;
  wire id_4;
  wire id_5;
  assign id_3 = id_0;
endmodule
module module_1 (
    input  wand  id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  `define pp_6 0
  assign `pp_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd39
) (
    output wire  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  wire  _id_6,
    output uwire id_7,
    output wor   id_8
);
  tri0  [  {  -1  {  1  }  }  :  id_6  ]  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  assign id_19 = 1'd0;
  assign id_24 = id_29;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
