Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 28 23:26:11 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex1_wrapper_control_sets_placed.rpt
| Design       : ex1_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           27 |
| Yes          | No                    | No                     |              64 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|                                                           Clock Signal                                                           |                Enable Signal               |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  ex1_i/Mux2_1_0/dataout[0]                                                                                                       |                                            |                                                              |                1 |              1 |
|  ex1_i/counter_generic_2/U0/clk_dvr1/clk                                                                                         |                                            |                                                              |                3 |              7 |
|  ex1_i/counter_generic_0/U0/clk_dvr1/clk                                                                                         |                                            |                                                              |                3 |              7 |
|  ex1_i/counter_generic_1/U0/clk_dvr1/clk                                                                                         |                                            |                                                              |                3 |              7 |
|  clk_IBUF_BUFG                                                                                                                   | ex1_i/BinToBCD16_1/U0/get_outputs          |                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                                                                                                   | ex1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                                                                                   | ex1_i/BinToBCD16_1/U0/int_rg_c[15]_i_1_n_0 |                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                                                                                   | ex1_i/BinToBCD16_0/U0/get_outputs          |                                                              |                6 |             20 |
|  ex1_i/Mux2_1_0/dataout[0]                                                                                                       |                                            | ex1_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0 |                9 |             31 |
|  ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0] |                                            | ex1_i/counter_generic_1/U0/clk_dvr1/s_divCounter[30]_i_1_n_0 |                9 |             31 |
| ~ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0] |                                            | ex1_i/counter_generic_2/U0/clk_dvr1/s_divCounter[30]_i_1_n_0 |                9 |             31 |
|  ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0] |                                            |                                                              |                9 |             33 |
| ~ex1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0] |                                            |                                                              |                9 |             33 |
|  clk_IBUF_BUFG                                                                                                                   |                                            |                                                              |               17 |             63 |
+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 7      |                     3 |
| 12     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


