# This content is about the allocation and control of peripheral and CPU clock gating in the microcontroller.

**Source**: Page 8, Chunk 85  
**Category**: This content is about the allocation and control of peripheral and CPU clock gating in the microcontroller.  
**Chunk Index**: 85

---

8.5.10 Peripheral allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
8.5.11 Peripheral clock gating control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373
8.5.12 CPU and bus matrix clock gating control . . . . . . . . . . . . . . . . . . . . . . . 378

---

**AI Reasoning**: The content focuses on clock gating control, which is a feature of the microcontroller. Grouping it under 'features' makes it easily discoverable for users looking for specific functionalities or capabilities of the device. The filename 'clock_gating_control.md' succinctly captures the essence of the content, making it clear and accessible.
