{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697882958093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697882958096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 15:39:18 2023 " "Processing started: Sat Oct 21 15:39:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697882958096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697882958096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_decrementer -c four_bit_decrementer " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_decrementer -c four_bit_decrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697882958096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697882958542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697882958542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_decrementer.v 6 6 " "Found 6 design units, including 6 entities, in source file four_bit_decrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""} { "Info" "ISGN_ENTITY_NAME" "2 orgate " "Found entity 2: orgate" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""} { "Info" "ISGN_ENTITY_NAME" "3 xorgate " "Found entity 3: xorgate" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""} { "Info" "ISGN_ENTITY_NAME" "4 half_add " "Found entity 4: half_add" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_add " "Found entity 5: full_add" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""} { "Info" "ISGN_ENTITY_NAME" "6 four_bit_decrementer " "Found entity 6: four_bit_decrementer" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697882966134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_decrementer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_decrementer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_decrementer_test " "Found entity 1: four_bit_decrementer_test" {  } { { "four_bit_decrementer_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697882966138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697882966138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_decrementer " "Elaborating entity \"four_bit_decrementer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697882966161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add full_add:fa1 " "Elaborating entity \"full_add\" for hierarchy \"full_add:fa1\"" {  } { { "four_bit_decrementer.v" "fa1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882966162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add full_add:fa1\|half_add:ha1 " "Elaborating entity \"half_add\" for hierarchy \"full_add:fa1\|half_add:ha1\"" {  } { { "four_bit_decrementer.v" "ha1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882966163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate full_add:fa1\|half_add:ha1\|xorgate:g1 " "Elaborating entity \"xorgate\" for hierarchy \"full_add:fa1\|half_add:ha1\|xorgate:g1\"" {  } { { "four_bit_decrementer.v" "g1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882966164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate full_add:fa1\|half_add:ha1\|xorgate:g1\|andgate:a1 " "Elaborating entity \"andgate\" for hierarchy \"full_add:fa1\|half_add:ha1\|xorgate:g1\|andgate:a1\"" {  } { { "four_bit_decrementer.v" "a1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882966165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate full_add:fa1\|half_add:ha1\|xorgate:g1\|orgate:o1 " "Elaborating entity \"orgate\" for hierarchy \"full_add:fa1\|half_add:ha1\|xorgate:g1\|orgate:o1\"" {  } { { "four_bit_decrementer.v" "o1" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882966167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697882966536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697882967323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697882967323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "four_bit_decrementer.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/four_bit_decrementer/four_bit_decrementer.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697882968158 "|four_bit_decrementer|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697882968158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697882968158 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697882968158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697882968158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697882968158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697882968165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 15:39:28 2023 " "Processing ended: Sat Oct 21 15:39:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697882968165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697882968165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697882968165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697882968165 ""}
