{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15705, "design__instance__area": 149199, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 201, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 7, "power__internal__total": 0.015178930945694447, "power__switching__total": 0.006287858821451664, "power__leakage__total": 1.5806861597411626e-07, "power__total": 0.021466948091983795, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2900178790320942, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3134103898448341, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31484837850257336, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.3211753176542453, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.314848, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.400234, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 238, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 201, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3097157895589961, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.34812884116360704, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.01297895161414775, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.1762343654225913, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.04706324352331951, "timing__setup__tns__corner:nom_ss_100C_1v60": -56.110346401805934, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.01297895161414775, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.1762343654225913, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 6, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.862413, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.068239, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 201, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27912103973721464, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29451600325472993, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10707690592824695, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.15370505303591, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.107077, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.739912, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 279, "design__max_fanout_violation__count": 201, "design__max_cap_violation__count": 11, "clock__skew__worst_hold": -0.27621092306276346, "clock__skew__worst_setup": 0.2896996335930848, "timing__hold__ws": -0.07601897104749213, "timing__setup__ws": -2.6068969942820184, "timing__hold__tns": -0.42094240395932186, "timing__setup__tns": -68.69925978098186, "timing__hold__wns": -0.07601897104749213, "timing__setup__wns": -2.6068969942820184, "timing__hold_vio__count": 13, "timing__hold_r2r__ws": 0.103799, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 2.929389, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.0 478.72", "design__core__bbox": "5.52 10.88 462.3 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224041, "design__core__area": 207488, "design__instance__count__stdcell": 15705, "design__instance__area__stdcell": 149199, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.719075, "design__instance__utilization__stdcell": 0.719075, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10916474, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 338342, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2247, "antenna__violating__nets": 20, "antenna__violating__pins": 26, "route__antenna_violation__count": 20, "antenna_diodes_count": 92, "route__net": 12615, "route__net__special": 2, "route__drc_errors__iter:1": 6597, "route__wirelength__iter:1": 413505, "route__drc_errors__iter:2": 3114, "route__wirelength__iter:2": 409551, "route__drc_errors__iter:3": 2824, "route__wirelength__iter:3": 408887, "route__drc_errors__iter:4": 340, "route__wirelength__iter:4": 407957, "route__drc_errors__iter:5": 44, "route__wirelength__iter:5": 407916, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 407927, "route__drc_errors": 0, "route__wirelength": 407927, "route__vias": 87200, "route__vias__singlecut": 87200, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1135.53, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 185, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 185, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 185, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 201, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28611877565933647, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.30652078964836904, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3101112787671284, "timing__setup__ws__corner:min_tt_025C_1v80": 2.5755114325774304, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310111, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.486476, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 185, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 213, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 201, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.305206618616953, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.33684175846453485, "timing__hold__ws__corner:min_ss_100C_1v60": 0.05439671089758315, "timing__setup__ws__corner:min_ss_100C_1v60": -1.6840733728654158, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -42.087131415659854, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.6840733728654158, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.851196, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.222509, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 185, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 201, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27621092306276346, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2896996335930848, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10379919439994609, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.339276616404279, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.103799, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.79705, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 185, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 12, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 201, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2972271124463887, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3216744461846574, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3201791145060745, "timing__setup__ws__corner:max_tt_025C_1v80": 2.090178311814805, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320179, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.316624, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 185, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 279, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 201, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.31957101758271356, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.36166645701954625, "timing__hold__ws__corner:max_ss_100C_1v60": -0.07601897104749213, "timing__setup__ws__corner:max_ss_100C_1v60": -2.6068969942820184, "timing__hold__tns__corner:max_ss_100C_1v60": -0.42094240395932186, "timing__setup__tns__corner:max_ss_100C_1v60": -68.69925978098186, "timing__hold__wns__corner:max_ss_100C_1v60": -0.07601897104749213, "timing__setup__wns__corner:max_ss_100C_1v60": -2.6068969942820184, "timing__hold_vio__count__corner:max_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.874226, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.929389, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 185, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 201, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.28398337263337914, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.30086264886564623, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11104362188511656, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.991552090722099, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.111044, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.686075, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 185, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 185, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79803, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79972, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00196549, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0014627, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000270666, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0014627, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000276, "ir__drop__worst": 0.00197, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}