
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000295c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002a68  08002a68  00003a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ae8  08002ae8  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002ae8  08002ae8  00003ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002af0  08002af0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002af0  08002af0  00003af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002af4  08002af4  00003af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002af8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  2000005c  08002b54  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08002b54  000042e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae63  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018cd  00000000  00000000  0000eee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  000107b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000906  00000000  00000000  00011338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000191b  00000000  00000000  00011c3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd8f  00000000  00000000  00013559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bdfd  00000000  00000000  000202e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac0e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003554  00000000  00000000  000ac128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000af67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a50 	.word	0x08002a50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002a50 	.word	0x08002a50

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b0cc      	sub	sp, #304	@ 0x130
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fb47 	bl	80007f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f857 	bl	8000218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f969 	bl	8000440 <MX_GPIO_Init>
  MX_TIM1_Init();
 800016e:	f000 f899 	bl	80002a4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000172:	f000 f8e7 	bl	8000344 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000176:	f000 f90f 	bl	8000398 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800017a:	f000 f937 	bl	80003ec <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800017e:	4820      	ldr	r0, [pc, #128]	@ (8000200 <main+0xa4>)
 8000180:	f001 fa86 	bl	8001690 <HAL_TIM_Base_Start>
  while (1)
  {
      // Delay for 1 second
    /* USER CODE END WHILE */
	  // Receive temperature data from Slave 1
	        if (HAL_UART_Receive(&huart1, (uint8_t *)uart1_rx_buffer, sizeof(uart1_rx_buffer), 1000) == HAL_OK)
 8000184:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 8000188:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800018c:	2232      	movs	r2, #50	@ 0x32
 800018e:	481d      	ldr	r0, [pc, #116]	@ (8000204 <main+0xa8>)
 8000190:	f001 fdcd 	bl	8001d2e <HAL_UART_Receive>
	            // Parse temperature value

	        }

	        // Receive distance data from Slave 2 via UART2
	        if (HAL_UART_Receive(&huart2, (uint8_t *)uart2_rx_buffer, sizeof(uart2_rx_buffer), 1000) == HAL_OK)
 8000194:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 8000198:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800019c:	2232      	movs	r2, #50	@ 0x32
 800019e:	481a      	ldr	r0, [pc, #104]	@ (8000208 <main+0xac>)
 80001a0:	f001 fdc5 	bl	8001d2e <HAL_UART_Receive>

	        // Clear the display


	        // Prepare data to send to laptop via UART3
	        sprintf(laptop_buffer, "\r\nUART1 Rx: %s", uart1_rx_buffer);
 80001a4:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 80001a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80001ac:	4917      	ldr	r1, [pc, #92]	@ (800020c <main+0xb0>)
 80001ae:	4618      	mov	r0, r3
 80001b0:	f001 ff9e 	bl	80020f0 <siprintf>
	        HAL_UART_Transmit(&huart3, (uint8_t *)laptop_buffer, strlen(laptop_buffer), HAL_MAX_DELAY);
 80001b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80001b8:	4618      	mov	r0, r3
 80001ba:	f7ff ffc7 	bl	800014c <strlen>
 80001be:	4603      	mov	r3, r0
 80001c0:	b29a      	uxth	r2, r3
 80001c2:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 80001c6:	f04f 33ff 	mov.w	r3, #4294967295
 80001ca:	4811      	ldr	r0, [pc, #68]	@ (8000210 <main+0xb4>)
 80001cc:	f001 fd24 	bl	8001c18 <HAL_UART_Transmit>
	        sprintf(laptop_buffer2, "\r\nUART2 Rx: %s", uart2_rx_buffer);
 80001d0:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 80001d4:	463b      	mov	r3, r7
 80001d6:	490f      	ldr	r1, [pc, #60]	@ (8000214 <main+0xb8>)
 80001d8:	4618      	mov	r0, r3
 80001da:	f001 ff89 	bl	80020f0 <siprintf>
	        HAL_UART_Transmit(&huart3, (uint8_t *)laptop_buffer2, strlen(laptop_buffer2), HAL_MAX_DELAY);
 80001de:	463b      	mov	r3, r7
 80001e0:	4618      	mov	r0, r3
 80001e2:	f7ff ffb3 	bl	800014c <strlen>
 80001e6:	4603      	mov	r3, r0
 80001e8:	b29a      	uxth	r2, r3
 80001ea:	4639      	mov	r1, r7
 80001ec:	f04f 33ff 	mov.w	r3, #4294967295
 80001f0:	4807      	ldr	r0, [pc, #28]	@ (8000210 <main+0xb4>)
 80001f2:	f001 fd11 	bl	8001c18 <HAL_UART_Transmit>
	        HAL_Delay(1000);
 80001f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001fa:	f000 fb5d 	bl	80008b8 <HAL_Delay>
	        if (HAL_UART_Receive(&huart1, (uint8_t *)uart1_rx_buffer, sizeof(uart1_rx_buffer), 1000) == HAL_OK)
 80001fe:	e7c1      	b.n	8000184 <main+0x28>
 8000200:	20000078 	.word	0x20000078
 8000204:	200000c0 	.word	0x200000c0
 8000208:	20000108 	.word	0x20000108
 800020c:	08002a68 	.word	0x08002a68
 8000210:	20000150 	.word	0x20000150
 8000214:	08002a78 	.word	0x08002a78

08000218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b090      	sub	sp, #64	@ 0x40
 800021c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021e:	f107 0318 	add.w	r3, r7, #24
 8000222:	2228      	movs	r2, #40	@ 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f001 ff82 	bl	8002130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800022c:	1d3b      	adds	r3, r7, #4
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023a:	2301      	movs	r3, #1
 800023c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800023e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000242:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000244:	2300      	movs	r3, #0
 8000246:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000248:	2301      	movs	r3, #1
 800024a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024c:	2302      	movs	r3, #2
 800024e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000250:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000254:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000256:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800025a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025c:	f107 0318 	add.w	r3, r7, #24
 8000260:	4618      	mov	r0, r3
 8000262:	f000 fdb5 	bl	8000dd0 <HAL_RCC_OscConfig>
 8000266:	4603      	mov	r3, r0
 8000268:	2b00      	cmp	r3, #0
 800026a:	d001      	beq.n	8000270 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800026c:	f000 f91e 	bl	80004ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000270:	230f      	movs	r3, #15
 8000272:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000274:	2302      	movs	r3, #2
 8000276:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800027c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000280:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2102      	movs	r1, #2
 800028a:	4618      	mov	r0, r3
 800028c:	f001 f822 	bl	80012d4 <HAL_RCC_ClockConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000296:	f000 f909 	bl	80004ac <Error_Handler>
  }
}
 800029a:	bf00      	nop
 800029c:	3740      	adds	r7, #64	@ 0x40
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b086      	sub	sp, #24
 80002a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002aa:	f107 0308 	add.w	r3, r7, #8
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80002c0:	4b1e      	ldr	r3, [pc, #120]	@ (800033c <MX_TIM1_Init+0x98>)
 80002c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000340 <MX_TIM1_Init+0x9c>)
 80002c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80002c6:	4b1d      	ldr	r3, [pc, #116]	@ (800033c <MX_TIM1_Init+0x98>)
 80002c8:	2247      	movs	r2, #71	@ 0x47
 80002ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002cc:	4b1b      	ldr	r3, [pc, #108]	@ (800033c <MX_TIM1_Init+0x98>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80002d2:	4b1a      	ldr	r3, [pc, #104]	@ (800033c <MX_TIM1_Init+0x98>)
 80002d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002da:	4b18      	ldr	r3, [pc, #96]	@ (800033c <MX_TIM1_Init+0x98>)
 80002dc:	2200      	movs	r2, #0
 80002de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80002e0:	4b16      	ldr	r3, [pc, #88]	@ (800033c <MX_TIM1_Init+0x98>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002e6:	4b15      	ldr	r3, [pc, #84]	@ (800033c <MX_TIM1_Init+0x98>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80002ec:	4813      	ldr	r0, [pc, #76]	@ (800033c <MX_TIM1_Init+0x98>)
 80002ee:	f001 f97f 	bl	80015f0 <HAL_TIM_Base_Init>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80002f8:	f000 f8d8 	bl	80004ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000300:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000302:	f107 0308 	add.w	r3, r7, #8
 8000306:	4619      	mov	r1, r3
 8000308:	480c      	ldr	r0, [pc, #48]	@ (800033c <MX_TIM1_Init+0x98>)
 800030a:	f001 fa0b 	bl	8001724 <HAL_TIM_ConfigClockSource>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000314:	f000 f8ca 	bl	80004ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000318:	2300      	movs	r3, #0
 800031a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800031c:	2300      	movs	r3, #0
 800031e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000320:	463b      	mov	r3, r7
 8000322:	4619      	mov	r1, r3
 8000324:	4805      	ldr	r0, [pc, #20]	@ (800033c <MX_TIM1_Init+0x98>)
 8000326:	f001 fbc9 	bl	8001abc <HAL_TIMEx_MasterConfigSynchronization>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d001      	beq.n	8000334 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000330:	f000 f8bc 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000334:	bf00      	nop
 8000336:	3718      	adds	r7, #24
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	20000078 	.word	0x20000078
 8000340:	40012c00 	.word	0x40012c00

08000344 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000348:	4b11      	ldr	r3, [pc, #68]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 800034a:	4a12      	ldr	r2, [pc, #72]	@ (8000394 <MX_USART1_UART_Init+0x50>)
 800034c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800034e:	4b10      	ldr	r3, [pc, #64]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 8000350:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000354:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000356:	4b0e      	ldr	r3, [pc, #56]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800035c:	4b0c      	ldr	r3, [pc, #48]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 800035e:	2200      	movs	r2, #0
 8000360:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000362:	4b0b      	ldr	r3, [pc, #44]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 8000364:	2200      	movs	r2, #0
 8000366:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000368:	4b09      	ldr	r3, [pc, #36]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 800036a:	220c      	movs	r2, #12
 800036c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800036e:	4b08      	ldr	r3, [pc, #32]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000374:	4b06      	ldr	r3, [pc, #24]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 8000376:	2200      	movs	r2, #0
 8000378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800037a:	4805      	ldr	r0, [pc, #20]	@ (8000390 <MX_USART1_UART_Init+0x4c>)
 800037c:	f001 fbfc 	bl	8001b78 <HAL_UART_Init>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000386:	f000 f891 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	200000c0 	.word	0x200000c0
 8000394:	40013800 	.word	0x40013800

08000398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 800039e:	4a12      	ldr	r2, [pc, #72]	@ (80003e8 <MX_USART2_UART_Init+0x50>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a2:	4b10      	ldr	r3, [pc, #64]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b08      	ldr	r3, [pc, #32]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <MX_USART2_UART_Init+0x4c>)
 80003d0:	f001 fbd2 	bl	8001b78 <HAL_UART_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003da:	f000 f867 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000108 	.word	0x20000108
 80003e8:	40004400 	.word	0x40004400

080003ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003f0:	4b11      	ldr	r3, [pc, #68]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 80003f2:	4a12      	ldr	r2, [pc, #72]	@ (800043c <MX_USART3_UART_Init+0x50>)
 80003f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80003f6:	4b10      	ldr	r3, [pc, #64]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 80003f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000404:	4b0c      	ldr	r3, [pc, #48]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800040a:	4b0b      	ldr	r3, [pc, #44]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000410:	4b09      	ldr	r3, [pc, #36]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 8000412:	220c      	movs	r2, #12
 8000414:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000416:	4b08      	ldr	r3, [pc, #32]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800041c:	4b06      	ldr	r3, [pc, #24]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 800041e:	2200      	movs	r2, #0
 8000420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000422:	4805      	ldr	r0, [pc, #20]	@ (8000438 <MX_USART3_UART_Init+0x4c>)
 8000424:	f001 fba8 	bl	8001b78 <HAL_UART_Init>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800042e:	f000 f83d 	bl	80004ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20000150 	.word	0x20000150
 800043c:	40004800 	.word	0x40004800

08000440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000440:	b480      	push	{r7}
 8000442:	b089      	sub	sp, #36	@ 0x24
 8000444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000454:	4b14      	ldr	r3, [pc, #80]	@ (80004a8 <MX_GPIO_Init+0x68>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a13      	ldr	r2, [pc, #76]	@ (80004a8 <MX_GPIO_Init+0x68>)
 800045a:	f043 0320 	orr.w	r3, r3, #32
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b11      	ldr	r3, [pc, #68]	@ (80004a8 <MX_GPIO_Init+0x68>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0320 	and.w	r3, r3, #32
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b0e      	ldr	r3, [pc, #56]	@ (80004a8 <MX_GPIO_Init+0x68>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a0d      	ldr	r2, [pc, #52]	@ (80004a8 <MX_GPIO_Init+0x68>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <MX_GPIO_Init+0x68>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0304 	and.w	r3, r3, #4
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000484:	4b08      	ldr	r3, [pc, #32]	@ (80004a8 <MX_GPIO_Init+0x68>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a07      	ldr	r2, [pc, #28]	@ (80004a8 <MX_GPIO_Init+0x68>)
 800048a:	f043 0308 	orr.w	r3, r3, #8
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b05      	ldr	r3, [pc, #20]	@ (80004a8 <MX_GPIO_Init+0x68>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0308 	and.w	r3, r3, #8
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin : PB9 */


/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800049c:	bf00      	nop
 800049e:	3724      	adds	r7, #36	@ 0x24
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b0:	b672      	cpsid	i
}
 80004b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <Error_Handler+0x8>

080004b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004be:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <HAL_MspInit+0x5c>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	4a14      	ldr	r2, [pc, #80]	@ (8000514 <HAL_MspInit+0x5c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	6193      	str	r3, [r2, #24]
 80004ca:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <HAL_MspInit+0x5c>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f003 0301 	and.w	r3, r3, #1
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <HAL_MspInit+0x5c>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a0e      	ldr	r2, [pc, #56]	@ (8000514 <HAL_MspInit+0x5c>)
 80004dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <HAL_MspInit+0x5c>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000518 <HAL_MspInit+0x60>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	4a04      	ldr	r2, [pc, #16]	@ (8000518 <HAL_MspInit+0x60>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050a:	bf00      	nop
 800050c:	3714      	adds	r7, #20
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	40021000 	.word	0x40021000
 8000518:	40010000 	.word	0x40010000

0800051c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a09      	ldr	r2, [pc, #36]	@ (8000550 <HAL_TIM_Base_MspInit+0x34>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d10b      	bne.n	8000546 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800052e:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <HAL_TIM_Base_MspInit+0x38>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	4a08      	ldr	r2, [pc, #32]	@ (8000554 <HAL_TIM_Base_MspInit+0x38>)
 8000534:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000538:	6193      	str	r3, [r2, #24]
 800053a:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <HAL_TIM_Base_MspInit+0x38>)
 800053c:	699b      	ldr	r3, [r3, #24]
 800053e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	40012c00 	.word	0x40012c00
 8000554:	40021000 	.word	0x40021000

08000558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b08c      	sub	sp, #48	@ 0x30
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	f107 0320 	add.w	r3, r7, #32
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a53      	ldr	r2, [pc, #332]	@ (80006c0 <HAL_UART_MspInit+0x168>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d132      	bne.n	80005de <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000578:	4b52      	ldr	r3, [pc, #328]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	4a51      	ldr	r2, [pc, #324]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800057e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000582:	6193      	str	r3, [r2, #24]
 8000584:	4b4f      	ldr	r3, [pc, #316]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800058c:	61fb      	str	r3, [r7, #28]
 800058e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000590:	4b4c      	ldr	r3, [pc, #304]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	4a4b      	ldr	r2, [pc, #300]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000596:	f043 0304 	orr.w	r3, r3, #4
 800059a:	6193      	str	r3, [r2, #24]
 800059c:	4b49      	ldr	r3, [pc, #292]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	61bb      	str	r3, [r7, #24]
 80005a6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ae:	2302      	movs	r3, #2
 80005b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b2:	2303      	movs	r3, #3
 80005b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	4619      	mov	r1, r3
 80005bc:	4842      	ldr	r0, [pc, #264]	@ (80006c8 <HAL_UART_MspInit+0x170>)
 80005be:	f000 fa83 	bl	8000ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005c8:	2300      	movs	r3, #0
 80005ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d0:	f107 0320 	add.w	r3, r7, #32
 80005d4:	4619      	mov	r1, r3
 80005d6:	483c      	ldr	r0, [pc, #240]	@ (80006c8 <HAL_UART_MspInit+0x170>)
 80005d8:	f000 fa76 	bl	8000ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80005dc:	e06c      	b.n	80006b8 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a3a      	ldr	r2, [pc, #232]	@ (80006cc <HAL_UART_MspInit+0x174>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d130      	bne.n	800064a <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80005e8:	4b36      	ldr	r3, [pc, #216]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 80005ea:	69db      	ldr	r3, [r3, #28]
 80005ec:	4a35      	ldr	r2, [pc, #212]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 80005ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f2:	61d3      	str	r3, [r2, #28]
 80005f4:	4b33      	ldr	r3, [pc, #204]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 80005f6:	69db      	ldr	r3, [r3, #28]
 80005f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000600:	4b30      	ldr	r3, [pc, #192]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a2f      	ldr	r2, [pc, #188]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000606:	f043 0304 	orr.w	r3, r3, #4
 800060a:	6193      	str	r3, [r2, #24]
 800060c:	4b2d      	ldr	r3, [pc, #180]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f003 0304 	and.w	r3, r3, #4
 8000614:	613b      	str	r3, [r7, #16]
 8000616:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000618:	2304      	movs	r3, #4
 800061a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061c:	2302      	movs	r3, #2
 800061e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000620:	2303      	movs	r3, #3
 8000622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4619      	mov	r1, r3
 800062a:	4827      	ldr	r0, [pc, #156]	@ (80006c8 <HAL_UART_MspInit+0x170>)
 800062c:	f000 fa4c 	bl	8000ac8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000630:	2308      	movs	r3, #8
 8000632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000634:	2300      	movs	r3, #0
 8000636:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000638:	2300      	movs	r3, #0
 800063a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	f107 0320 	add.w	r3, r7, #32
 8000640:	4619      	mov	r1, r3
 8000642:	4821      	ldr	r0, [pc, #132]	@ (80006c8 <HAL_UART_MspInit+0x170>)
 8000644:	f000 fa40 	bl	8000ac8 <HAL_GPIO_Init>
}
 8000648:	e036      	b.n	80006b8 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a20      	ldr	r2, [pc, #128]	@ (80006d0 <HAL_UART_MspInit+0x178>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d131      	bne.n	80006b8 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000654:	4b1b      	ldr	r3, [pc, #108]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000656:	69db      	ldr	r3, [r3, #28]
 8000658:	4a1a      	ldr	r2, [pc, #104]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800065a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800065e:	61d3      	str	r3, [r2, #28]
 8000660:	4b18      	ldr	r3, [pc, #96]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000662:	69db      	ldr	r3, [r3, #28]
 8000664:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800066c:	4b15      	ldr	r3, [pc, #84]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a14      	ldr	r2, [pc, #80]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 8000672:	f043 0308 	orr.w	r3, r3, #8
 8000676:	6193      	str	r3, [r2, #24]
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <HAL_UART_MspInit+0x16c>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f003 0308 	and.w	r3, r3, #8
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068a:	2302      	movs	r3, #2
 800068c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800068e:	2303      	movs	r3, #3
 8000690:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	4619      	mov	r1, r3
 8000698:	480e      	ldr	r0, [pc, #56]	@ (80006d4 <HAL_UART_MspInit+0x17c>)
 800069a:	f000 fa15 	bl	8000ac8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800069e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a8:	2300      	movs	r3, #0
 80006aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ac:	f107 0320 	add.w	r3, r7, #32
 80006b0:	4619      	mov	r1, r3
 80006b2:	4808      	ldr	r0, [pc, #32]	@ (80006d4 <HAL_UART_MspInit+0x17c>)
 80006b4:	f000 fa08 	bl	8000ac8 <HAL_GPIO_Init>
}
 80006b8:	bf00      	nop
 80006ba:	3730      	adds	r7, #48	@ 0x30
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40013800 	.word	0x40013800
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010800 	.word	0x40010800
 80006cc:	40004400 	.word	0x40004400
 80006d0:	40004800 	.word	0x40004800
 80006d4:	40010c00 	.word	0x40010c00

080006d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006dc:	bf00      	nop
 80006de:	e7fd      	b.n	80006dc <NMI_Handler+0x4>

080006e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <HardFault_Handler+0x4>

080006e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <MemManage_Handler+0x4>

080006f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <BusFault_Handler+0x4>

080006f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <UsageFault_Handler+0x4>

08000700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr

08000724 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000728:	f000 f8aa 	bl	8000880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}

08000730 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000738:	4a14      	ldr	r2, [pc, #80]	@ (800078c <_sbrk+0x5c>)
 800073a:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <_sbrk+0x60>)
 800073c:	1ad3      	subs	r3, r2, r3
 800073e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000744:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <_sbrk+0x64>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d102      	bne.n	8000752 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <_sbrk+0x64>)
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <_sbrk+0x68>)
 8000750:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000752:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <_sbrk+0x64>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	693a      	ldr	r2, [r7, #16]
 800075c:	429a      	cmp	r2, r3
 800075e:	d207      	bcs.n	8000770 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000760:	f001 fcee 	bl	8002140 <__errno>
 8000764:	4603      	mov	r3, r0
 8000766:	220c      	movs	r2, #12
 8000768:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	e009      	b.n	8000784 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000770:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <_sbrk+0x64>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000776:	4b07      	ldr	r3, [pc, #28]	@ (8000794 <_sbrk+0x64>)
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4413      	add	r3, r2
 800077e:	4a05      	ldr	r2, [pc, #20]	@ (8000794 <_sbrk+0x64>)
 8000780:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000782:	68fb      	ldr	r3, [r7, #12]
}
 8000784:	4618      	mov	r0, r3
 8000786:	3718      	adds	r7, #24
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20005000 	.word	0x20005000
 8000790:	00000400 	.word	0x00000400
 8000794:	20000198 	.word	0x20000198
 8000798:	200002e8 	.word	0x200002e8

0800079c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a8:	f7ff fff8 	bl	800079c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007ac:	480b      	ldr	r0, [pc, #44]	@ (80007dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007ae:	490c      	ldr	r1, [pc, #48]	@ (80007e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007b0:	4a0c      	ldr	r2, [pc, #48]	@ (80007e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b4:	e002      	b.n	80007bc <LoopCopyDataInit>

080007b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ba:	3304      	adds	r3, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c0:	d3f9      	bcc.n	80007b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c2:	4a09      	ldr	r2, [pc, #36]	@ (80007e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c4:	4c09      	ldr	r4, [pc, #36]	@ (80007ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c8:	e001      	b.n	80007ce <LoopFillZerobss>

080007ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007cc:	3204      	adds	r2, #4

080007ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d0:	d3fb      	bcc.n	80007ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007d2:	f001 fcbb 	bl	800214c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d6:	f7ff fcc1 	bl	800015c <main>
  bx lr
 80007da:	4770      	bx	lr
  ldr r0, =_sdata
 80007dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80007e4:	08002af8 	.word	0x08002af8
  ldr r2, =_sbss
 80007e8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80007ec:	200002e8 	.word	0x200002e8

080007f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f0:	e7fe      	b.n	80007f0 <ADC1_2_IRQHandler>
	...

080007f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <HAL_Init+0x28>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a07      	ldr	r2, [pc, #28]	@ (800081c <HAL_Init+0x28>)
 80007fe:	f043 0310 	orr.w	r3, r3, #16
 8000802:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000804:	2003      	movs	r0, #3
 8000806:	f000 f92b 	bl	8000a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080a:	200f      	movs	r0, #15
 800080c:	f000 f808 	bl	8000820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000810:	f7ff fe52 	bl	80004b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000814:	2300      	movs	r3, #0
}
 8000816:	4618      	mov	r0, r3
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40022000 	.word	0x40022000

08000820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000828:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <HAL_InitTick+0x54>)
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <HAL_InitTick+0x58>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	4619      	mov	r1, r3
 8000832:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000836:	fbb3 f3f1 	udiv	r3, r3, r1
 800083a:	fbb2 f3f3 	udiv	r3, r2, r3
 800083e:	4618      	mov	r0, r3
 8000840:	f000 f935 	bl	8000aae <HAL_SYSTICK_Config>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
 800084c:	e00e      	b.n	800086c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2b0f      	cmp	r3, #15
 8000852:	d80a      	bhi.n	800086a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000854:	2200      	movs	r2, #0
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	f04f 30ff 	mov.w	r0, #4294967295
 800085c:	f000 f90b 	bl	8000a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000860:	4a06      	ldr	r2, [pc, #24]	@ (800087c <HAL_InitTick+0x5c>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000866:	2300      	movs	r3, #0
 8000868:	e000      	b.n	800086c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086a:	2301      	movs	r3, #1
}
 800086c:	4618      	mov	r0, r3
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000000 	.word	0x20000000
 8000878:	20000008 	.word	0x20000008
 800087c:	20000004 	.word	0x20000004

08000880 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_IncTick+0x1c>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	461a      	mov	r2, r3
 800088a:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_IncTick+0x20>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4413      	add	r3, r2
 8000890:	4a03      	ldr	r2, [pc, #12]	@ (80008a0 <HAL_IncTick+0x20>)
 8000892:	6013      	str	r3, [r2, #0]
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr
 800089c:	20000008 	.word	0x20000008
 80008a0:	2000019c 	.word	0x2000019c

080008a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return uwTick;
 80008a8:	4b02      	ldr	r3, [pc, #8]	@ (80008b4 <HAL_GetTick+0x10>)
 80008aa:	681b      	ldr	r3, [r3, #0]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	2000019c 	.word	0x2000019c

080008b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c0:	f7ff fff0 	bl	80008a4 <HAL_GetTick>
 80008c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d0:	d005      	beq.n	80008de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008d2:	4b0a      	ldr	r3, [pc, #40]	@ (80008fc <HAL_Delay+0x44>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	461a      	mov	r2, r3
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	4413      	add	r3, r2
 80008dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008de:	bf00      	nop
 80008e0:	f7ff ffe0 	bl	80008a4 <HAL_GetTick>
 80008e4:	4602      	mov	r2, r0
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	68fa      	ldr	r2, [r7, #12]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d8f7      	bhi.n	80008e0 <HAL_Delay+0x28>
  {
  }
}
 80008f0:	bf00      	nop
 80008f2:	bf00      	nop
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000008 	.word	0x20000008

08000900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f003 0307 	and.w	r3, r3, #7
 800090e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000910:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000928:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800092c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000932:	4a04      	ldr	r2, [pc, #16]	@ (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	60d3      	str	r3, [r2, #12]
}
 8000938:	bf00      	nop
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800094c:	4b04      	ldr	r3, [pc, #16]	@ (8000960 <__NVIC_GetPriorityGrouping+0x18>)
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	0a1b      	lsrs	r3, r3, #8
 8000952:	f003 0307 	and.w	r3, r3, #7
}
 8000956:	4618      	mov	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	6039      	str	r1, [r7, #0]
 800096e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000974:	2b00      	cmp	r3, #0
 8000976:	db0a      	blt.n	800098e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	b2da      	uxtb	r2, r3
 800097c:	490c      	ldr	r1, [pc, #48]	@ (80009b0 <__NVIC_SetPriority+0x4c>)
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	0112      	lsls	r2, r2, #4
 8000984:	b2d2      	uxtb	r2, r2
 8000986:	440b      	add	r3, r1
 8000988:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800098c:	e00a      	b.n	80009a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4908      	ldr	r1, [pc, #32]	@ (80009b4 <__NVIC_SetPriority+0x50>)
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	f003 030f 	and.w	r3, r3, #15
 800099a:	3b04      	subs	r3, #4
 800099c:	0112      	lsls	r2, r2, #4
 800099e:	b2d2      	uxtb	r2, r2
 80009a0:	440b      	add	r3, r1
 80009a2:	761a      	strb	r2, [r3, #24]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	e000e100 	.word	0xe000e100
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b089      	sub	sp, #36	@ 0x24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f003 0307 	and.w	r3, r3, #7
 80009ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009cc:	69fb      	ldr	r3, [r7, #28]
 80009ce:	f1c3 0307 	rsb	r3, r3, #7
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	bf28      	it	cs
 80009d6:	2304      	movcs	r3, #4
 80009d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3304      	adds	r3, #4
 80009de:	2b06      	cmp	r3, #6
 80009e0:	d902      	bls.n	80009e8 <NVIC_EncodePriority+0x30>
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	3b03      	subs	r3, #3
 80009e6:	e000      	b.n	80009ea <NVIC_EncodePriority+0x32>
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ec:	f04f 32ff 	mov.w	r2, #4294967295
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43da      	mvns	r2, r3
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	401a      	ands	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a00:	f04f 31ff 	mov.w	r1, #4294967295
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0a:	43d9      	mvns	r1, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a10:	4313      	orrs	r3, r2
         );
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3724      	adds	r7, #36	@ 0x24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	3b01      	subs	r3, #1
 8000a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a2c:	d301      	bcc.n	8000a32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e00f      	b.n	8000a52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a32:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <SysTick_Config+0x40>)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	3b01      	subs	r3, #1
 8000a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a3a:	210f      	movs	r1, #15
 8000a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a40:	f7ff ff90 	bl	8000964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <SysTick_Config+0x40>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a4a:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <SysTick_Config+0x40>)
 8000a4c:	2207      	movs	r2, #7
 8000a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	e000e010 	.word	0xe000e010

08000a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff ff49 	bl	8000900 <__NVIC_SetPriorityGrouping>
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b086      	sub	sp, #24
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	60b9      	str	r1, [r7, #8]
 8000a80:	607a      	str	r2, [r7, #4]
 8000a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a88:	f7ff ff5e 	bl	8000948 <__NVIC_GetPriorityGrouping>
 8000a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	68b9      	ldr	r1, [r7, #8]
 8000a92:	6978      	ldr	r0, [r7, #20]
 8000a94:	f7ff ff90 	bl	80009b8 <NVIC_EncodePriority>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a9e:	4611      	mov	r1, r2
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff ff5f 	bl	8000964 <__NVIC_SetPriority>
}
 8000aa6:	bf00      	nop
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b082      	sub	sp, #8
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f7ff ffb0 	bl	8000a1c <SysTick_Config>
 8000abc:	4603      	mov	r3, r0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
	...

08000ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b08b      	sub	sp, #44	@ 0x2c
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ada:	e169      	b.n	8000db0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000adc:	2201      	movs	r2, #1
 8000ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	69fa      	ldr	r2, [r7, #28]
 8000aec:	4013      	ands	r3, r2
 8000aee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	f040 8158 	bne.w	8000daa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	4a9a      	ldr	r2, [pc, #616]	@ (8000d68 <HAL_GPIO_Init+0x2a0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d05e      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
 8000b04:	4a98      	ldr	r2, [pc, #608]	@ (8000d68 <HAL_GPIO_Init+0x2a0>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d875      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b0a:	4a98      	ldr	r2, [pc, #608]	@ (8000d6c <HAL_GPIO_Init+0x2a4>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d058      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
 8000b10:	4a96      	ldr	r2, [pc, #600]	@ (8000d6c <HAL_GPIO_Init+0x2a4>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d86f      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b16:	4a96      	ldr	r2, [pc, #600]	@ (8000d70 <HAL_GPIO_Init+0x2a8>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d052      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
 8000b1c:	4a94      	ldr	r2, [pc, #592]	@ (8000d70 <HAL_GPIO_Init+0x2a8>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d869      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b22:	4a94      	ldr	r2, [pc, #592]	@ (8000d74 <HAL_GPIO_Init+0x2ac>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d04c      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
 8000b28:	4a92      	ldr	r2, [pc, #584]	@ (8000d74 <HAL_GPIO_Init+0x2ac>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d863      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b2e:	4a92      	ldr	r2, [pc, #584]	@ (8000d78 <HAL_GPIO_Init+0x2b0>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d046      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
 8000b34:	4a90      	ldr	r2, [pc, #576]	@ (8000d78 <HAL_GPIO_Init+0x2b0>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d85d      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b3a:	2b12      	cmp	r3, #18
 8000b3c:	d82a      	bhi.n	8000b94 <HAL_GPIO_Init+0xcc>
 8000b3e:	2b12      	cmp	r3, #18
 8000b40:	d859      	bhi.n	8000bf6 <HAL_GPIO_Init+0x12e>
 8000b42:	a201      	add	r2, pc, #4	@ (adr r2, 8000b48 <HAL_GPIO_Init+0x80>)
 8000b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b48:	08000bc3 	.word	0x08000bc3
 8000b4c:	08000b9d 	.word	0x08000b9d
 8000b50:	08000baf 	.word	0x08000baf
 8000b54:	08000bf1 	.word	0x08000bf1
 8000b58:	08000bf7 	.word	0x08000bf7
 8000b5c:	08000bf7 	.word	0x08000bf7
 8000b60:	08000bf7 	.word	0x08000bf7
 8000b64:	08000bf7 	.word	0x08000bf7
 8000b68:	08000bf7 	.word	0x08000bf7
 8000b6c:	08000bf7 	.word	0x08000bf7
 8000b70:	08000bf7 	.word	0x08000bf7
 8000b74:	08000bf7 	.word	0x08000bf7
 8000b78:	08000bf7 	.word	0x08000bf7
 8000b7c:	08000bf7 	.word	0x08000bf7
 8000b80:	08000bf7 	.word	0x08000bf7
 8000b84:	08000bf7 	.word	0x08000bf7
 8000b88:	08000bf7 	.word	0x08000bf7
 8000b8c:	08000ba5 	.word	0x08000ba5
 8000b90:	08000bb9 	.word	0x08000bb9
 8000b94:	4a79      	ldr	r2, [pc, #484]	@ (8000d7c <HAL_GPIO_Init+0x2b4>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d013      	beq.n	8000bc2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b9a:	e02c      	b.n	8000bf6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	623b      	str	r3, [r7, #32]
          break;
 8000ba2:	e029      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	623b      	str	r3, [r7, #32]
          break;
 8000bac:	e024      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	3308      	adds	r3, #8
 8000bb4:	623b      	str	r3, [r7, #32]
          break;
 8000bb6:	e01f      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	330c      	adds	r3, #12
 8000bbe:	623b      	str	r3, [r7, #32]
          break;
 8000bc0:	e01a      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d102      	bne.n	8000bd0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	623b      	str	r3, [r7, #32]
          break;
 8000bce:	e013      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d105      	bne.n	8000be4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bd8:	2308      	movs	r3, #8
 8000bda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69fa      	ldr	r2, [r7, #28]
 8000be0:	611a      	str	r2, [r3, #16]
          break;
 8000be2:	e009      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000be4:	2308      	movs	r3, #8
 8000be6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	69fa      	ldr	r2, [r7, #28]
 8000bec:	615a      	str	r2, [r3, #20]
          break;
 8000bee:	e003      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	623b      	str	r3, [r7, #32]
          break;
 8000bf4:	e000      	b.n	8000bf8 <HAL_GPIO_Init+0x130>
          break;
 8000bf6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bf8:	69bb      	ldr	r3, [r7, #24]
 8000bfa:	2bff      	cmp	r3, #255	@ 0xff
 8000bfc:	d801      	bhi.n	8000c02 <HAL_GPIO_Init+0x13a>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	e001      	b.n	8000c06 <HAL_GPIO_Init+0x13e>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	3304      	adds	r3, #4
 8000c06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	2bff      	cmp	r3, #255	@ 0xff
 8000c0c:	d802      	bhi.n	8000c14 <HAL_GPIO_Init+0x14c>
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	e002      	b.n	8000c1a <HAL_GPIO_Init+0x152>
 8000c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c16:	3b08      	subs	r3, #8
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	210f      	movs	r1, #15
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	fa01 f303 	lsl.w	r3, r1, r3
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	6a39      	ldr	r1, [r7, #32]
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	fa01 f303 	lsl.w	r3, r1, r3
 8000c34:	431a      	orrs	r2, r3
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 80b1 	beq.w	8000daa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c48:	4b4d      	ldr	r3, [pc, #308]	@ (8000d80 <HAL_GPIO_Init+0x2b8>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d80 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	f043 0301 	orr.w	r3, r3, #1
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b4a      	ldr	r3, [pc, #296]	@ (8000d80 <HAL_GPIO_Init+0x2b8>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0301 	and.w	r3, r3, #1
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c60:	4a48      	ldr	r2, [pc, #288]	@ (8000d84 <HAL_GPIO_Init+0x2bc>)
 8000c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c64:	089b      	lsrs	r3, r3, #2
 8000c66:	3302      	adds	r3, #2
 8000c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c70:	f003 0303 	and.w	r3, r3, #3
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	220f      	movs	r2, #15
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	43db      	mvns	r3, r3
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	4013      	ands	r3, r2
 8000c82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a40      	ldr	r2, [pc, #256]	@ (8000d88 <HAL_GPIO_Init+0x2c0>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d013      	beq.n	8000cb4 <HAL_GPIO_Init+0x1ec>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d8c <HAL_GPIO_Init+0x2c4>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d00d      	beq.n	8000cb0 <HAL_GPIO_Init+0x1e8>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a3e      	ldr	r2, [pc, #248]	@ (8000d90 <HAL_GPIO_Init+0x2c8>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d007      	beq.n	8000cac <HAL_GPIO_Init+0x1e4>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d94 <HAL_GPIO_Init+0x2cc>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d101      	bne.n	8000ca8 <HAL_GPIO_Init+0x1e0>
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	e006      	b.n	8000cb6 <HAL_GPIO_Init+0x1ee>
 8000ca8:	2304      	movs	r3, #4
 8000caa:	e004      	b.n	8000cb6 <HAL_GPIO_Init+0x1ee>
 8000cac:	2302      	movs	r3, #2
 8000cae:	e002      	b.n	8000cb6 <HAL_GPIO_Init+0x1ee>
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e000      	b.n	8000cb6 <HAL_GPIO_Init+0x1ee>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb8:	f002 0203 	and.w	r2, r2, #3
 8000cbc:	0092      	lsls	r2, r2, #2
 8000cbe:	4093      	lsls	r3, r2
 8000cc0:	68fa      	ldr	r2, [r7, #12]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cc6:	492f      	ldr	r1, [pc, #188]	@ (8000d84 <HAL_GPIO_Init+0x2bc>)
 8000cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cca:	089b      	lsrs	r3, r3, #2
 8000ccc:	3302      	adds	r3, #2
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d006      	beq.n	8000cee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000ce2:	689a      	ldr	r2, [r3, #8]
 8000ce4:	492c      	ldr	r1, [pc, #176]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	608b      	str	r3, [r1, #8]
 8000cec:	e006      	b.n	8000cfc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cee:	4b2a      	ldr	r3, [pc, #168]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000cf0:	689a      	ldr	r2, [r3, #8]
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	4928      	ldr	r1, [pc, #160]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d006      	beq.n	8000d16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d08:	4b23      	ldr	r3, [pc, #140]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d0a:	68da      	ldr	r2, [r3, #12]
 8000d0c:	4922      	ldr	r1, [pc, #136]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	60cb      	str	r3, [r1, #12]
 8000d14:	e006      	b.n	8000d24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d16:	4b20      	ldr	r3, [pc, #128]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d18:	68da      	ldr	r2, [r3, #12]
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	491e      	ldr	r1, [pc, #120]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d20:	4013      	ands	r3, r2
 8000d22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d006      	beq.n	8000d3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d30:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	4918      	ldr	r1, [pc, #96]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d36:	69bb      	ldr	r3, [r7, #24]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	604b      	str	r3, [r1, #4]
 8000d3c:	e006      	b.n	8000d4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d3e:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d40:	685a      	ldr	r2, [r3, #4]
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	43db      	mvns	r3, r3
 8000d46:	4914      	ldr	r1, [pc, #80]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d48:	4013      	ands	r3, r2
 8000d4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d021      	beq.n	8000d9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d58:	4b0f      	ldr	r3, [pc, #60]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	490e      	ldr	r1, [pc, #56]	@ (8000d98 <HAL_GPIO_Init+0x2d0>)
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	600b      	str	r3, [r1, #0]
 8000d64:	e021      	b.n	8000daa <HAL_GPIO_Init+0x2e2>
 8000d66:	bf00      	nop
 8000d68:	10320000 	.word	0x10320000
 8000d6c:	10310000 	.word	0x10310000
 8000d70:	10220000 	.word	0x10220000
 8000d74:	10210000 	.word	0x10210000
 8000d78:	10120000 	.word	0x10120000
 8000d7c:	10110000 	.word	0x10110000
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40010000 	.word	0x40010000
 8000d88:	40010800 	.word	0x40010800
 8000d8c:	40010c00 	.word	0x40010c00
 8000d90:	40011000 	.word	0x40011000
 8000d94:	40011400 	.word	0x40011400
 8000d98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <HAL_GPIO_Init+0x304>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	43db      	mvns	r3, r3
 8000da4:	4909      	ldr	r1, [pc, #36]	@ (8000dcc <HAL_GPIO_Init+0x304>)
 8000da6:	4013      	ands	r3, r2
 8000da8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	3301      	adds	r3, #1
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f47f ae8e 	bne.w	8000adc <HAL_GPIO_Init+0x14>
  }
}
 8000dc0:	bf00      	nop
 8000dc2:	bf00      	nop
 8000dc4:	372c      	adds	r7, #44	@ 0x2c
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40010400 	.word	0x40010400

08000dd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d101      	bne.n	8000de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e272      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f000 8087 	beq.w	8000efe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000df0:	4b92      	ldr	r3, [pc, #584]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f003 030c 	and.w	r3, r3, #12
 8000df8:	2b04      	cmp	r3, #4
 8000dfa:	d00c      	beq.n	8000e16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dfc:	4b8f      	ldr	r3, [pc, #572]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 030c 	and.w	r3, r3, #12
 8000e04:	2b08      	cmp	r3, #8
 8000e06:	d112      	bne.n	8000e2e <HAL_RCC_OscConfig+0x5e>
 8000e08:	4b8c      	ldr	r3, [pc, #560]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e14:	d10b      	bne.n	8000e2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e16:	4b89      	ldr	r3, [pc, #548]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d06c      	beq.n	8000efc <HAL_RCC_OscConfig+0x12c>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d168      	bne.n	8000efc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e24c      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e36:	d106      	bne.n	8000e46 <HAL_RCC_OscConfig+0x76>
 8000e38:	4b80      	ldr	r3, [pc, #512]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a7f      	ldr	r2, [pc, #508]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e42:	6013      	str	r3, [r2, #0]
 8000e44:	e02e      	b.n	8000ea4 <HAL_RCC_OscConfig+0xd4>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10c      	bne.n	8000e68 <HAL_RCC_OscConfig+0x98>
 8000e4e:	4b7b      	ldr	r3, [pc, #492]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a7a      	ldr	r2, [pc, #488]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e58:	6013      	str	r3, [r2, #0]
 8000e5a:	4b78      	ldr	r3, [pc, #480]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a77      	ldr	r2, [pc, #476]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e64:	6013      	str	r3, [r2, #0]
 8000e66:	e01d      	b.n	8000ea4 <HAL_RCC_OscConfig+0xd4>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e70:	d10c      	bne.n	8000e8c <HAL_RCC_OscConfig+0xbc>
 8000e72:	4b72      	ldr	r3, [pc, #456]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a71      	ldr	r2, [pc, #452]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e7c:	6013      	str	r3, [r2, #0]
 8000e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a6e      	ldr	r2, [pc, #440]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	e00b      	b.n	8000ea4 <HAL_RCC_OscConfig+0xd4>
 8000e8c:	4b6b      	ldr	r3, [pc, #428]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a6a      	ldr	r2, [pc, #424]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e96:	6013      	str	r3, [r2, #0]
 8000e98:	4b68      	ldr	r3, [pc, #416]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a67      	ldr	r2, [pc, #412]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ea2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d013      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eac:	f7ff fcfa 	bl	80008a4 <HAL_GetTick>
 8000eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb4:	f7ff fcf6 	bl	80008a4 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b64      	cmp	r3, #100	@ 0x64
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e200      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d0f0      	beq.n	8000eb4 <HAL_RCC_OscConfig+0xe4>
 8000ed2:	e014      	b.n	8000efe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fce6 	bl	80008a4 <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000edc:	f7ff fce2 	bl	80008a4 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b64      	cmp	r3, #100	@ 0x64
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e1ec      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eee:	4b53      	ldr	r3, [pc, #332]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1f0      	bne.n	8000edc <HAL_RCC_OscConfig+0x10c>
 8000efa:	e000      	b.n	8000efe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d063      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 030c 	and.w	r3, r3, #12
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d00b      	beq.n	8000f2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f16:	4b49      	ldr	r3, [pc, #292]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 030c 	and.w	r3, r3, #12
 8000f1e:	2b08      	cmp	r3, #8
 8000f20:	d11c      	bne.n	8000f5c <HAL_RCC_OscConfig+0x18c>
 8000f22:	4b46      	ldr	r3, [pc, #280]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d116      	bne.n	8000f5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f2e:	4b43      	ldr	r3, [pc, #268]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d005      	beq.n	8000f46 <HAL_RCC_OscConfig+0x176>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d001      	beq.n	8000f46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e1c0      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f46:	4b3d      	ldr	r3, [pc, #244]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	00db      	lsls	r3, r3, #3
 8000f54:	4939      	ldr	r1, [pc, #228]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f56:	4313      	orrs	r3, r2
 8000f58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5a:	e03a      	b.n	8000fd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d020      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f64:	4b36      	ldr	r3, [pc, #216]	@ (8001040 <HAL_RCC_OscConfig+0x270>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fc9b 	bl	80008a4 <HAL_GetTick>
 8000f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f70:	e008      	b.n	8000f84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f72:	f7ff fc97 	bl	80008a4 <HAL_GetTick>
 8000f76:	4602      	mov	r2, r0
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d901      	bls.n	8000f84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e1a1      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f84:	4b2d      	ldr	r3, [pc, #180]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0f0      	beq.n	8000f72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f90:	4b2a      	ldr	r3, [pc, #168]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	00db      	lsls	r3, r3, #3
 8000f9e:	4927      	ldr	r1, [pc, #156]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	600b      	str	r3, [r1, #0]
 8000fa4:	e015      	b.n	8000fd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fa6:	4b26      	ldr	r3, [pc, #152]	@ (8001040 <HAL_RCC_OscConfig+0x270>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fac:	f7ff fc7a 	bl	80008a4 <HAL_GetTick>
 8000fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb2:	e008      	b.n	8000fc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fb4:	f7ff fc76 	bl	80008a4 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d901      	bls.n	8000fc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e180      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1f0      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0308 	and.w	r3, r3, #8
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d03a      	beq.n	8001054 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d019      	beq.n	800101a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fe6:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <HAL_RCC_OscConfig+0x274>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fec:	f7ff fc5a 	bl	80008a4 <HAL_GetTick>
 8000ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ff4:	f7ff fc56 	bl	80008a4 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e160      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001006:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <HAL_RCC_OscConfig+0x26c>)
 8001008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f0      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001012:	2001      	movs	r0, #1
 8001014:	f000 face 	bl	80015b4 <RCC_Delay>
 8001018:	e01c      	b.n	8001054 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_RCC_OscConfig+0x274>)
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001020:	f7ff fc40 	bl	80008a4 <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001026:	e00f      	b.n	8001048 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001028:	f7ff fc3c 	bl	80008a4 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d908      	bls.n	8001048 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e146      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	42420000 	.word	0x42420000
 8001044:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001048:	4b92      	ldr	r3, [pc, #584]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800104a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1e9      	bne.n	8001028 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0304 	and.w	r3, r3, #4
 800105c:	2b00      	cmp	r3, #0
 800105e:	f000 80a6 	beq.w	80011ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001062:	2300      	movs	r3, #0
 8001064:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001066:	4b8b      	ldr	r3, [pc, #556]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10d      	bne.n	800108e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	4b88      	ldr	r3, [pc, #544]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	4a87      	ldr	r2, [pc, #540]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107c:	61d3      	str	r3, [r2, #28]
 800107e:	4b85      	ldr	r3, [pc, #532]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800108a:	2301      	movs	r3, #1
 800108c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800108e:	4b82      	ldr	r3, [pc, #520]	@ (8001298 <HAL_RCC_OscConfig+0x4c8>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001096:	2b00      	cmp	r3, #0
 8001098:	d118      	bne.n	80010cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800109a:	4b7f      	ldr	r3, [pc, #508]	@ (8001298 <HAL_RCC_OscConfig+0x4c8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a7e      	ldr	r2, [pc, #504]	@ (8001298 <HAL_RCC_OscConfig+0x4c8>)
 80010a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010a6:	f7ff fbfd 	bl	80008a4 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ae:	f7ff fbf9 	bl	80008a4 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b64      	cmp	r3, #100	@ 0x64
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e103      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c0:	4b75      	ldr	r3, [pc, #468]	@ (8001298 <HAL_RCC_OscConfig+0x4c8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0f0      	beq.n	80010ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d106      	bne.n	80010e2 <HAL_RCC_OscConfig+0x312>
 80010d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	4a6e      	ldr	r2, [pc, #440]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	6213      	str	r3, [r2, #32]
 80010e0:	e02d      	b.n	800113e <HAL_RCC_OscConfig+0x36e>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0x334>
 80010ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	6a1b      	ldr	r3, [r3, #32]
 80010ee:	4a69      	ldr	r2, [pc, #420]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	f023 0301 	bic.w	r3, r3, #1
 80010f4:	6213      	str	r3, [r2, #32]
 80010f6:	4b67      	ldr	r3, [pc, #412]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	4a66      	ldr	r2, [pc, #408]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	f023 0304 	bic.w	r3, r3, #4
 8001100:	6213      	str	r3, [r2, #32]
 8001102:	e01c      	b.n	800113e <HAL_RCC_OscConfig+0x36e>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	2b05      	cmp	r3, #5
 800110a:	d10c      	bne.n	8001126 <HAL_RCC_OscConfig+0x356>
 800110c:	4b61      	ldr	r3, [pc, #388]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	4a60      	ldr	r2, [pc, #384]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6213      	str	r3, [r2, #32]
 8001118:	4b5e      	ldr	r3, [pc, #376]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	4a5d      	ldr	r2, [pc, #372]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	6213      	str	r3, [r2, #32]
 8001124:	e00b      	b.n	800113e <HAL_RCC_OscConfig+0x36e>
 8001126:	4b5b      	ldr	r3, [pc, #364]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	4a5a      	ldr	r2, [pc, #360]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	f023 0301 	bic.w	r3, r3, #1
 8001130:	6213      	str	r3, [r2, #32]
 8001132:	4b58      	ldr	r3, [pc, #352]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001134:	6a1b      	ldr	r3, [r3, #32]
 8001136:	4a57      	ldr	r2, [pc, #348]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	f023 0304 	bic.w	r3, r3, #4
 800113c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d015      	beq.n	8001172 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001146:	f7ff fbad 	bl	80008a4 <HAL_GetTick>
 800114a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800114c:	e00a      	b.n	8001164 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800114e:	f7ff fba9 	bl	80008a4 <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800115c:	4293      	cmp	r3, r2
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e0b1      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001164:	4b4b      	ldr	r3, [pc, #300]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0ee      	beq.n	800114e <HAL_RCC_OscConfig+0x37e>
 8001170:	e014      	b.n	800119c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001172:	f7ff fb97 	bl	80008a4 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001178:	e00a      	b.n	8001190 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117a:	f7ff fb93 	bl	80008a4 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001188:	4293      	cmp	r3, r2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e09b      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001190:	4b40      	ldr	r3, [pc, #256]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	f003 0302 	and.w	r3, r3, #2
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1ee      	bne.n	800117a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800119c:	7dfb      	ldrb	r3, [r7, #23]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d105      	bne.n	80011ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a3b      	ldr	r2, [pc, #236]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8087 	beq.w	80012c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011b8:	4b36      	ldr	r3, [pc, #216]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b08      	cmp	r3, #8
 80011c2:	d061      	beq.n	8001288 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69db      	ldr	r3, [r3, #28]
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d146      	bne.n	800125a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011cc:	4b33      	ldr	r3, [pc, #204]	@ (800129c <HAL_RCC_OscConfig+0x4cc>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d2:	f7ff fb67 	bl	80008a4 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011da:	f7ff fb63 	bl	80008a4 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e06d      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ec:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f0      	bne.n	80011da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001200:	d108      	bne.n	8001214 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001202:	4b24      	ldr	r3, [pc, #144]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	4921      	ldr	r1, [pc, #132]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001210:	4313      	orrs	r3, r2
 8001212:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a19      	ldr	r1, [r3, #32]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001224:	430b      	orrs	r3, r1
 8001226:	491b      	ldr	r1, [pc, #108]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 8001228:	4313      	orrs	r3, r2
 800122a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800122c:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <HAL_RCC_OscConfig+0x4cc>)
 800122e:	2201      	movs	r2, #1
 8001230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001232:	f7ff fb37 	bl	80008a4 <HAL_GetTick>
 8001236:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001238:	e008      	b.n	800124c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800123a:	f7ff fb33 	bl	80008a4 <HAL_GetTick>
 800123e:	4602      	mov	r2, r0
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e03d      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800124c:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0f0      	beq.n	800123a <HAL_RCC_OscConfig+0x46a>
 8001258:	e035      	b.n	80012c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800125a:	4b10      	ldr	r3, [pc, #64]	@ (800129c <HAL_RCC_OscConfig+0x4cc>)
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fb20 	bl	80008a4 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001268:	f7ff fb1c 	bl	80008a4 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e026      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_RCC_OscConfig+0x4c4>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1f0      	bne.n	8001268 <HAL_RCC_OscConfig+0x498>
 8001286:	e01e      	b.n	80012c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d107      	bne.n	80012a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e019      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
 8001294:	40021000 	.word	0x40021000
 8001298:	40007000 	.word	0x40007000
 800129c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012a0:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <HAL_RCC_OscConfig+0x500>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012be:	429a      	cmp	r2, r3
 80012c0:	d001      	beq.n	80012c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e000      	b.n	80012c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d101      	bne.n	80012e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e0d0      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012e8:	4b6a      	ldr	r3, [pc, #424]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0307 	and.w	r3, r3, #7
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d910      	bls.n	8001318 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012f6:	4b67      	ldr	r3, [pc, #412]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f023 0207 	bic.w	r2, r3, #7
 80012fe:	4965      	ldr	r1, [pc, #404]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	4313      	orrs	r3, r2
 8001304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001306:	4b63      	ldr	r3, [pc, #396]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d001      	beq.n	8001318 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0b8      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d020      	beq.n	8001366 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0304 	and.w	r3, r3, #4
 800132c:	2b00      	cmp	r3, #0
 800132e:	d005      	beq.n	800133c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001330:	4b59      	ldr	r3, [pc, #356]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4a58      	ldr	r2, [pc, #352]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800133a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0308 	and.w	r3, r3, #8
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001348:	4b53      	ldr	r3, [pc, #332]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	4a52      	ldr	r2, [pc, #328]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001352:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001354:	4b50      	ldr	r3, [pc, #320]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	494d      	ldr	r1, [pc, #308]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	2b00      	cmp	r3, #0
 8001370:	d040      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d107      	bne.n	800138a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137a:	4b47      	ldr	r3, [pc, #284]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d115      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e07f      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d107      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001392:	4b41      	ldr	r3, [pc, #260]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d109      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e073      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e06b      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b2:	4b39      	ldr	r3, [pc, #228]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f023 0203 	bic.w	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4936      	ldr	r1, [pc, #216]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 80013c0:	4313      	orrs	r3, r2
 80013c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013c4:	f7ff fa6e 	bl	80008a4 <HAL_GetTick>
 80013c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ca:	e00a      	b.n	80013e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013cc:	f7ff fa6a 	bl	80008a4 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013da:	4293      	cmp	r3, r2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e053      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 020c 	and.w	r2, r3, #12
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d1eb      	bne.n	80013cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013f4:	4b27      	ldr	r3, [pc, #156]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0307 	and.w	r3, r3, #7
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d210      	bcs.n	8001424 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001402:	4b24      	ldr	r3, [pc, #144]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f023 0207 	bic.w	r2, r3, #7
 800140a:	4922      	ldr	r1, [pc, #136]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	4313      	orrs	r3, r2
 8001410:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001412:	4b20      	ldr	r3, [pc, #128]	@ (8001494 <HAL_RCC_ClockConfig+0x1c0>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d001      	beq.n	8001424 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e032      	b.n	800148a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	2b00      	cmp	r3, #0
 800142e:	d008      	beq.n	8001442 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001430:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	4916      	ldr	r1, [pc, #88]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	4313      	orrs	r3, r2
 8001440:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0308 	and.w	r3, r3, #8
 800144a:	2b00      	cmp	r3, #0
 800144c:	d009      	beq.n	8001462 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800144e:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	490e      	ldr	r1, [pc, #56]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	4313      	orrs	r3, r2
 8001460:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001462:	f000 f821 	bl	80014a8 <HAL_RCC_GetSysClockFreq>
 8001466:	4602      	mov	r2, r0
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <HAL_RCC_ClockConfig+0x1c4>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	091b      	lsrs	r3, r3, #4
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	490a      	ldr	r1, [pc, #40]	@ (800149c <HAL_RCC_ClockConfig+0x1c8>)
 8001474:	5ccb      	ldrb	r3, [r1, r3]
 8001476:	fa22 f303 	lsr.w	r3, r2, r3
 800147a:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <HAL_RCC_ClockConfig+0x1cc>)
 800147c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800147e:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <HAL_RCC_ClockConfig+0x1d0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f9cc 	bl	8000820 <HAL_InitTick>

  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40022000 	.word	0x40022000
 8001498:	40021000 	.word	0x40021000
 800149c:	08002a88 	.word	0x08002a88
 80014a0:	20000000 	.word	0x20000000
 80014a4:	20000004 	.word	0x20000004

080014a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b087      	sub	sp, #28
 80014ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	2300      	movs	r3, #0
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014c2:	4b1e      	ldr	r3, [pc, #120]	@ (800153c <HAL_RCC_GetSysClockFreq+0x94>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f003 030c 	and.w	r3, r3, #12
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d002      	beq.n	80014d8 <HAL_RCC_GetSysClockFreq+0x30>
 80014d2:	2b08      	cmp	r3, #8
 80014d4:	d003      	beq.n	80014de <HAL_RCC_GetSysClockFreq+0x36>
 80014d6:	e027      	b.n	8001528 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014d8:	4b19      	ldr	r3, [pc, #100]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x98>)
 80014da:	613b      	str	r3, [r7, #16]
      break;
 80014dc:	e027      	b.n	800152e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	0c9b      	lsrs	r3, r3, #18
 80014e2:	f003 030f 	and.w	r3, r3, #15
 80014e6:	4a17      	ldr	r2, [pc, #92]	@ (8001544 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014e8:	5cd3      	ldrb	r3, [r2, r3]
 80014ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d010      	beq.n	8001518 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014f6:	4b11      	ldr	r3, [pc, #68]	@ (800153c <HAL_RCC_GetSysClockFreq+0x94>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	0c5b      	lsrs	r3, r3, #17
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	4a11      	ldr	r2, [pc, #68]	@ (8001548 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001502:	5cd3      	ldrb	r3, [r2, r3]
 8001504:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a0d      	ldr	r2, [pc, #52]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x98>)
 800150a:	fb03 f202 	mul.w	r2, r3, r2
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	fbb2 f3f3 	udiv	r3, r2, r3
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	e004      	b.n	8001522 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a0c      	ldr	r2, [pc, #48]	@ (800154c <HAL_RCC_GetSysClockFreq+0xa4>)
 800151c:	fb02 f303 	mul.w	r3, r2, r3
 8001520:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	613b      	str	r3, [r7, #16]
      break;
 8001526:	e002      	b.n	800152e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <HAL_RCC_GetSysClockFreq+0x98>)
 800152a:	613b      	str	r3, [r7, #16]
      break;
 800152c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800152e:	693b      	ldr	r3, [r7, #16]
}
 8001530:	4618      	mov	r0, r3
 8001532:	371c      	adds	r7, #28
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000
 8001540:	007a1200 	.word	0x007a1200
 8001544:	08002aa0 	.word	0x08002aa0
 8001548:	08002ab0 	.word	0x08002ab0
 800154c:	003d0900 	.word	0x003d0900

08001550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001554:	4b02      	ldr	r3, [pc, #8]	@ (8001560 <HAL_RCC_GetHCLKFreq+0x10>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr
 8001560:	20000000 	.word	0x20000000

08001564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001568:	f7ff fff2 	bl	8001550 <HAL_RCC_GetHCLKFreq>
 800156c:	4602      	mov	r2, r0
 800156e:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	0a1b      	lsrs	r3, r3, #8
 8001574:	f003 0307 	and.w	r3, r3, #7
 8001578:	4903      	ldr	r1, [pc, #12]	@ (8001588 <HAL_RCC_GetPCLK1Freq+0x24>)
 800157a:	5ccb      	ldrb	r3, [r1, r3]
 800157c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001580:	4618      	mov	r0, r3
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40021000 	.word	0x40021000
 8001588:	08002a98 	.word	0x08002a98

0800158c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001590:	f7ff ffde 	bl	8001550 <HAL_RCC_GetHCLKFreq>
 8001594:	4602      	mov	r2, r0
 8001596:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	0adb      	lsrs	r3, r3, #11
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	4903      	ldr	r1, [pc, #12]	@ (80015b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015a2:	5ccb      	ldrb	r3, [r1, r3]
 80015a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40021000 	.word	0x40021000
 80015b0:	08002a98 	.word	0x08002a98

080015b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <RCC_Delay+0x34>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <RCC_Delay+0x38>)
 80015c2:	fba2 2303 	umull	r2, r3, r2, r3
 80015c6:	0a5b      	lsrs	r3, r3, #9
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	fb02 f303 	mul.w	r3, r2, r3
 80015ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015d0:	bf00      	nop
  }
  while (Delay --);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	1e5a      	subs	r2, r3, #1
 80015d6:	60fa      	str	r2, [r7, #12]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1f9      	bne.n	80015d0 <RCC_Delay+0x1c>
}
 80015dc:	bf00      	nop
 80015de:	bf00      	nop
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	20000000 	.word	0x20000000
 80015ec:	10624dd3 	.word	0x10624dd3

080015f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e041      	b.n	8001686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d106      	bne.n	800161c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f7fe ff80 	bl	800051c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2202      	movs	r2, #2
 8001620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3304      	adds	r3, #4
 800162c:	4619      	mov	r1, r3
 800162e:	4610      	mov	r0, r2
 8001630:	f000 f940 	bl	80018b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2201      	movs	r2, #1
 8001638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2201      	movs	r2, #1
 8001640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2201      	movs	r2, #1
 8001650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2201      	movs	r2, #1
 8001660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d001      	beq.n	80016a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e032      	b.n	800170e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2202      	movs	r2, #2
 80016ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a18      	ldr	r2, [pc, #96]	@ (8001718 <HAL_TIM_Base_Start+0x88>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d00e      	beq.n	80016d8 <HAL_TIM_Base_Start+0x48>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016c2:	d009      	beq.n	80016d8 <HAL_TIM_Base_Start+0x48>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a14      	ldr	r2, [pc, #80]	@ (800171c <HAL_TIM_Base_Start+0x8c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d004      	beq.n	80016d8 <HAL_TIM_Base_Start+0x48>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a13      	ldr	r2, [pc, #76]	@ (8001720 <HAL_TIM_Base_Start+0x90>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d111      	bne.n	80016fc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b06      	cmp	r3, #6
 80016e8:	d010      	beq.n	800170c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f042 0201 	orr.w	r2, r2, #1
 80016f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016fa:	e007      	b.n	800170c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f042 0201 	orr.w	r2, r2, #1
 800170a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	40012c00 	.word	0x40012c00
 800171c:	40000400 	.word	0x40000400
 8001720:	40000800 	.word	0x40000800

08001724 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800172e:	2300      	movs	r3, #0
 8001730:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001738:	2b01      	cmp	r3, #1
 800173a:	d101      	bne.n	8001740 <HAL_TIM_ConfigClockSource+0x1c>
 800173c:	2302      	movs	r3, #2
 800173e:	e0b4      	b.n	80018aa <HAL_TIM_ConfigClockSource+0x186>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2201      	movs	r2, #1
 8001744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2202      	movs	r2, #2
 800174c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800175e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001778:	d03e      	beq.n	80017f8 <HAL_TIM_ConfigClockSource+0xd4>
 800177a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800177e:	f200 8087 	bhi.w	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 8001782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001786:	f000 8086 	beq.w	8001896 <HAL_TIM_ConfigClockSource+0x172>
 800178a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800178e:	d87f      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 8001790:	2b70      	cmp	r3, #112	@ 0x70
 8001792:	d01a      	beq.n	80017ca <HAL_TIM_ConfigClockSource+0xa6>
 8001794:	2b70      	cmp	r3, #112	@ 0x70
 8001796:	d87b      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 8001798:	2b60      	cmp	r3, #96	@ 0x60
 800179a:	d050      	beq.n	800183e <HAL_TIM_ConfigClockSource+0x11a>
 800179c:	2b60      	cmp	r3, #96	@ 0x60
 800179e:	d877      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 80017a0:	2b50      	cmp	r3, #80	@ 0x50
 80017a2:	d03c      	beq.n	800181e <HAL_TIM_ConfigClockSource+0xfa>
 80017a4:	2b50      	cmp	r3, #80	@ 0x50
 80017a6:	d873      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 80017a8:	2b40      	cmp	r3, #64	@ 0x40
 80017aa:	d058      	beq.n	800185e <HAL_TIM_ConfigClockSource+0x13a>
 80017ac:	2b40      	cmp	r3, #64	@ 0x40
 80017ae:	d86f      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 80017b0:	2b30      	cmp	r3, #48	@ 0x30
 80017b2:	d064      	beq.n	800187e <HAL_TIM_ConfigClockSource+0x15a>
 80017b4:	2b30      	cmp	r3, #48	@ 0x30
 80017b6:	d86b      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 80017b8:	2b20      	cmp	r3, #32
 80017ba:	d060      	beq.n	800187e <HAL_TIM_ConfigClockSource+0x15a>
 80017bc:	2b20      	cmp	r3, #32
 80017be:	d867      	bhi.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d05c      	beq.n	800187e <HAL_TIM_ConfigClockSource+0x15a>
 80017c4:	2b10      	cmp	r3, #16
 80017c6:	d05a      	beq.n	800187e <HAL_TIM_ConfigClockSource+0x15a>
 80017c8:	e062      	b.n	8001890 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80017da:	f000 f950 	bl	8001a7e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80017ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	609a      	str	r2, [r3, #8]
      break;
 80017f6:	e04f      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001808:	f000 f939 	bl	8001a7e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800181a:	609a      	str	r2, [r3, #8]
      break;
 800181c:	e03c      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800182a:	461a      	mov	r2, r3
 800182c:	f000 f8b0 	bl	8001990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2150      	movs	r1, #80	@ 0x50
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f907 	bl	8001a4a <TIM_ITRx_SetConfig>
      break;
 800183c:	e02c      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800184a:	461a      	mov	r2, r3
 800184c:	f000 f8ce 	bl	80019ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2160      	movs	r1, #96	@ 0x60
 8001856:	4618      	mov	r0, r3
 8001858:	f000 f8f7 	bl	8001a4a <TIM_ITRx_SetConfig>
      break;
 800185c:	e01c      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800186a:	461a      	mov	r2, r3
 800186c:	f000 f890 	bl	8001990 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2140      	movs	r1, #64	@ 0x40
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f8e7 	bl	8001a4a <TIM_ITRx_SetConfig>
      break;
 800187c:	e00c      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4619      	mov	r1, r3
 8001888:	4610      	mov	r0, r2
 800188a:	f000 f8de 	bl	8001a4a <TIM_ITRx_SetConfig>
      break;
 800188e:	e003      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
      break;
 8001894:	e000      	b.n	8001898 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001896:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001984 <TIM_Base_SetConfig+0xd0>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d00b      	beq.n	80018e4 <TIM_Base_SetConfig+0x30>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018d2:	d007      	beq.n	80018e4 <TIM_Base_SetConfig+0x30>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001988 <TIM_Base_SetConfig+0xd4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d003      	beq.n	80018e4 <TIM_Base_SetConfig+0x30>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a2b      	ldr	r2, [pc, #172]	@ (800198c <TIM_Base_SetConfig+0xd8>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d108      	bne.n	80018f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a22      	ldr	r2, [pc, #136]	@ (8001984 <TIM_Base_SetConfig+0xd0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d00b      	beq.n	8001916 <TIM_Base_SetConfig+0x62>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001904:	d007      	beq.n	8001916 <TIM_Base_SetConfig+0x62>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a1f      	ldr	r2, [pc, #124]	@ (8001988 <TIM_Base_SetConfig+0xd4>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d003      	beq.n	8001916 <TIM_Base_SetConfig+0x62>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a1e      	ldr	r2, [pc, #120]	@ (800198c <TIM_Base_SetConfig+0xd8>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800191c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4313      	orrs	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	4313      	orrs	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a0d      	ldr	r2, [pc, #52]	@ (8001984 <TIM_Base_SetConfig+0xd0>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d103      	bne.n	800195c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	691a      	ldr	r2, [r3, #16]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d005      	beq.n	800197a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	f023 0201 	bic.w	r2, r3, #1
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	611a      	str	r2, [r3, #16]
  }
}
 800197a:	bf00      	nop
 800197c:	3714      	adds	r7, #20
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr
 8001984:	40012c00 	.word	0x40012c00
 8001988:	40000400 	.word	0x40000400
 800198c:	40000800 	.word	0x40000800

08001990 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001990:	b480      	push	{r7}
 8001992:	b087      	sub	sp, #28
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	f023 0201 	bic.w	r2, r3, #1
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f023 030a 	bic.w	r3, r3, #10
 80019cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	621a      	str	r2, [r3, #32]
}
 80019e2:	bf00      	nop
 80019e4:	371c      	adds	r7, #28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	f023 0210 	bic.w	r2, r3, #16
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	031b      	lsls	r3, r3, #12
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001a28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	621a      	str	r2, [r3, #32]
}
 8001a40:	bf00      	nop
 8001a42:	371c      	adds	r7, #28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr

08001a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b085      	sub	sp, #20
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	f043 0307 	orr.w	r3, r3, #7
 8001a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	609a      	str	r2, [r3, #8]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b087      	sub	sp, #28
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
 8001a8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001a98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	021a      	lsls	r2, r3, #8
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	431a      	orrs	r2, r3
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	609a      	str	r2, [r3, #8]
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d101      	bne.n	8001ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	e046      	b.n	8001b62 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001afa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d00e      	beq.n	8001b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b20:	d009      	beq.n	8001b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d004      	beq.n	8001b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a10      	ldr	r2, [pc, #64]	@ (8001b74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d10c      	bne.n	8001b50 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68ba      	ldr	r2, [r7, #8]
 8001b4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	40012c00 	.word	0x40012c00
 8001b70:	40000400 	.word	0x40000400
 8001b74:	40000800 	.word	0x40000800

08001b78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e042      	b.n	8001c10 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d106      	bne.n	8001ba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7fe fcda 	bl	8000558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2224      	movs	r2, #36	@ 0x24
 8001ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68da      	ldr	r2, [r3, #12]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001bba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 fa09 	bl	8001fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	691a      	ldr	r2, [r3, #16]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001bd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	695a      	ldr	r2, [r3, #20]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001be0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68da      	ldr	r2, [r3, #12]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001bf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2220      	movs	r2, #32
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2220      	movs	r2, #32
 8001c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	@ 0x28
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	4613      	mov	r3, r2
 8001c26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b20      	cmp	r3, #32
 8001c36:	d175      	bne.n	8001d24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <HAL_UART_Transmit+0x2c>
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e06e      	b.n	8001d26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2221      	movs	r2, #33	@ 0x21
 8001c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c56:	f7fe fe25 	bl	80008a4 <HAL_GetTick>
 8001c5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	88fa      	ldrh	r2, [r7, #6]
 8001c60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	88fa      	ldrh	r2, [r7, #6]
 8001c66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c70:	d108      	bne.n	8001c84 <HAL_UART_Transmit+0x6c>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d104      	bne.n	8001c84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	e003      	b.n	8001c8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c8c:	e02e      	b.n	8001cec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2200      	movs	r2, #0
 8001c96:	2180      	movs	r1, #128	@ 0x80
 8001c98:	68f8      	ldr	r0, [r7, #12]
 8001c9a:	f000 f8df 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e03a      	b.n	8001d26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10b      	bne.n	8001cce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	3302      	adds	r3, #2
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	e007      	b.n	8001cde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	781a      	ldrb	r2, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1cb      	bne.n	8001c8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2140      	movs	r1, #64	@ 0x40
 8001d00:	68f8      	ldr	r0, [r7, #12]
 8001d02:	f000 f8ab 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2220      	movs	r2, #32
 8001d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e006      	b.n	8001d26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	e000      	b.n	8001d26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d24:	2302      	movs	r3, #2
  }
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3720      	adds	r7, #32
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b08a      	sub	sp, #40	@ 0x28
 8001d32:	af02      	add	r7, sp, #8
 8001d34:	60f8      	str	r0, [r7, #12]
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b20      	cmp	r3, #32
 8001d4c:	f040 8081 	bne.w	8001e52 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d002      	beq.n	8001d5c <HAL_UART_Receive+0x2e>
 8001d56:	88fb      	ldrh	r3, [r7, #6]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e079      	b.n	8001e54 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2222      	movs	r2, #34	@ 0x22
 8001d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d74:	f7fe fd96 	bl	80008a4 <HAL_GetTick>
 8001d78:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	88fa      	ldrh	r2, [r7, #6]
 8001d7e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	88fa      	ldrh	r2, [r7, #6]
 8001d84:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d8e:	d108      	bne.n	8001da2 <HAL_UART_Receive+0x74>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d104      	bne.n	8001da2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	61bb      	str	r3, [r7, #24]
 8001da0:	e003      	b.n	8001daa <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001daa:	e047      	b.n	8001e3c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	2200      	movs	r2, #0
 8001db4:	2120      	movs	r1, #32
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 f850 	bl	8001e5c <UART_WaitOnFlagUntilTimeout>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d005      	beq.n	8001dce <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2220      	movs	r2, #32
 8001dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e042      	b.n	8001e54 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10c      	bne.n	8001dee <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	3302      	adds	r3, #2
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	e01f      	b.n	8001e2e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001df6:	d007      	beq.n	8001e08 <HAL_UART_Receive+0xda>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10a      	bne.n	8001e16 <HAL_UART_Receive+0xe8>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d106      	bne.n	8001e16 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	701a      	strb	r2, [r3, #0]
 8001e14:	e008      	b.n	8001e28 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1b2      	bne.n	8001dac <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2220      	movs	r2, #32
 8001e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	e000      	b.n	8001e54 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8001e52:	2302      	movs	r3, #2
  }
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3720      	adds	r7, #32
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e6c:	e03b      	b.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d037      	beq.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e76:	f7fe fd15 	bl	80008a4 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	6a3a      	ldr	r2, [r7, #32]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d302      	bcc.n	8001e8c <UART_WaitOnFlagUntilTimeout+0x30>
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d101      	bne.n	8001e90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e03a      	b.n	8001f06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d023      	beq.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	2b80      	cmp	r3, #128	@ 0x80
 8001ea2:	d020      	beq.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b40      	cmp	r3, #64	@ 0x40
 8001ea8:	d01d      	beq.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d116      	bne.n	8001ee6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 f81d 	bl	8001f0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2208      	movs	r2, #8
 8001ed8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e00f      	b.n	8001f06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	68ba      	ldr	r2, [r7, #8]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	bf0c      	ite	eq
 8001ef6:	2301      	moveq	r3, #1
 8001ef8:	2300      	movne	r3, #0
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d0b4      	beq.n	8001e6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b095      	sub	sp, #84	@ 0x54
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	330c      	adds	r3, #12
 8001f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f20:	e853 3f00 	ldrex	r3, [r3]
 8001f24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	330c      	adds	r3, #12
 8001f34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f36:	643a      	str	r2, [r7, #64]	@ 0x40
 8001f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f3e:	e841 2300 	strex	r3, r2, [r1]
 8001f42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1e5      	bne.n	8001f16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	3314      	adds	r3, #20
 8001f50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f52:	6a3b      	ldr	r3, [r7, #32]
 8001f54:	e853 3f00 	ldrex	r3, [r3]
 8001f58:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	3314      	adds	r3, #20
 8001f68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f72:	e841 2300 	strex	r3, r2, [r1]
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1e5      	bne.n	8001f4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d119      	bne.n	8001fba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	330c      	adds	r3, #12
 8001f8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	e853 3f00 	ldrex	r3, [r3]
 8001f94:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f023 0310 	bic.w	r3, r3, #16
 8001f9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	330c      	adds	r3, #12
 8001fa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fa6:	61ba      	str	r2, [r7, #24]
 8001fa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001faa:	6979      	ldr	r1, [r7, #20]
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	e841 2300 	strex	r3, r2, [r1]
 8001fb2:	613b      	str	r3, [r7, #16]
   return(result);
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1e5      	bne.n	8001f86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001fc8:	bf00      	nop
 8001fca:	3754      	adds	r7, #84	@ 0x54
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
	...

08001fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	4313      	orrs	r3, r2
 8002002:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800200e:	f023 030c 	bic.w	r3, r3, #12
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	430b      	orrs	r3, r1
 800201a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699a      	ldr	r2, [r3, #24]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a2c      	ldr	r2, [pc, #176]	@ (80020e8 <UART_SetConfig+0x114>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d103      	bne.n	8002044 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800203c:	f7ff faa6 	bl	800158c <HAL_RCC_GetPCLK2Freq>
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	e002      	b.n	800204a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002044:	f7ff fa8e 	bl	8001564 <HAL_RCC_GetPCLK1Freq>
 8002048:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	009a      	lsls	r2, r3, #2
 8002054:	441a      	add	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002060:	4a22      	ldr	r2, [pc, #136]	@ (80020ec <UART_SetConfig+0x118>)
 8002062:	fba2 2303 	umull	r2, r3, r2, r3
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	0119      	lsls	r1, r3, #4
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	009a      	lsls	r2, r3, #2
 8002074:	441a      	add	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002080:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <UART_SetConfig+0x118>)
 8002082:	fba3 0302 	umull	r0, r3, r3, r2
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	2064      	movs	r0, #100	@ 0x64
 800208a:	fb00 f303 	mul.w	r3, r0, r3
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	011b      	lsls	r3, r3, #4
 8002092:	3332      	adds	r3, #50	@ 0x32
 8002094:	4a15      	ldr	r2, [pc, #84]	@ (80020ec <UART_SetConfig+0x118>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020a0:	4419      	add	r1, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	009a      	lsls	r2, r3, #2
 80020ac:	441a      	add	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80020b8:	4b0c      	ldr	r3, [pc, #48]	@ (80020ec <UART_SetConfig+0x118>)
 80020ba:	fba3 0302 	umull	r0, r3, r3, r2
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	2064      	movs	r0, #100	@ 0x64
 80020c2:	fb00 f303 	mul.w	r3, r0, r3
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	3332      	adds	r3, #50	@ 0x32
 80020cc:	4a07      	ldr	r2, [pc, #28]	@ (80020ec <UART_SetConfig+0x118>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	095b      	lsrs	r3, r3, #5
 80020d4:	f003 020f 	and.w	r2, r3, #15
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	440a      	add	r2, r1
 80020de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40013800 	.word	0x40013800
 80020ec:	51eb851f 	.word	0x51eb851f

080020f0 <siprintf>:
 80020f0:	b40e      	push	{r1, r2, r3}
 80020f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80020f6:	b500      	push	{lr}
 80020f8:	b09c      	sub	sp, #112	@ 0x70
 80020fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80020fc:	9002      	str	r0, [sp, #8]
 80020fe:	9006      	str	r0, [sp, #24]
 8002100:	9107      	str	r1, [sp, #28]
 8002102:	9104      	str	r1, [sp, #16]
 8002104:	4808      	ldr	r0, [pc, #32]	@ (8002128 <siprintf+0x38>)
 8002106:	4909      	ldr	r1, [pc, #36]	@ (800212c <siprintf+0x3c>)
 8002108:	f853 2b04 	ldr.w	r2, [r3], #4
 800210c:	9105      	str	r1, [sp, #20]
 800210e:	6800      	ldr	r0, [r0, #0]
 8002110:	a902      	add	r1, sp, #8
 8002112:	9301      	str	r3, [sp, #4]
 8002114:	f000 f992 	bl	800243c <_svfiprintf_r>
 8002118:	2200      	movs	r2, #0
 800211a:	9b02      	ldr	r3, [sp, #8]
 800211c:	701a      	strb	r2, [r3, #0]
 800211e:	b01c      	add	sp, #112	@ 0x70
 8002120:	f85d eb04 	ldr.w	lr, [sp], #4
 8002124:	b003      	add	sp, #12
 8002126:	4770      	bx	lr
 8002128:	2000000c 	.word	0x2000000c
 800212c:	ffff0208 	.word	0xffff0208

08002130 <memset>:
 8002130:	4603      	mov	r3, r0
 8002132:	4402      	add	r2, r0
 8002134:	4293      	cmp	r3, r2
 8002136:	d100      	bne.n	800213a <memset+0xa>
 8002138:	4770      	bx	lr
 800213a:	f803 1b01 	strb.w	r1, [r3], #1
 800213e:	e7f9      	b.n	8002134 <memset+0x4>

08002140 <__errno>:
 8002140:	4b01      	ldr	r3, [pc, #4]	@ (8002148 <__errno+0x8>)
 8002142:	6818      	ldr	r0, [r3, #0]
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	2000000c 	.word	0x2000000c

0800214c <__libc_init_array>:
 800214c:	b570      	push	{r4, r5, r6, lr}
 800214e:	2600      	movs	r6, #0
 8002150:	4d0c      	ldr	r5, [pc, #48]	@ (8002184 <__libc_init_array+0x38>)
 8002152:	4c0d      	ldr	r4, [pc, #52]	@ (8002188 <__libc_init_array+0x3c>)
 8002154:	1b64      	subs	r4, r4, r5
 8002156:	10a4      	asrs	r4, r4, #2
 8002158:	42a6      	cmp	r6, r4
 800215a:	d109      	bne.n	8002170 <__libc_init_array+0x24>
 800215c:	f000 fc78 	bl	8002a50 <_init>
 8002160:	2600      	movs	r6, #0
 8002162:	4d0a      	ldr	r5, [pc, #40]	@ (800218c <__libc_init_array+0x40>)
 8002164:	4c0a      	ldr	r4, [pc, #40]	@ (8002190 <__libc_init_array+0x44>)
 8002166:	1b64      	subs	r4, r4, r5
 8002168:	10a4      	asrs	r4, r4, #2
 800216a:	42a6      	cmp	r6, r4
 800216c:	d105      	bne.n	800217a <__libc_init_array+0x2e>
 800216e:	bd70      	pop	{r4, r5, r6, pc}
 8002170:	f855 3b04 	ldr.w	r3, [r5], #4
 8002174:	4798      	blx	r3
 8002176:	3601      	adds	r6, #1
 8002178:	e7ee      	b.n	8002158 <__libc_init_array+0xc>
 800217a:	f855 3b04 	ldr.w	r3, [r5], #4
 800217e:	4798      	blx	r3
 8002180:	3601      	adds	r6, #1
 8002182:	e7f2      	b.n	800216a <__libc_init_array+0x1e>
 8002184:	08002af0 	.word	0x08002af0
 8002188:	08002af0 	.word	0x08002af0
 800218c:	08002af0 	.word	0x08002af0
 8002190:	08002af4 	.word	0x08002af4

08002194 <__retarget_lock_acquire_recursive>:
 8002194:	4770      	bx	lr

08002196 <__retarget_lock_release_recursive>:
 8002196:	4770      	bx	lr

08002198 <_free_r>:
 8002198:	b538      	push	{r3, r4, r5, lr}
 800219a:	4605      	mov	r5, r0
 800219c:	2900      	cmp	r1, #0
 800219e:	d040      	beq.n	8002222 <_free_r+0x8a>
 80021a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021a4:	1f0c      	subs	r4, r1, #4
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	bfb8      	it	lt
 80021aa:	18e4      	addlt	r4, r4, r3
 80021ac:	f000 f8de 	bl	800236c <__malloc_lock>
 80021b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002224 <_free_r+0x8c>)
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	b933      	cbnz	r3, 80021c4 <_free_r+0x2c>
 80021b6:	6063      	str	r3, [r4, #4]
 80021b8:	6014      	str	r4, [r2, #0]
 80021ba:	4628      	mov	r0, r5
 80021bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021c0:	f000 b8da 	b.w	8002378 <__malloc_unlock>
 80021c4:	42a3      	cmp	r3, r4
 80021c6:	d908      	bls.n	80021da <_free_r+0x42>
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	1821      	adds	r1, r4, r0
 80021cc:	428b      	cmp	r3, r1
 80021ce:	bf01      	itttt	eq
 80021d0:	6819      	ldreq	r1, [r3, #0]
 80021d2:	685b      	ldreq	r3, [r3, #4]
 80021d4:	1809      	addeq	r1, r1, r0
 80021d6:	6021      	streq	r1, [r4, #0]
 80021d8:	e7ed      	b.n	80021b6 <_free_r+0x1e>
 80021da:	461a      	mov	r2, r3
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	b10b      	cbz	r3, 80021e4 <_free_r+0x4c>
 80021e0:	42a3      	cmp	r3, r4
 80021e2:	d9fa      	bls.n	80021da <_free_r+0x42>
 80021e4:	6811      	ldr	r1, [r2, #0]
 80021e6:	1850      	adds	r0, r2, r1
 80021e8:	42a0      	cmp	r0, r4
 80021ea:	d10b      	bne.n	8002204 <_free_r+0x6c>
 80021ec:	6820      	ldr	r0, [r4, #0]
 80021ee:	4401      	add	r1, r0
 80021f0:	1850      	adds	r0, r2, r1
 80021f2:	4283      	cmp	r3, r0
 80021f4:	6011      	str	r1, [r2, #0]
 80021f6:	d1e0      	bne.n	80021ba <_free_r+0x22>
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	4408      	add	r0, r1
 80021fe:	6010      	str	r0, [r2, #0]
 8002200:	6053      	str	r3, [r2, #4]
 8002202:	e7da      	b.n	80021ba <_free_r+0x22>
 8002204:	d902      	bls.n	800220c <_free_r+0x74>
 8002206:	230c      	movs	r3, #12
 8002208:	602b      	str	r3, [r5, #0]
 800220a:	e7d6      	b.n	80021ba <_free_r+0x22>
 800220c:	6820      	ldr	r0, [r4, #0]
 800220e:	1821      	adds	r1, r4, r0
 8002210:	428b      	cmp	r3, r1
 8002212:	bf01      	itttt	eq
 8002214:	6819      	ldreq	r1, [r3, #0]
 8002216:	685b      	ldreq	r3, [r3, #4]
 8002218:	1809      	addeq	r1, r1, r0
 800221a:	6021      	streq	r1, [r4, #0]
 800221c:	6063      	str	r3, [r4, #4]
 800221e:	6054      	str	r4, [r2, #4]
 8002220:	e7cb      	b.n	80021ba <_free_r+0x22>
 8002222:	bd38      	pop	{r3, r4, r5, pc}
 8002224:	200002e4 	.word	0x200002e4

08002228 <sbrk_aligned>:
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	4e0f      	ldr	r6, [pc, #60]	@ (8002268 <sbrk_aligned+0x40>)
 800222c:	460c      	mov	r4, r1
 800222e:	6831      	ldr	r1, [r6, #0]
 8002230:	4605      	mov	r5, r0
 8002232:	b911      	cbnz	r1, 800223a <sbrk_aligned+0x12>
 8002234:	f000 fbaa 	bl	800298c <_sbrk_r>
 8002238:	6030      	str	r0, [r6, #0]
 800223a:	4621      	mov	r1, r4
 800223c:	4628      	mov	r0, r5
 800223e:	f000 fba5 	bl	800298c <_sbrk_r>
 8002242:	1c43      	adds	r3, r0, #1
 8002244:	d103      	bne.n	800224e <sbrk_aligned+0x26>
 8002246:	f04f 34ff 	mov.w	r4, #4294967295
 800224a:	4620      	mov	r0, r4
 800224c:	bd70      	pop	{r4, r5, r6, pc}
 800224e:	1cc4      	adds	r4, r0, #3
 8002250:	f024 0403 	bic.w	r4, r4, #3
 8002254:	42a0      	cmp	r0, r4
 8002256:	d0f8      	beq.n	800224a <sbrk_aligned+0x22>
 8002258:	1a21      	subs	r1, r4, r0
 800225a:	4628      	mov	r0, r5
 800225c:	f000 fb96 	bl	800298c <_sbrk_r>
 8002260:	3001      	adds	r0, #1
 8002262:	d1f2      	bne.n	800224a <sbrk_aligned+0x22>
 8002264:	e7ef      	b.n	8002246 <sbrk_aligned+0x1e>
 8002266:	bf00      	nop
 8002268:	200002e0 	.word	0x200002e0

0800226c <_malloc_r>:
 800226c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002270:	1ccd      	adds	r5, r1, #3
 8002272:	f025 0503 	bic.w	r5, r5, #3
 8002276:	3508      	adds	r5, #8
 8002278:	2d0c      	cmp	r5, #12
 800227a:	bf38      	it	cc
 800227c:	250c      	movcc	r5, #12
 800227e:	2d00      	cmp	r5, #0
 8002280:	4606      	mov	r6, r0
 8002282:	db01      	blt.n	8002288 <_malloc_r+0x1c>
 8002284:	42a9      	cmp	r1, r5
 8002286:	d904      	bls.n	8002292 <_malloc_r+0x26>
 8002288:	230c      	movs	r3, #12
 800228a:	6033      	str	r3, [r6, #0]
 800228c:	2000      	movs	r0, #0
 800228e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002292:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002368 <_malloc_r+0xfc>
 8002296:	f000 f869 	bl	800236c <__malloc_lock>
 800229a:	f8d8 3000 	ldr.w	r3, [r8]
 800229e:	461c      	mov	r4, r3
 80022a0:	bb44      	cbnz	r4, 80022f4 <_malloc_r+0x88>
 80022a2:	4629      	mov	r1, r5
 80022a4:	4630      	mov	r0, r6
 80022a6:	f7ff ffbf 	bl	8002228 <sbrk_aligned>
 80022aa:	1c43      	adds	r3, r0, #1
 80022ac:	4604      	mov	r4, r0
 80022ae:	d158      	bne.n	8002362 <_malloc_r+0xf6>
 80022b0:	f8d8 4000 	ldr.w	r4, [r8]
 80022b4:	4627      	mov	r7, r4
 80022b6:	2f00      	cmp	r7, #0
 80022b8:	d143      	bne.n	8002342 <_malloc_r+0xd6>
 80022ba:	2c00      	cmp	r4, #0
 80022bc:	d04b      	beq.n	8002356 <_malloc_r+0xea>
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	4639      	mov	r1, r7
 80022c2:	4630      	mov	r0, r6
 80022c4:	eb04 0903 	add.w	r9, r4, r3
 80022c8:	f000 fb60 	bl	800298c <_sbrk_r>
 80022cc:	4581      	cmp	r9, r0
 80022ce:	d142      	bne.n	8002356 <_malloc_r+0xea>
 80022d0:	6821      	ldr	r1, [r4, #0]
 80022d2:	4630      	mov	r0, r6
 80022d4:	1a6d      	subs	r5, r5, r1
 80022d6:	4629      	mov	r1, r5
 80022d8:	f7ff ffa6 	bl	8002228 <sbrk_aligned>
 80022dc:	3001      	adds	r0, #1
 80022de:	d03a      	beq.n	8002356 <_malloc_r+0xea>
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	442b      	add	r3, r5
 80022e4:	6023      	str	r3, [r4, #0]
 80022e6:	f8d8 3000 	ldr.w	r3, [r8]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	bb62      	cbnz	r2, 8002348 <_malloc_r+0xdc>
 80022ee:	f8c8 7000 	str.w	r7, [r8]
 80022f2:	e00f      	b.n	8002314 <_malloc_r+0xa8>
 80022f4:	6822      	ldr	r2, [r4, #0]
 80022f6:	1b52      	subs	r2, r2, r5
 80022f8:	d420      	bmi.n	800233c <_malloc_r+0xd0>
 80022fa:	2a0b      	cmp	r2, #11
 80022fc:	d917      	bls.n	800232e <_malloc_r+0xc2>
 80022fe:	1961      	adds	r1, r4, r5
 8002300:	42a3      	cmp	r3, r4
 8002302:	6025      	str	r5, [r4, #0]
 8002304:	bf18      	it	ne
 8002306:	6059      	strne	r1, [r3, #4]
 8002308:	6863      	ldr	r3, [r4, #4]
 800230a:	bf08      	it	eq
 800230c:	f8c8 1000 	streq.w	r1, [r8]
 8002310:	5162      	str	r2, [r4, r5]
 8002312:	604b      	str	r3, [r1, #4]
 8002314:	4630      	mov	r0, r6
 8002316:	f000 f82f 	bl	8002378 <__malloc_unlock>
 800231a:	f104 000b 	add.w	r0, r4, #11
 800231e:	1d23      	adds	r3, r4, #4
 8002320:	f020 0007 	bic.w	r0, r0, #7
 8002324:	1ac2      	subs	r2, r0, r3
 8002326:	bf1c      	itt	ne
 8002328:	1a1b      	subne	r3, r3, r0
 800232a:	50a3      	strne	r3, [r4, r2]
 800232c:	e7af      	b.n	800228e <_malloc_r+0x22>
 800232e:	6862      	ldr	r2, [r4, #4]
 8002330:	42a3      	cmp	r3, r4
 8002332:	bf0c      	ite	eq
 8002334:	f8c8 2000 	streq.w	r2, [r8]
 8002338:	605a      	strne	r2, [r3, #4]
 800233a:	e7eb      	b.n	8002314 <_malloc_r+0xa8>
 800233c:	4623      	mov	r3, r4
 800233e:	6864      	ldr	r4, [r4, #4]
 8002340:	e7ae      	b.n	80022a0 <_malloc_r+0x34>
 8002342:	463c      	mov	r4, r7
 8002344:	687f      	ldr	r7, [r7, #4]
 8002346:	e7b6      	b.n	80022b6 <_malloc_r+0x4a>
 8002348:	461a      	mov	r2, r3
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	42a3      	cmp	r3, r4
 800234e:	d1fb      	bne.n	8002348 <_malloc_r+0xdc>
 8002350:	2300      	movs	r3, #0
 8002352:	6053      	str	r3, [r2, #4]
 8002354:	e7de      	b.n	8002314 <_malloc_r+0xa8>
 8002356:	230c      	movs	r3, #12
 8002358:	4630      	mov	r0, r6
 800235a:	6033      	str	r3, [r6, #0]
 800235c:	f000 f80c 	bl	8002378 <__malloc_unlock>
 8002360:	e794      	b.n	800228c <_malloc_r+0x20>
 8002362:	6005      	str	r5, [r0, #0]
 8002364:	e7d6      	b.n	8002314 <_malloc_r+0xa8>
 8002366:	bf00      	nop
 8002368:	200002e4 	.word	0x200002e4

0800236c <__malloc_lock>:
 800236c:	4801      	ldr	r0, [pc, #4]	@ (8002374 <__malloc_lock+0x8>)
 800236e:	f7ff bf11 	b.w	8002194 <__retarget_lock_acquire_recursive>
 8002372:	bf00      	nop
 8002374:	200002dc 	.word	0x200002dc

08002378 <__malloc_unlock>:
 8002378:	4801      	ldr	r0, [pc, #4]	@ (8002380 <__malloc_unlock+0x8>)
 800237a:	f7ff bf0c 	b.w	8002196 <__retarget_lock_release_recursive>
 800237e:	bf00      	nop
 8002380:	200002dc 	.word	0x200002dc

08002384 <__ssputs_r>:
 8002384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002388:	461f      	mov	r7, r3
 800238a:	688e      	ldr	r6, [r1, #8]
 800238c:	4682      	mov	sl, r0
 800238e:	42be      	cmp	r6, r7
 8002390:	460c      	mov	r4, r1
 8002392:	4690      	mov	r8, r2
 8002394:	680b      	ldr	r3, [r1, #0]
 8002396:	d82d      	bhi.n	80023f4 <__ssputs_r+0x70>
 8002398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800239c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80023a0:	d026      	beq.n	80023f0 <__ssputs_r+0x6c>
 80023a2:	6965      	ldr	r5, [r4, #20]
 80023a4:	6909      	ldr	r1, [r1, #16]
 80023a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023aa:	eba3 0901 	sub.w	r9, r3, r1
 80023ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80023b2:	1c7b      	adds	r3, r7, #1
 80023b4:	444b      	add	r3, r9
 80023b6:	106d      	asrs	r5, r5, #1
 80023b8:	429d      	cmp	r5, r3
 80023ba:	bf38      	it	cc
 80023bc:	461d      	movcc	r5, r3
 80023be:	0553      	lsls	r3, r2, #21
 80023c0:	d527      	bpl.n	8002412 <__ssputs_r+0x8e>
 80023c2:	4629      	mov	r1, r5
 80023c4:	f7ff ff52 	bl	800226c <_malloc_r>
 80023c8:	4606      	mov	r6, r0
 80023ca:	b360      	cbz	r0, 8002426 <__ssputs_r+0xa2>
 80023cc:	464a      	mov	r2, r9
 80023ce:	6921      	ldr	r1, [r4, #16]
 80023d0:	f000 fafa 	bl	80029c8 <memcpy>
 80023d4:	89a3      	ldrh	r3, [r4, #12]
 80023d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80023da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023de:	81a3      	strh	r3, [r4, #12]
 80023e0:	6126      	str	r6, [r4, #16]
 80023e2:	444e      	add	r6, r9
 80023e4:	6026      	str	r6, [r4, #0]
 80023e6:	463e      	mov	r6, r7
 80023e8:	6165      	str	r5, [r4, #20]
 80023ea:	eba5 0509 	sub.w	r5, r5, r9
 80023ee:	60a5      	str	r5, [r4, #8]
 80023f0:	42be      	cmp	r6, r7
 80023f2:	d900      	bls.n	80023f6 <__ssputs_r+0x72>
 80023f4:	463e      	mov	r6, r7
 80023f6:	4632      	mov	r2, r6
 80023f8:	4641      	mov	r1, r8
 80023fa:	6820      	ldr	r0, [r4, #0]
 80023fc:	f000 faac 	bl	8002958 <memmove>
 8002400:	2000      	movs	r0, #0
 8002402:	68a3      	ldr	r3, [r4, #8]
 8002404:	1b9b      	subs	r3, r3, r6
 8002406:	60a3      	str	r3, [r4, #8]
 8002408:	6823      	ldr	r3, [r4, #0]
 800240a:	4433      	add	r3, r6
 800240c:	6023      	str	r3, [r4, #0]
 800240e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002412:	462a      	mov	r2, r5
 8002414:	f000 fae6 	bl	80029e4 <_realloc_r>
 8002418:	4606      	mov	r6, r0
 800241a:	2800      	cmp	r0, #0
 800241c:	d1e0      	bne.n	80023e0 <__ssputs_r+0x5c>
 800241e:	4650      	mov	r0, sl
 8002420:	6921      	ldr	r1, [r4, #16]
 8002422:	f7ff feb9 	bl	8002198 <_free_r>
 8002426:	230c      	movs	r3, #12
 8002428:	f8ca 3000 	str.w	r3, [sl]
 800242c:	89a3      	ldrh	r3, [r4, #12]
 800242e:	f04f 30ff 	mov.w	r0, #4294967295
 8002432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002436:	81a3      	strh	r3, [r4, #12]
 8002438:	e7e9      	b.n	800240e <__ssputs_r+0x8a>
	...

0800243c <_svfiprintf_r>:
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	4698      	mov	r8, r3
 8002442:	898b      	ldrh	r3, [r1, #12]
 8002444:	4607      	mov	r7, r0
 8002446:	061b      	lsls	r3, r3, #24
 8002448:	460d      	mov	r5, r1
 800244a:	4614      	mov	r4, r2
 800244c:	b09d      	sub	sp, #116	@ 0x74
 800244e:	d510      	bpl.n	8002472 <_svfiprintf_r+0x36>
 8002450:	690b      	ldr	r3, [r1, #16]
 8002452:	b973      	cbnz	r3, 8002472 <_svfiprintf_r+0x36>
 8002454:	2140      	movs	r1, #64	@ 0x40
 8002456:	f7ff ff09 	bl	800226c <_malloc_r>
 800245a:	6028      	str	r0, [r5, #0]
 800245c:	6128      	str	r0, [r5, #16]
 800245e:	b930      	cbnz	r0, 800246e <_svfiprintf_r+0x32>
 8002460:	230c      	movs	r3, #12
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	f04f 30ff 	mov.w	r0, #4294967295
 8002468:	b01d      	add	sp, #116	@ 0x74
 800246a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800246e:	2340      	movs	r3, #64	@ 0x40
 8002470:	616b      	str	r3, [r5, #20]
 8002472:	2300      	movs	r3, #0
 8002474:	9309      	str	r3, [sp, #36]	@ 0x24
 8002476:	2320      	movs	r3, #32
 8002478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800247c:	2330      	movs	r3, #48	@ 0x30
 800247e:	f04f 0901 	mov.w	r9, #1
 8002482:	f8cd 800c 	str.w	r8, [sp, #12]
 8002486:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002620 <_svfiprintf_r+0x1e4>
 800248a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800248e:	4623      	mov	r3, r4
 8002490:	469a      	mov	sl, r3
 8002492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002496:	b10a      	cbz	r2, 800249c <_svfiprintf_r+0x60>
 8002498:	2a25      	cmp	r2, #37	@ 0x25
 800249a:	d1f9      	bne.n	8002490 <_svfiprintf_r+0x54>
 800249c:	ebba 0b04 	subs.w	fp, sl, r4
 80024a0:	d00b      	beq.n	80024ba <_svfiprintf_r+0x7e>
 80024a2:	465b      	mov	r3, fp
 80024a4:	4622      	mov	r2, r4
 80024a6:	4629      	mov	r1, r5
 80024a8:	4638      	mov	r0, r7
 80024aa:	f7ff ff6b 	bl	8002384 <__ssputs_r>
 80024ae:	3001      	adds	r0, #1
 80024b0:	f000 80a7 	beq.w	8002602 <_svfiprintf_r+0x1c6>
 80024b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80024b6:	445a      	add	r2, fp
 80024b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80024ba:	f89a 3000 	ldrb.w	r3, [sl]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 809f 	beq.w	8002602 <_svfiprintf_r+0x1c6>
 80024c4:	2300      	movs	r3, #0
 80024c6:	f04f 32ff 	mov.w	r2, #4294967295
 80024ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024ce:	f10a 0a01 	add.w	sl, sl, #1
 80024d2:	9304      	str	r3, [sp, #16]
 80024d4:	9307      	str	r3, [sp, #28]
 80024d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80024da:	931a      	str	r3, [sp, #104]	@ 0x68
 80024dc:	4654      	mov	r4, sl
 80024de:	2205      	movs	r2, #5
 80024e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024e4:	484e      	ldr	r0, [pc, #312]	@ (8002620 <_svfiprintf_r+0x1e4>)
 80024e6:	f000 fa61 	bl	80029ac <memchr>
 80024ea:	9a04      	ldr	r2, [sp, #16]
 80024ec:	b9d8      	cbnz	r0, 8002526 <_svfiprintf_r+0xea>
 80024ee:	06d0      	lsls	r0, r2, #27
 80024f0:	bf44      	itt	mi
 80024f2:	2320      	movmi	r3, #32
 80024f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80024f8:	0711      	lsls	r1, r2, #28
 80024fa:	bf44      	itt	mi
 80024fc:	232b      	movmi	r3, #43	@ 0x2b
 80024fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002502:	f89a 3000 	ldrb.w	r3, [sl]
 8002506:	2b2a      	cmp	r3, #42	@ 0x2a
 8002508:	d015      	beq.n	8002536 <_svfiprintf_r+0xfa>
 800250a:	4654      	mov	r4, sl
 800250c:	2000      	movs	r0, #0
 800250e:	f04f 0c0a 	mov.w	ip, #10
 8002512:	9a07      	ldr	r2, [sp, #28]
 8002514:	4621      	mov	r1, r4
 8002516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800251a:	3b30      	subs	r3, #48	@ 0x30
 800251c:	2b09      	cmp	r3, #9
 800251e:	d94b      	bls.n	80025b8 <_svfiprintf_r+0x17c>
 8002520:	b1b0      	cbz	r0, 8002550 <_svfiprintf_r+0x114>
 8002522:	9207      	str	r2, [sp, #28]
 8002524:	e014      	b.n	8002550 <_svfiprintf_r+0x114>
 8002526:	eba0 0308 	sub.w	r3, r0, r8
 800252a:	fa09 f303 	lsl.w	r3, r9, r3
 800252e:	4313      	orrs	r3, r2
 8002530:	46a2      	mov	sl, r4
 8002532:	9304      	str	r3, [sp, #16]
 8002534:	e7d2      	b.n	80024dc <_svfiprintf_r+0xa0>
 8002536:	9b03      	ldr	r3, [sp, #12]
 8002538:	1d19      	adds	r1, r3, #4
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	9103      	str	r1, [sp, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	bfbb      	ittet	lt
 8002542:	425b      	neglt	r3, r3
 8002544:	f042 0202 	orrlt.w	r2, r2, #2
 8002548:	9307      	strge	r3, [sp, #28]
 800254a:	9307      	strlt	r3, [sp, #28]
 800254c:	bfb8      	it	lt
 800254e:	9204      	strlt	r2, [sp, #16]
 8002550:	7823      	ldrb	r3, [r4, #0]
 8002552:	2b2e      	cmp	r3, #46	@ 0x2e
 8002554:	d10a      	bne.n	800256c <_svfiprintf_r+0x130>
 8002556:	7863      	ldrb	r3, [r4, #1]
 8002558:	2b2a      	cmp	r3, #42	@ 0x2a
 800255a:	d132      	bne.n	80025c2 <_svfiprintf_r+0x186>
 800255c:	9b03      	ldr	r3, [sp, #12]
 800255e:	3402      	adds	r4, #2
 8002560:	1d1a      	adds	r2, r3, #4
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	9203      	str	r2, [sp, #12]
 8002566:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800256a:	9305      	str	r3, [sp, #20]
 800256c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002624 <_svfiprintf_r+0x1e8>
 8002570:	2203      	movs	r2, #3
 8002572:	4650      	mov	r0, sl
 8002574:	7821      	ldrb	r1, [r4, #0]
 8002576:	f000 fa19 	bl	80029ac <memchr>
 800257a:	b138      	cbz	r0, 800258c <_svfiprintf_r+0x150>
 800257c:	2240      	movs	r2, #64	@ 0x40
 800257e:	9b04      	ldr	r3, [sp, #16]
 8002580:	eba0 000a 	sub.w	r0, r0, sl
 8002584:	4082      	lsls	r2, r0
 8002586:	4313      	orrs	r3, r2
 8002588:	3401      	adds	r4, #1
 800258a:	9304      	str	r3, [sp, #16]
 800258c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002590:	2206      	movs	r2, #6
 8002592:	4825      	ldr	r0, [pc, #148]	@ (8002628 <_svfiprintf_r+0x1ec>)
 8002594:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002598:	f000 fa08 	bl	80029ac <memchr>
 800259c:	2800      	cmp	r0, #0
 800259e:	d036      	beq.n	800260e <_svfiprintf_r+0x1d2>
 80025a0:	4b22      	ldr	r3, [pc, #136]	@ (800262c <_svfiprintf_r+0x1f0>)
 80025a2:	bb1b      	cbnz	r3, 80025ec <_svfiprintf_r+0x1b0>
 80025a4:	9b03      	ldr	r3, [sp, #12]
 80025a6:	3307      	adds	r3, #7
 80025a8:	f023 0307 	bic.w	r3, r3, #7
 80025ac:	3308      	adds	r3, #8
 80025ae:	9303      	str	r3, [sp, #12]
 80025b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80025b2:	4433      	add	r3, r6
 80025b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80025b6:	e76a      	b.n	800248e <_svfiprintf_r+0x52>
 80025b8:	460c      	mov	r4, r1
 80025ba:	2001      	movs	r0, #1
 80025bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80025c0:	e7a8      	b.n	8002514 <_svfiprintf_r+0xd8>
 80025c2:	2300      	movs	r3, #0
 80025c4:	f04f 0c0a 	mov.w	ip, #10
 80025c8:	4619      	mov	r1, r3
 80025ca:	3401      	adds	r4, #1
 80025cc:	9305      	str	r3, [sp, #20]
 80025ce:	4620      	mov	r0, r4
 80025d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025d4:	3a30      	subs	r2, #48	@ 0x30
 80025d6:	2a09      	cmp	r2, #9
 80025d8:	d903      	bls.n	80025e2 <_svfiprintf_r+0x1a6>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0c6      	beq.n	800256c <_svfiprintf_r+0x130>
 80025de:	9105      	str	r1, [sp, #20]
 80025e0:	e7c4      	b.n	800256c <_svfiprintf_r+0x130>
 80025e2:	4604      	mov	r4, r0
 80025e4:	2301      	movs	r3, #1
 80025e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80025ea:	e7f0      	b.n	80025ce <_svfiprintf_r+0x192>
 80025ec:	ab03      	add	r3, sp, #12
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	462a      	mov	r2, r5
 80025f2:	4638      	mov	r0, r7
 80025f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002630 <_svfiprintf_r+0x1f4>)
 80025f6:	a904      	add	r1, sp, #16
 80025f8:	f3af 8000 	nop.w
 80025fc:	1c42      	adds	r2, r0, #1
 80025fe:	4606      	mov	r6, r0
 8002600:	d1d6      	bne.n	80025b0 <_svfiprintf_r+0x174>
 8002602:	89ab      	ldrh	r3, [r5, #12]
 8002604:	065b      	lsls	r3, r3, #25
 8002606:	f53f af2d 	bmi.w	8002464 <_svfiprintf_r+0x28>
 800260a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800260c:	e72c      	b.n	8002468 <_svfiprintf_r+0x2c>
 800260e:	ab03      	add	r3, sp, #12
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	462a      	mov	r2, r5
 8002614:	4638      	mov	r0, r7
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <_svfiprintf_r+0x1f4>)
 8002618:	a904      	add	r1, sp, #16
 800261a:	f000 f87d 	bl	8002718 <_printf_i>
 800261e:	e7ed      	b.n	80025fc <_svfiprintf_r+0x1c0>
 8002620:	08002ab2 	.word	0x08002ab2
 8002624:	08002ab8 	.word	0x08002ab8
 8002628:	08002abc 	.word	0x08002abc
 800262c:	00000000 	.word	0x00000000
 8002630:	08002385 	.word	0x08002385

08002634 <_printf_common>:
 8002634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002638:	4616      	mov	r6, r2
 800263a:	4698      	mov	r8, r3
 800263c:	688a      	ldr	r2, [r1, #8]
 800263e:	690b      	ldr	r3, [r1, #16]
 8002640:	4607      	mov	r7, r0
 8002642:	4293      	cmp	r3, r2
 8002644:	bfb8      	it	lt
 8002646:	4613      	movlt	r3, r2
 8002648:	6033      	str	r3, [r6, #0]
 800264a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800264e:	460c      	mov	r4, r1
 8002650:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002654:	b10a      	cbz	r2, 800265a <_printf_common+0x26>
 8002656:	3301      	adds	r3, #1
 8002658:	6033      	str	r3, [r6, #0]
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	0699      	lsls	r1, r3, #26
 800265e:	bf42      	ittt	mi
 8002660:	6833      	ldrmi	r3, [r6, #0]
 8002662:	3302      	addmi	r3, #2
 8002664:	6033      	strmi	r3, [r6, #0]
 8002666:	6825      	ldr	r5, [r4, #0]
 8002668:	f015 0506 	ands.w	r5, r5, #6
 800266c:	d106      	bne.n	800267c <_printf_common+0x48>
 800266e:	f104 0a19 	add.w	sl, r4, #25
 8002672:	68e3      	ldr	r3, [r4, #12]
 8002674:	6832      	ldr	r2, [r6, #0]
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	42ab      	cmp	r3, r5
 800267a:	dc2b      	bgt.n	80026d4 <_printf_common+0xa0>
 800267c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002680:	6822      	ldr	r2, [r4, #0]
 8002682:	3b00      	subs	r3, #0
 8002684:	bf18      	it	ne
 8002686:	2301      	movne	r3, #1
 8002688:	0692      	lsls	r2, r2, #26
 800268a:	d430      	bmi.n	80026ee <_printf_common+0xba>
 800268c:	4641      	mov	r1, r8
 800268e:	4638      	mov	r0, r7
 8002690:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002694:	47c8      	blx	r9
 8002696:	3001      	adds	r0, #1
 8002698:	d023      	beq.n	80026e2 <_printf_common+0xae>
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	6922      	ldr	r2, [r4, #16]
 800269e:	f003 0306 	and.w	r3, r3, #6
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf14      	ite	ne
 80026a6:	2500      	movne	r5, #0
 80026a8:	6833      	ldreq	r3, [r6, #0]
 80026aa:	f04f 0600 	mov.w	r6, #0
 80026ae:	bf08      	it	eq
 80026b0:	68e5      	ldreq	r5, [r4, #12]
 80026b2:	f104 041a 	add.w	r4, r4, #26
 80026b6:	bf08      	it	eq
 80026b8:	1aed      	subeq	r5, r5, r3
 80026ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80026be:	bf08      	it	eq
 80026c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026c4:	4293      	cmp	r3, r2
 80026c6:	bfc4      	itt	gt
 80026c8:	1a9b      	subgt	r3, r3, r2
 80026ca:	18ed      	addgt	r5, r5, r3
 80026cc:	42b5      	cmp	r5, r6
 80026ce:	d11a      	bne.n	8002706 <_printf_common+0xd2>
 80026d0:	2000      	movs	r0, #0
 80026d2:	e008      	b.n	80026e6 <_printf_common+0xb2>
 80026d4:	2301      	movs	r3, #1
 80026d6:	4652      	mov	r2, sl
 80026d8:	4641      	mov	r1, r8
 80026da:	4638      	mov	r0, r7
 80026dc:	47c8      	blx	r9
 80026de:	3001      	adds	r0, #1
 80026e0:	d103      	bne.n	80026ea <_printf_common+0xb6>
 80026e2:	f04f 30ff 	mov.w	r0, #4294967295
 80026e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ea:	3501      	adds	r5, #1
 80026ec:	e7c1      	b.n	8002672 <_printf_common+0x3e>
 80026ee:	2030      	movs	r0, #48	@ 0x30
 80026f0:	18e1      	adds	r1, r4, r3
 80026f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80026fc:	4422      	add	r2, r4
 80026fe:	3302      	adds	r3, #2
 8002700:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002704:	e7c2      	b.n	800268c <_printf_common+0x58>
 8002706:	2301      	movs	r3, #1
 8002708:	4622      	mov	r2, r4
 800270a:	4641      	mov	r1, r8
 800270c:	4638      	mov	r0, r7
 800270e:	47c8      	blx	r9
 8002710:	3001      	adds	r0, #1
 8002712:	d0e6      	beq.n	80026e2 <_printf_common+0xae>
 8002714:	3601      	adds	r6, #1
 8002716:	e7d9      	b.n	80026cc <_printf_common+0x98>

08002718 <_printf_i>:
 8002718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800271c:	7e0f      	ldrb	r7, [r1, #24]
 800271e:	4691      	mov	r9, r2
 8002720:	2f78      	cmp	r7, #120	@ 0x78
 8002722:	4680      	mov	r8, r0
 8002724:	460c      	mov	r4, r1
 8002726:	469a      	mov	sl, r3
 8002728:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800272a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800272e:	d807      	bhi.n	8002740 <_printf_i+0x28>
 8002730:	2f62      	cmp	r7, #98	@ 0x62
 8002732:	d80a      	bhi.n	800274a <_printf_i+0x32>
 8002734:	2f00      	cmp	r7, #0
 8002736:	f000 80d3 	beq.w	80028e0 <_printf_i+0x1c8>
 800273a:	2f58      	cmp	r7, #88	@ 0x58
 800273c:	f000 80ba 	beq.w	80028b4 <_printf_i+0x19c>
 8002740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002744:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002748:	e03a      	b.n	80027c0 <_printf_i+0xa8>
 800274a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800274e:	2b15      	cmp	r3, #21
 8002750:	d8f6      	bhi.n	8002740 <_printf_i+0x28>
 8002752:	a101      	add	r1, pc, #4	@ (adr r1, 8002758 <_printf_i+0x40>)
 8002754:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002758:	080027b1 	.word	0x080027b1
 800275c:	080027c5 	.word	0x080027c5
 8002760:	08002741 	.word	0x08002741
 8002764:	08002741 	.word	0x08002741
 8002768:	08002741 	.word	0x08002741
 800276c:	08002741 	.word	0x08002741
 8002770:	080027c5 	.word	0x080027c5
 8002774:	08002741 	.word	0x08002741
 8002778:	08002741 	.word	0x08002741
 800277c:	08002741 	.word	0x08002741
 8002780:	08002741 	.word	0x08002741
 8002784:	080028c7 	.word	0x080028c7
 8002788:	080027ef 	.word	0x080027ef
 800278c:	08002881 	.word	0x08002881
 8002790:	08002741 	.word	0x08002741
 8002794:	08002741 	.word	0x08002741
 8002798:	080028e9 	.word	0x080028e9
 800279c:	08002741 	.word	0x08002741
 80027a0:	080027ef 	.word	0x080027ef
 80027a4:	08002741 	.word	0x08002741
 80027a8:	08002741 	.word	0x08002741
 80027ac:	08002889 	.word	0x08002889
 80027b0:	6833      	ldr	r3, [r6, #0]
 80027b2:	1d1a      	adds	r2, r3, #4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6032      	str	r2, [r6, #0]
 80027b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80027bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80027c0:	2301      	movs	r3, #1
 80027c2:	e09e      	b.n	8002902 <_printf_i+0x1ea>
 80027c4:	6833      	ldr	r3, [r6, #0]
 80027c6:	6820      	ldr	r0, [r4, #0]
 80027c8:	1d19      	adds	r1, r3, #4
 80027ca:	6031      	str	r1, [r6, #0]
 80027cc:	0606      	lsls	r6, r0, #24
 80027ce:	d501      	bpl.n	80027d4 <_printf_i+0xbc>
 80027d0:	681d      	ldr	r5, [r3, #0]
 80027d2:	e003      	b.n	80027dc <_printf_i+0xc4>
 80027d4:	0645      	lsls	r5, r0, #25
 80027d6:	d5fb      	bpl.n	80027d0 <_printf_i+0xb8>
 80027d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80027dc:	2d00      	cmp	r5, #0
 80027de:	da03      	bge.n	80027e8 <_printf_i+0xd0>
 80027e0:	232d      	movs	r3, #45	@ 0x2d
 80027e2:	426d      	negs	r5, r5
 80027e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027e8:	230a      	movs	r3, #10
 80027ea:	4859      	ldr	r0, [pc, #356]	@ (8002950 <_printf_i+0x238>)
 80027ec:	e011      	b.n	8002812 <_printf_i+0xfa>
 80027ee:	6821      	ldr	r1, [r4, #0]
 80027f0:	6833      	ldr	r3, [r6, #0]
 80027f2:	0608      	lsls	r0, r1, #24
 80027f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80027f8:	d402      	bmi.n	8002800 <_printf_i+0xe8>
 80027fa:	0649      	lsls	r1, r1, #25
 80027fc:	bf48      	it	mi
 80027fe:	b2ad      	uxthmi	r5, r5
 8002800:	2f6f      	cmp	r7, #111	@ 0x6f
 8002802:	6033      	str	r3, [r6, #0]
 8002804:	bf14      	ite	ne
 8002806:	230a      	movne	r3, #10
 8002808:	2308      	moveq	r3, #8
 800280a:	4851      	ldr	r0, [pc, #324]	@ (8002950 <_printf_i+0x238>)
 800280c:	2100      	movs	r1, #0
 800280e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002812:	6866      	ldr	r6, [r4, #4]
 8002814:	2e00      	cmp	r6, #0
 8002816:	bfa8      	it	ge
 8002818:	6821      	ldrge	r1, [r4, #0]
 800281a:	60a6      	str	r6, [r4, #8]
 800281c:	bfa4      	itt	ge
 800281e:	f021 0104 	bicge.w	r1, r1, #4
 8002822:	6021      	strge	r1, [r4, #0]
 8002824:	b90d      	cbnz	r5, 800282a <_printf_i+0x112>
 8002826:	2e00      	cmp	r6, #0
 8002828:	d04b      	beq.n	80028c2 <_printf_i+0x1aa>
 800282a:	4616      	mov	r6, r2
 800282c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002830:	fb03 5711 	mls	r7, r3, r1, r5
 8002834:	5dc7      	ldrb	r7, [r0, r7]
 8002836:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800283a:	462f      	mov	r7, r5
 800283c:	42bb      	cmp	r3, r7
 800283e:	460d      	mov	r5, r1
 8002840:	d9f4      	bls.n	800282c <_printf_i+0x114>
 8002842:	2b08      	cmp	r3, #8
 8002844:	d10b      	bne.n	800285e <_printf_i+0x146>
 8002846:	6823      	ldr	r3, [r4, #0]
 8002848:	07df      	lsls	r7, r3, #31
 800284a:	d508      	bpl.n	800285e <_printf_i+0x146>
 800284c:	6923      	ldr	r3, [r4, #16]
 800284e:	6861      	ldr	r1, [r4, #4]
 8002850:	4299      	cmp	r1, r3
 8002852:	bfde      	ittt	le
 8002854:	2330      	movle	r3, #48	@ 0x30
 8002856:	f806 3c01 	strble.w	r3, [r6, #-1]
 800285a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800285e:	1b92      	subs	r2, r2, r6
 8002860:	6122      	str	r2, [r4, #16]
 8002862:	464b      	mov	r3, r9
 8002864:	4621      	mov	r1, r4
 8002866:	4640      	mov	r0, r8
 8002868:	f8cd a000 	str.w	sl, [sp]
 800286c:	aa03      	add	r2, sp, #12
 800286e:	f7ff fee1 	bl	8002634 <_printf_common>
 8002872:	3001      	adds	r0, #1
 8002874:	d14a      	bne.n	800290c <_printf_i+0x1f4>
 8002876:	f04f 30ff 	mov.w	r0, #4294967295
 800287a:	b004      	add	sp, #16
 800287c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	f043 0320 	orr.w	r3, r3, #32
 8002886:	6023      	str	r3, [r4, #0]
 8002888:	2778      	movs	r7, #120	@ 0x78
 800288a:	4832      	ldr	r0, [pc, #200]	@ (8002954 <_printf_i+0x23c>)
 800288c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	6831      	ldr	r1, [r6, #0]
 8002894:	061f      	lsls	r7, r3, #24
 8002896:	f851 5b04 	ldr.w	r5, [r1], #4
 800289a:	d402      	bmi.n	80028a2 <_printf_i+0x18a>
 800289c:	065f      	lsls	r7, r3, #25
 800289e:	bf48      	it	mi
 80028a0:	b2ad      	uxthmi	r5, r5
 80028a2:	6031      	str	r1, [r6, #0]
 80028a4:	07d9      	lsls	r1, r3, #31
 80028a6:	bf44      	itt	mi
 80028a8:	f043 0320 	orrmi.w	r3, r3, #32
 80028ac:	6023      	strmi	r3, [r4, #0]
 80028ae:	b11d      	cbz	r5, 80028b8 <_printf_i+0x1a0>
 80028b0:	2310      	movs	r3, #16
 80028b2:	e7ab      	b.n	800280c <_printf_i+0xf4>
 80028b4:	4826      	ldr	r0, [pc, #152]	@ (8002950 <_printf_i+0x238>)
 80028b6:	e7e9      	b.n	800288c <_printf_i+0x174>
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	f023 0320 	bic.w	r3, r3, #32
 80028be:	6023      	str	r3, [r4, #0]
 80028c0:	e7f6      	b.n	80028b0 <_printf_i+0x198>
 80028c2:	4616      	mov	r6, r2
 80028c4:	e7bd      	b.n	8002842 <_printf_i+0x12a>
 80028c6:	6833      	ldr	r3, [r6, #0]
 80028c8:	6825      	ldr	r5, [r4, #0]
 80028ca:	1d18      	adds	r0, r3, #4
 80028cc:	6961      	ldr	r1, [r4, #20]
 80028ce:	6030      	str	r0, [r6, #0]
 80028d0:	062e      	lsls	r6, r5, #24
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	d501      	bpl.n	80028da <_printf_i+0x1c2>
 80028d6:	6019      	str	r1, [r3, #0]
 80028d8:	e002      	b.n	80028e0 <_printf_i+0x1c8>
 80028da:	0668      	lsls	r0, r5, #25
 80028dc:	d5fb      	bpl.n	80028d6 <_printf_i+0x1be>
 80028de:	8019      	strh	r1, [r3, #0]
 80028e0:	2300      	movs	r3, #0
 80028e2:	4616      	mov	r6, r2
 80028e4:	6123      	str	r3, [r4, #16]
 80028e6:	e7bc      	b.n	8002862 <_printf_i+0x14a>
 80028e8:	6833      	ldr	r3, [r6, #0]
 80028ea:	2100      	movs	r1, #0
 80028ec:	1d1a      	adds	r2, r3, #4
 80028ee:	6032      	str	r2, [r6, #0]
 80028f0:	681e      	ldr	r6, [r3, #0]
 80028f2:	6862      	ldr	r2, [r4, #4]
 80028f4:	4630      	mov	r0, r6
 80028f6:	f000 f859 	bl	80029ac <memchr>
 80028fa:	b108      	cbz	r0, 8002900 <_printf_i+0x1e8>
 80028fc:	1b80      	subs	r0, r0, r6
 80028fe:	6060      	str	r0, [r4, #4]
 8002900:	6863      	ldr	r3, [r4, #4]
 8002902:	6123      	str	r3, [r4, #16]
 8002904:	2300      	movs	r3, #0
 8002906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800290a:	e7aa      	b.n	8002862 <_printf_i+0x14a>
 800290c:	4632      	mov	r2, r6
 800290e:	4649      	mov	r1, r9
 8002910:	4640      	mov	r0, r8
 8002912:	6923      	ldr	r3, [r4, #16]
 8002914:	47d0      	blx	sl
 8002916:	3001      	adds	r0, #1
 8002918:	d0ad      	beq.n	8002876 <_printf_i+0x15e>
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	079b      	lsls	r3, r3, #30
 800291e:	d413      	bmi.n	8002948 <_printf_i+0x230>
 8002920:	68e0      	ldr	r0, [r4, #12]
 8002922:	9b03      	ldr	r3, [sp, #12]
 8002924:	4298      	cmp	r0, r3
 8002926:	bfb8      	it	lt
 8002928:	4618      	movlt	r0, r3
 800292a:	e7a6      	b.n	800287a <_printf_i+0x162>
 800292c:	2301      	movs	r3, #1
 800292e:	4632      	mov	r2, r6
 8002930:	4649      	mov	r1, r9
 8002932:	4640      	mov	r0, r8
 8002934:	47d0      	blx	sl
 8002936:	3001      	adds	r0, #1
 8002938:	d09d      	beq.n	8002876 <_printf_i+0x15e>
 800293a:	3501      	adds	r5, #1
 800293c:	68e3      	ldr	r3, [r4, #12]
 800293e:	9903      	ldr	r1, [sp, #12]
 8002940:	1a5b      	subs	r3, r3, r1
 8002942:	42ab      	cmp	r3, r5
 8002944:	dcf2      	bgt.n	800292c <_printf_i+0x214>
 8002946:	e7eb      	b.n	8002920 <_printf_i+0x208>
 8002948:	2500      	movs	r5, #0
 800294a:	f104 0619 	add.w	r6, r4, #25
 800294e:	e7f5      	b.n	800293c <_printf_i+0x224>
 8002950:	08002ac3 	.word	0x08002ac3
 8002954:	08002ad4 	.word	0x08002ad4

08002958 <memmove>:
 8002958:	4288      	cmp	r0, r1
 800295a:	b510      	push	{r4, lr}
 800295c:	eb01 0402 	add.w	r4, r1, r2
 8002960:	d902      	bls.n	8002968 <memmove+0x10>
 8002962:	4284      	cmp	r4, r0
 8002964:	4623      	mov	r3, r4
 8002966:	d807      	bhi.n	8002978 <memmove+0x20>
 8002968:	1e43      	subs	r3, r0, #1
 800296a:	42a1      	cmp	r1, r4
 800296c:	d008      	beq.n	8002980 <memmove+0x28>
 800296e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002972:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002976:	e7f8      	b.n	800296a <memmove+0x12>
 8002978:	4601      	mov	r1, r0
 800297a:	4402      	add	r2, r0
 800297c:	428a      	cmp	r2, r1
 800297e:	d100      	bne.n	8002982 <memmove+0x2a>
 8002980:	bd10      	pop	{r4, pc}
 8002982:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002986:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800298a:	e7f7      	b.n	800297c <memmove+0x24>

0800298c <_sbrk_r>:
 800298c:	b538      	push	{r3, r4, r5, lr}
 800298e:	2300      	movs	r3, #0
 8002990:	4d05      	ldr	r5, [pc, #20]	@ (80029a8 <_sbrk_r+0x1c>)
 8002992:	4604      	mov	r4, r0
 8002994:	4608      	mov	r0, r1
 8002996:	602b      	str	r3, [r5, #0]
 8002998:	f7fd feca 	bl	8000730 <_sbrk>
 800299c:	1c43      	adds	r3, r0, #1
 800299e:	d102      	bne.n	80029a6 <_sbrk_r+0x1a>
 80029a0:	682b      	ldr	r3, [r5, #0]
 80029a2:	b103      	cbz	r3, 80029a6 <_sbrk_r+0x1a>
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	bd38      	pop	{r3, r4, r5, pc}
 80029a8:	200002d8 	.word	0x200002d8

080029ac <memchr>:
 80029ac:	4603      	mov	r3, r0
 80029ae:	b510      	push	{r4, lr}
 80029b0:	b2c9      	uxtb	r1, r1
 80029b2:	4402      	add	r2, r0
 80029b4:	4293      	cmp	r3, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	d101      	bne.n	80029be <memchr+0x12>
 80029ba:	2000      	movs	r0, #0
 80029bc:	e003      	b.n	80029c6 <memchr+0x1a>
 80029be:	7804      	ldrb	r4, [r0, #0]
 80029c0:	3301      	adds	r3, #1
 80029c2:	428c      	cmp	r4, r1
 80029c4:	d1f6      	bne.n	80029b4 <memchr+0x8>
 80029c6:	bd10      	pop	{r4, pc}

080029c8 <memcpy>:
 80029c8:	440a      	add	r2, r1
 80029ca:	4291      	cmp	r1, r2
 80029cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80029d0:	d100      	bne.n	80029d4 <memcpy+0xc>
 80029d2:	4770      	bx	lr
 80029d4:	b510      	push	{r4, lr}
 80029d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029da:	4291      	cmp	r1, r2
 80029dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029e0:	d1f9      	bne.n	80029d6 <memcpy+0xe>
 80029e2:	bd10      	pop	{r4, pc}

080029e4 <_realloc_r>:
 80029e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029e8:	4680      	mov	r8, r0
 80029ea:	4615      	mov	r5, r2
 80029ec:	460c      	mov	r4, r1
 80029ee:	b921      	cbnz	r1, 80029fa <_realloc_r+0x16>
 80029f0:	4611      	mov	r1, r2
 80029f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029f6:	f7ff bc39 	b.w	800226c <_malloc_r>
 80029fa:	b92a      	cbnz	r2, 8002a08 <_realloc_r+0x24>
 80029fc:	f7ff fbcc 	bl	8002198 <_free_r>
 8002a00:	2400      	movs	r4, #0
 8002a02:	4620      	mov	r0, r4
 8002a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a08:	f000 f81a 	bl	8002a40 <_malloc_usable_size_r>
 8002a0c:	4285      	cmp	r5, r0
 8002a0e:	4606      	mov	r6, r0
 8002a10:	d802      	bhi.n	8002a18 <_realloc_r+0x34>
 8002a12:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002a16:	d8f4      	bhi.n	8002a02 <_realloc_r+0x1e>
 8002a18:	4629      	mov	r1, r5
 8002a1a:	4640      	mov	r0, r8
 8002a1c:	f7ff fc26 	bl	800226c <_malloc_r>
 8002a20:	4607      	mov	r7, r0
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d0ec      	beq.n	8002a00 <_realloc_r+0x1c>
 8002a26:	42b5      	cmp	r5, r6
 8002a28:	462a      	mov	r2, r5
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	bf28      	it	cs
 8002a2e:	4632      	movcs	r2, r6
 8002a30:	f7ff ffca 	bl	80029c8 <memcpy>
 8002a34:	4621      	mov	r1, r4
 8002a36:	4640      	mov	r0, r8
 8002a38:	f7ff fbae 	bl	8002198 <_free_r>
 8002a3c:	463c      	mov	r4, r7
 8002a3e:	e7e0      	b.n	8002a02 <_realloc_r+0x1e>

08002a40 <_malloc_usable_size_r>:
 8002a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a44:	1f18      	subs	r0, r3, #4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfbc      	itt	lt
 8002a4a:	580b      	ldrlt	r3, [r1, r0]
 8002a4c:	18c0      	addlt	r0, r0, r3
 8002a4e:	4770      	bx	lr

08002a50 <_init>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	bf00      	nop
 8002a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a56:	bc08      	pop	{r3}
 8002a58:	469e      	mov	lr, r3
 8002a5a:	4770      	bx	lr

08002a5c <_fini>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	bf00      	nop
 8002a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a62:	bc08      	pop	{r3}
 8002a64:	469e      	mov	lr, r3
 8002a66:	4770      	bx	lr
