* Design of PMOS load current sources
* W=135u L=90nm
* Over drive required= 139m
**************
* Model file *
.lib "../../../models/45nm.lib" tt
**************
.param width_diode=38.69u
.param rvalue=38.46
.param length_diode=45n
.param width_cascode=150u
Vdd vdd gnd 1.1
vgnd gnd 0 0

I_bias vdd drain 2.6m
X_nmos drain drain rnode gnd nmos w=width_diode L=length_diode
Rload  rnode gnd rvalue 


I_bias_2 vdd drain_2 2.6m
X_nmos_2 drain_2 drain source gnd nmos w=width_diode L=length_diode
X_nmos_3 source drain gnd gnd nmos w=width_cascode L=180n

.op
.dc 
.probe I V
.defwave VGS_VTH_laod=VDSAT(X_nmos_3.M1)
*.defwave width_mos = width
.plot dc w(VGS_VTH_laod)

*.meas dc width_needed find w(width_mos) when VDSAT(X_nmos_3.M1)=100m
.end
