#! /nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/jf41iv7b5ab520827cbqnmmbgn6cdrbq-iverilog-12.0/lib/ivl/v2009.vpi";
S_0x168106e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1680c1d0 .scope module, "decoder_2_4" "decoder_2_4" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_binary";
    .port_info 1 /OUTPUT 4 "o_one_hot";
o0x7efffa687018 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1680c810_0 .net "i_binary", 1 0, o0x7efffa687018;  0 drivers
v0x16808300_0 .var "o_one_hot", 3 0;
E_0x167eb630 .event anyedge, v0x1680c810_0;
S_0x16807cc0 .scope module, "mux_4" "mux_4" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 64 "i_in2";
    .port_info 3 /INPUT 64 "i_in3";
    .port_info 4 /INPUT 2 "i_s";
    .port_info 5 /OUTPUT 64 "o_out";
P_0x167ff470 .param/l "N" 0 4 1, +C4<00000000000000000000000001000000>;
o0x7efffa6873a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1682ba80_0 .net "i_in0", 63 0, o0x7efffa6873a8;  0 drivers
o0x7efffa6873d8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1682bb60_0 .net "i_in1", 63 0, o0x7efffa6873d8;  0 drivers
o0x7efffa687258 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1682bc30_0 .net "i_in2", 63 0, o0x7efffa687258;  0 drivers
o0x7efffa687288 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1682bd30_0 .net "i_in3", 63 0, o0x7efffa687288;  0 drivers
o0x7efffa6874f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1682be00_0 .net "i_s", 1 0, o0x7efffa6874f8;  0 drivers
v0x1682bef0_0 .net "l_mux_high", 63 0, L_0x16837ff0;  1 drivers
v0x1682c000_0 .net "l_mux_low", 63 0, L_0x16837dc0;  1 drivers
v0x1682c110_0 .net "o_out", 63 0, L_0x16838270;  1 drivers
L_0x16837f00 .part o0x7efffa6874f8, 0, 1;
L_0x16838130 .part o0x7efffa6874f8, 0, 1;
L_0x16838410 .part o0x7efffa6874f8, 1, 1;
S_0x1682a7b0 .scope module, "mux_final" "mux_2" 4 27, 5 1 0, S_0x16807cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0x1682a990 .param/l "N" 0 5 1, +C4<00000000000000000000000001000000>;
v0x16803d90_0 .net "i_in0", 63 0, L_0x16837dc0;  alias, 1 drivers
v0x1680c550_0 .net "i_in1", 63 0, L_0x16837ff0;  alias, 1 drivers
v0x16808040_0 .net "i_s", 0 0, L_0x16838410;  1 drivers
v0x16803a50_0 .net "o_out", 63 0, L_0x16838270;  alias, 1 drivers
L_0x16838270 .functor MUXZ 64, L_0x16837dc0, L_0x16837ff0, L_0x16838410, C4<>;
S_0x1682ac00 .scope module, "mux_high" "mux_2" 4 19, 5 1 0, S_0x16807cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0x1682ae00 .param/l "N" 0 5 1, +C4<00000000000000000000000001000000>;
v0x1682af10_0 .net "i_in0", 63 0, o0x7efffa687258;  alias, 0 drivers
v0x1682aff0_0 .net "i_in1", 63 0, o0x7efffa687288;  alias, 0 drivers
v0x1682b0d0_0 .net "i_s", 0 0, L_0x16838130;  1 drivers
v0x1682b1a0_0 .net "o_out", 63 0, L_0x16837ff0;  alias, 1 drivers
L_0x16837ff0 .functor MUXZ 64, o0x7efffa687258, o0x7efffa687288, L_0x16838130, C4<>;
S_0x1682b320 .scope module, "mux_low" "mux_2" 4 12, 5 1 0, S_0x16807cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i_in0";
    .port_info 1 /INPUT 64 "i_in1";
    .port_info 2 /INPUT 1 "i_s";
    .port_info 3 /OUTPUT 64 "o_out";
P_0x1682b500 .param/l "N" 0 5 1, +C4<00000000000000000000000001000000>;
v0x1682b670_0 .net "i_in0", 63 0, o0x7efffa6873a8;  alias, 0 drivers
v0x1682b750_0 .net "i_in1", 63 0, o0x7efffa6873d8;  alias, 0 drivers
v0x1682b830_0 .net "i_s", 0 0, L_0x16837f00;  1 drivers
v0x1682b900_0 .net "o_out", 63 0, L_0x16837dc0;  alias, 1 drivers
L_0x16837dc0 .functor MUXZ 64, o0x7efffa6873a8, o0x7efffa6873d8, L_0x16837f00, C4<>;
S_0x1680ef20 .scope module, "register_en_4_tb" "register_en_4_tb" 6 1;
 .timescale 0 0;
v0x16837b00_0 .var "l_clk", 0 0;
v0x16837bc0_0 .var "l_d", 3 0;
v0x16837c80_0 .var "l_en", 0 0;
v0x16837d20_0 .net "l_q", 3 0, L_0x1683b4d0;  1 drivers
S_0x1682c270 .scope module, "dut" "register_en_4" 6 5, 7 1 0, S_0x1680ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 4 "i_d";
    .port_info 3 /OUTPUT 4 "o_q";
v0x168376a0_0 .net "i_clk", 0 0, v0x16837b00_0;  1 drivers
v0x16837760_0 .net "i_d", 3 0, v0x16837bc0_0;  1 drivers
v0x16837840_0 .net "i_en", 0 0, v0x16837c80_0;  1 drivers
v0x168378e0_0 .net "l_qn", 3 0, L_0x1683b5c0;  1 drivers
v0x168379a0_0 .net "o_q", 3 0, L_0x1683b4d0;  alias, 1 drivers
L_0x16839160 .part v0x16837bc0_0, 0, 1;
L_0x16839d60 .part v0x16837bc0_0, 1, 1;
L_0x1683a860 .part v0x16837bc0_0, 2, 1;
L_0x1683b430 .part v0x16837bc0_0, 3, 1;
L_0x1683b4d0 .concat8 [ 1 1 1 1], L_0x16838f90, L_0x16839b90, L_0x1683a690, L_0x1683b260;
L_0x1683b5c0 .concat8 [ 1 1 1 1], L_0x168390d0, L_0x16839cd0, L_0x1683a7d0, L_0x1683b3a0;
S_0x1682c4e0 .scope module, "dff0" "d_flip_flop_en" 7 8, 8 1 0, S_0x1682c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /OUTPUT 1 "o_q";
    .port_info 4 /OUTPUT 1 "o_qn";
v0x1682ecf0_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x1682ee00_0 .net "i_d", 0 0, L_0x16839160;  1 drivers
v0x1682eec0_0 .net "i_en", 0 0, v0x16837c80_0;  alias, 1 drivers
v0x1682ef60_0 .net "l_d_mux", 0 0, L_0x168384b0;  1 drivers
v0x1682f050_0 .net "o_q", 0 0, L_0x16838f90;  1 drivers
v0x1682f140_0 .net "o_qn", 0 0, L_0x168390d0;  1 drivers
L_0x168384b0 .functor MUXZ 1, L_0x16838f90, L_0x16839160, v0x16837c80_0, C4<>;
S_0x1682c6e0 .scope module, "d_flip_flop_inst" "d_flip_flop" 8 6, 9 1 0, S_0x1682c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16838ad0 .functor NOT 1, v0x16837b00_0, C4<0>, C4<0>, C4<0>;
v0x1682e770_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x1682e810_0 .net "i_d", 0 0, L_0x168384b0;  alias, 1 drivers
v0x1682e8e0_0 .net "l_primary_q", 0 0, L_0x16838870;  1 drivers
v0x1682e9b0_0 .net "l_primary_qn", 0 0, L_0x168389b0;  1 drivers
v0x1682eaa0_0 .net "o_q", 0 0, L_0x16838f90;  alias, 1 drivers
v0x1682ebe0_0 .net "o_qn", 0 0, L_0x168390d0;  alias, 1 drivers
S_0x1682c980 .scope module, "d_latch_primary" "d_latch" 9 6, 10 1 0, S_0x1682c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16838620 .functor NOT 1, L_0x168384b0, C4<0>, C4<0>, C4<0>;
L_0x16838720 .functor AND 1, L_0x16838620, L_0x16838ad0, C4<1>, C4<1>;
L_0x168387b0 .functor AND 1, L_0x168384b0, L_0x16838ad0, C4<1>, C4<1>;
v0x1682d2a0_0 .net *"_ivl_0", 0 0, L_0x16838620;  1 drivers
v0x1682d3a0_0 .net "i_clk", 0 0, L_0x16838ad0;  1 drivers
v0x1682d460_0 .net "i_d", 0 0, L_0x168384b0;  alias, 1 drivers
v0x1682d500_0 .net "l_r", 0 0, L_0x16838720;  1 drivers
v0x1682d5d0_0 .net "l_s", 0 0, L_0x168387b0;  1 drivers
v0x1682d6c0_0 .net "o_q", 0 0, L_0x16838870;  alias, 1 drivers
v0x1682d790_0 .net "o_qn", 0 0, L_0x168389b0;  alias, 1 drivers
S_0x1682cc20 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x1682c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16838870 .functor NOR 1, L_0x16838720, L_0x168389b0, C4<0>, C4<0>;
L_0x168389b0 .functor NOR 1, L_0x168387b0, L_0x16838870, C4<0>, C4<0>;
v0x1682cec0_0 .net "i_r", 0 0, L_0x16838720;  alias, 1 drivers
v0x1682cfa0_0 .net "i_s", 0 0, L_0x168387b0;  alias, 1 drivers
v0x1682d060_0 .net "o_q", 0 0, L_0x16838870;  alias, 1 drivers
v0x1682d130_0 .net "o_qn", 0 0, L_0x168389b0;  alias, 1 drivers
S_0x1682d890 .scope module, "d_latch_secondary" "d_latch" 9 7, 10 1 0, S_0x1682c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16838b80 .functor NOT 1, L_0x16838870, C4<0>, C4<0>, C4<0>;
L_0x16838c10 .functor AND 1, L_0x16838b80, v0x16837b00_0, C4<1>, C4<1>;
L_0x16838ca0 .functor AND 1, L_0x16838870, v0x16837b00_0, C4<1>, C4<1>;
v0x1682e160_0 .net *"_ivl_0", 0 0, L_0x16838b80;  1 drivers
v0x1682e260_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x1682e320_0 .net "i_d", 0 0, L_0x16838870;  alias, 1 drivers
v0x1682e410_0 .net "l_r", 0 0, L_0x16838c10;  1 drivers
v0x1682e4b0_0 .net "l_s", 0 0, L_0x16838ca0;  1 drivers
v0x1682e5a0_0 .net "o_q", 0 0, L_0x16838f90;  alias, 1 drivers
v0x1682e670_0 .net "o_qn", 0 0, L_0x168390d0;  alias, 1 drivers
S_0x1682db00 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x1682d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16838f90 .functor NOR 1, L_0x16838c10, L_0x168390d0, C4<0>, C4<0>;
L_0x168390d0 .functor NOR 1, L_0x16838ca0, L_0x16838f90, C4<0>, C4<0>;
v0x1682dd80_0 .net "i_r", 0 0, L_0x16838c10;  alias, 1 drivers
v0x1682de60_0 .net "i_s", 0 0, L_0x16838ca0;  alias, 1 drivers
v0x1682df20_0 .net "o_q", 0 0, L_0x16838f90;  alias, 1 drivers
v0x1682dff0_0 .net "o_qn", 0 0, L_0x168390d0;  alias, 1 drivers
S_0x1682f280 .scope module, "dff1" "d_flip_flop_en" 7 9, 8 1 0, S_0x1682c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /OUTPUT 1 "o_q";
    .port_info 4 /OUTPUT 1 "o_qn";
v0x16831900_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x168319c0_0 .net "i_d", 0 0, L_0x16839d60;  1 drivers
v0x16831a80_0 .net "i_en", 0 0, v0x16837c80_0;  alias, 1 drivers
v0x16831b20_0 .net "l_d_mux", 0 0, L_0x16839270;  1 drivers
v0x16831c10_0 .net "o_q", 0 0, L_0x16839b90;  1 drivers
v0x16831d00_0 .net "o_qn", 0 0, L_0x16839cd0;  1 drivers
L_0x16839270 .functor MUXZ 1, L_0x16839b90, L_0x16839d60, v0x16837c80_0, C4<>;
S_0x1682f480 .scope module, "d_flip_flop_inst" "d_flip_flop" 8 6, 9 1 0, S_0x1682f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x168398e0 .functor NOT 1, v0x16837b00_0, C4<0>, C4<0>, C4<0>;
v0x16831400_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x168314a0_0 .net "i_d", 0 0, L_0x16839270;  alias, 1 drivers
v0x16831540_0 .net "l_primary_q", 0 0, L_0x16839680;  1 drivers
v0x16831610_0 .net "l_primary_qn", 0 0, L_0x168397c0;  1 drivers
v0x168316b0_0 .net "o_q", 0 0, L_0x16839b90;  alias, 1 drivers
v0x168317f0_0 .net "o_qn", 0 0, L_0x16839cd0;  alias, 1 drivers
S_0x1682f6d0 .scope module, "d_latch_primary" "d_latch" 9 6, 10 1 0, S_0x1682f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x168393e0 .functor NOT 1, L_0x16839270, C4<0>, C4<0>, C4<0>;
L_0x168394e0 .functor AND 1, L_0x168393e0, L_0x168398e0, C4<1>, C4<1>;
L_0x16839570 .functor AND 1, L_0x16839270, L_0x168398e0, C4<1>, C4<1>;
v0x1682ff30_0 .net *"_ivl_0", 0 0, L_0x168393e0;  1 drivers
v0x16830030_0 .net "i_clk", 0 0, L_0x168398e0;  1 drivers
v0x168300f0_0 .net "i_d", 0 0, L_0x16839270;  alias, 1 drivers
v0x16830190_0 .net "l_r", 0 0, L_0x168394e0;  1 drivers
v0x16830260_0 .net "l_s", 0 0, L_0x16839570;  1 drivers
v0x16830350_0 .net "o_q", 0 0, L_0x16839680;  alias, 1 drivers
v0x16830420_0 .net "o_qn", 0 0, L_0x168397c0;  alias, 1 drivers
S_0x1682f940 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x1682f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16839680 .functor NOR 1, L_0x168394e0, L_0x168397c0, C4<0>, C4<0>;
L_0x168397c0 .functor NOR 1, L_0x16839570, L_0x16839680, C4<0>, C4<0>;
v0x1682fbb0_0 .net "i_r", 0 0, L_0x168394e0;  alias, 1 drivers
v0x1682fc90_0 .net "i_s", 0 0, L_0x16839570;  alias, 1 drivers
v0x1682fd50_0 .net "o_q", 0 0, L_0x16839680;  alias, 1 drivers
v0x1682fdf0_0 .net "o_qn", 0 0, L_0x168397c0;  alias, 1 drivers
S_0x16830520 .scope module, "d_latch_secondary" "d_latch" 9 7, 10 1 0, S_0x1682f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16839990 .functor NOT 1, L_0x16839680, C4<0>, C4<0>, C4<0>;
L_0x16839a20 .functor AND 1, L_0x16839990, v0x16837b00_0, C4<1>, C4<1>;
L_0x16839ab0 .functor AND 1, L_0x16839680, v0x16837b00_0, C4<1>, C4<1>;
v0x16830df0_0 .net *"_ivl_0", 0 0, L_0x16839990;  1 drivers
v0x16830ef0_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16830fb0_0 .net "i_d", 0 0, L_0x16839680;  alias, 1 drivers
v0x168310a0_0 .net "l_r", 0 0, L_0x16839a20;  1 drivers
v0x16831140_0 .net "l_s", 0 0, L_0x16839ab0;  1 drivers
v0x16831230_0 .net "o_q", 0 0, L_0x16839b90;  alias, 1 drivers
v0x16831300_0 .net "o_qn", 0 0, L_0x16839cd0;  alias, 1 drivers
S_0x16830790 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x16830520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16839b90 .functor NOR 1, L_0x16839a20, L_0x16839cd0, C4<0>, C4<0>;
L_0x16839cd0 .functor NOR 1, L_0x16839ab0, L_0x16839b90, C4<0>, C4<0>;
v0x16830a10_0 .net "i_r", 0 0, L_0x16839a20;  alias, 1 drivers
v0x16830af0_0 .net "i_s", 0 0, L_0x16839ab0;  alias, 1 drivers
v0x16830bb0_0 .net "o_q", 0 0, L_0x16839b90;  alias, 1 drivers
v0x16830c80_0 .net "o_qn", 0 0, L_0x16839cd0;  alias, 1 drivers
S_0x16831e00 .scope module, "dff2" "d_flip_flop_en" 7 10, 8 1 0, S_0x1682c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /OUTPUT 1 "o_q";
    .port_info 4 /OUTPUT 1 "o_qn";
v0x16834540_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16834600_0 .net "i_d", 0 0, L_0x1683a860;  1 drivers
v0x168346c0_0 .net "i_en", 0 0, v0x16837c80_0;  alias, 1 drivers
v0x168347b0_0 .net "l_d_mux", 0 0, L_0x16839e00;  1 drivers
v0x168348a0_0 .net "o_q", 0 0, L_0x1683a690;  1 drivers
v0x16834990_0 .net "o_qn", 0 0, L_0x1683a7d0;  1 drivers
L_0x16839e00 .functor MUXZ 1, L_0x1683a690, L_0x1683a860, v0x16837c80_0, C4<>;
S_0x16831fe0 .scope module, "d_flip_flop_inst" "d_flip_flop" 8 6, 9 1 0, S_0x16831e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683a3e0 .functor NOT 1, v0x16837b00_0, C4<0>, C4<0>, C4<0>;
v0x16833ff0_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16834090_0 .net "i_d", 0 0, L_0x16839e00;  alias, 1 drivers
v0x16834130_0 .net "l_primary_q", 0 0, L_0x1683a180;  1 drivers
v0x16834200_0 .net "l_primary_qn", 0 0, L_0x1683a2c0;  1 drivers
v0x168342f0_0 .net "o_q", 0 0, L_0x1683a690;  alias, 1 drivers
v0x16834430_0 .net "o_qn", 0 0, L_0x1683a7d0;  alias, 1 drivers
S_0x16832230 .scope module, "d_latch_primary" "d_latch" 9 6, 10 1 0, S_0x16831fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x16839ee0 .functor NOT 1, L_0x16839e00, C4<0>, C4<0>, C4<0>;
L_0x16839fe0 .functor AND 1, L_0x16839ee0, L_0x1683a3e0, C4<1>, C4<1>;
L_0x1683a070 .functor AND 1, L_0x16839e00, L_0x1683a3e0, C4<1>, C4<1>;
v0x16832b20_0 .net *"_ivl_0", 0 0, L_0x16839ee0;  1 drivers
v0x16832c20_0 .net "i_clk", 0 0, L_0x1683a3e0;  1 drivers
v0x16832ce0_0 .net "i_d", 0 0, L_0x16839e00;  alias, 1 drivers
v0x16832d80_0 .net "l_r", 0 0, L_0x16839fe0;  1 drivers
v0x16832e50_0 .net "l_s", 0 0, L_0x1683a070;  1 drivers
v0x16832f40_0 .net "o_q", 0 0, L_0x1683a180;  alias, 1 drivers
v0x16833010_0 .net "o_qn", 0 0, L_0x1683a2c0;  alias, 1 drivers
S_0x168324a0 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x16832230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683a180 .functor NOR 1, L_0x16839fe0, L_0x1683a2c0, C4<0>, C4<0>;
L_0x1683a2c0 .functor NOR 1, L_0x1683a070, L_0x1683a180, C4<0>, C4<0>;
v0x16832740_0 .net "i_r", 0 0, L_0x16839fe0;  alias, 1 drivers
v0x16832820_0 .net "i_s", 0 0, L_0x1683a070;  alias, 1 drivers
v0x168328e0_0 .net "o_q", 0 0, L_0x1683a180;  alias, 1 drivers
v0x168329b0_0 .net "o_qn", 0 0, L_0x1683a2c0;  alias, 1 drivers
S_0x16833110 .scope module, "d_latch_secondary" "d_latch" 9 7, 10 1 0, S_0x16831fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683a490 .functor NOT 1, L_0x1683a180, C4<0>, C4<0>, C4<0>;
L_0x1683a520 .functor AND 1, L_0x1683a490, v0x16837b00_0, C4<1>, C4<1>;
L_0x1683a5b0 .functor AND 1, L_0x1683a180, v0x16837b00_0, C4<1>, C4<1>;
v0x168339e0_0 .net *"_ivl_0", 0 0, L_0x1683a490;  1 drivers
v0x16833ae0_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16833ba0_0 .net "i_d", 0 0, L_0x1683a180;  alias, 1 drivers
v0x16833c90_0 .net "l_r", 0 0, L_0x1683a520;  1 drivers
v0x16833d30_0 .net "l_s", 0 0, L_0x1683a5b0;  1 drivers
v0x16833e20_0 .net "o_q", 0 0, L_0x1683a690;  alias, 1 drivers
v0x16833ef0_0 .net "o_qn", 0 0, L_0x1683a7d0;  alias, 1 drivers
S_0x16833380 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x16833110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683a690 .functor NOR 1, L_0x1683a520, L_0x1683a7d0, C4<0>, C4<0>;
L_0x1683a7d0 .functor NOR 1, L_0x1683a5b0, L_0x1683a690, C4<0>, C4<0>;
v0x16833600_0 .net "i_r", 0 0, L_0x1683a520;  alias, 1 drivers
v0x168336e0_0 .net "i_s", 0 0, L_0x1683a5b0;  alias, 1 drivers
v0x168337a0_0 .net "o_q", 0 0, L_0x1683a690;  alias, 1 drivers
v0x16833870_0 .net "o_qn", 0 0, L_0x1683a7d0;  alias, 1 drivers
S_0x16834ab0 .scope module, "dff3" "d_flip_flop_en" 7 11, 8 1 0, S_0x1682c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /OUTPUT 1 "o_q";
    .port_info 4 /OUTPUT 1 "o_qn";
v0x16837180_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16837240_0 .net "i_d", 0 0, L_0x1683b430;  1 drivers
v0x16837300_0 .net "i_en", 0 0, v0x16837c80_0;  alias, 1 drivers
v0x168373a0_0 .net "l_d_mux", 0 0, L_0x1683a990;  1 drivers
v0x16837490_0 .net "o_q", 0 0, L_0x1683b260;  1 drivers
v0x16837580_0 .net "o_qn", 0 0, L_0x1683b3a0;  1 drivers
L_0x1683a990 .functor MUXZ 1, L_0x1683b260, L_0x1683b430, v0x16837c80_0, C4<>;
S_0x16834c90 .scope module, "d_flip_flop_inst" "d_flip_flop" 8 6, 9 1 0, S_0x16834ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683afb0 .functor NOT 1, v0x16837b00_0, C4<0>, C4<0>, C4<0>;
v0x16836c30_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x16836cd0_0 .net "i_d", 0 0, L_0x1683a990;  alias, 1 drivers
v0x16836d70_0 .net "l_primary_q", 0 0, L_0x1683ad50;  1 drivers
v0x16836e40_0 .net "l_primary_qn", 0 0, L_0x1683ae90;  1 drivers
v0x16836f30_0 .net "o_q", 0 0, L_0x1683b260;  alias, 1 drivers
v0x16837070_0 .net "o_qn", 0 0, L_0x1683b3a0;  alias, 1 drivers
S_0x16834f00 .scope module, "d_latch_primary" "d_latch" 9 6, 10 1 0, S_0x16834c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683ab00 .functor NOT 1, L_0x1683a990, C4<0>, C4<0>, C4<0>;
L_0x1683ac00 .functor AND 1, L_0x1683ab00, L_0x1683afb0, C4<1>, C4<1>;
L_0x1683ac90 .functor AND 1, L_0x1683a990, L_0x1683afb0, C4<1>, C4<1>;
v0x16835760_0 .net *"_ivl_0", 0 0, L_0x1683ab00;  1 drivers
v0x16835860_0 .net "i_clk", 0 0, L_0x1683afb0;  1 drivers
v0x16835920_0 .net "i_d", 0 0, L_0x1683a990;  alias, 1 drivers
v0x168359c0_0 .net "l_r", 0 0, L_0x1683ac00;  1 drivers
v0x16835a90_0 .net "l_s", 0 0, L_0x1683ac90;  1 drivers
v0x16835b80_0 .net "o_q", 0 0, L_0x1683ad50;  alias, 1 drivers
v0x16835c50_0 .net "o_qn", 0 0, L_0x1683ae90;  alias, 1 drivers
S_0x16835170 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x16834f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683ad50 .functor NOR 1, L_0x1683ac00, L_0x1683ae90, C4<0>, C4<0>;
L_0x1683ae90 .functor NOR 1, L_0x1683ac90, L_0x1683ad50, C4<0>, C4<0>;
v0x168353e0_0 .net "i_r", 0 0, L_0x1683ac00;  alias, 1 drivers
v0x168354c0_0 .net "i_s", 0 0, L_0x1683ac90;  alias, 1 drivers
v0x16835580_0 .net "o_q", 0 0, L_0x1683ad50;  alias, 1 drivers
v0x16835620_0 .net "o_qn", 0 0, L_0x1683ae90;  alias, 1 drivers
S_0x16835d50 .scope module, "d_latch_secondary" "d_latch" 9 7, 10 1 0, S_0x16834c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_d";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683b060 .functor NOT 1, L_0x1683ad50, C4<0>, C4<0>, C4<0>;
L_0x1683b0f0 .functor AND 1, L_0x1683b060, v0x16837b00_0, C4<1>, C4<1>;
L_0x1683b180 .functor AND 1, L_0x1683ad50, v0x16837b00_0, C4<1>, C4<1>;
v0x16836620_0 .net *"_ivl_0", 0 0, L_0x1683b060;  1 drivers
v0x16836720_0 .net "i_clk", 0 0, v0x16837b00_0;  alias, 1 drivers
v0x168367e0_0 .net "i_d", 0 0, L_0x1683ad50;  alias, 1 drivers
v0x168368d0_0 .net "l_r", 0 0, L_0x1683b0f0;  1 drivers
v0x16836970_0 .net "l_s", 0 0, L_0x1683b180;  1 drivers
v0x16836a60_0 .net "o_q", 0 0, L_0x1683b260;  alias, 1 drivers
v0x16836b30_0 .net "o_qn", 0 0, L_0x1683b3a0;  alias, 1 drivers
S_0x16835fc0 .scope module, "sr_latch_inst" "sr_latch" 10 9, 11 1 0, S_0x16835d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_r";
    .port_info 1 /INPUT 1 "i_s";
    .port_info 2 /OUTPUT 1 "o_q";
    .port_info 3 /OUTPUT 1 "o_qn";
L_0x1683b260 .functor NOR 1, L_0x1683b0f0, L_0x1683b3a0, C4<0>, C4<0>;
L_0x1683b3a0 .functor NOR 1, L_0x1683b180, L_0x1683b260, C4<0>, C4<0>;
v0x16836240_0 .net "i_r", 0 0, L_0x1683b0f0;  alias, 1 drivers
v0x16836320_0 .net "i_s", 0 0, L_0x1683b180;  alias, 1 drivers
v0x168363e0_0 .net "o_q", 0 0, L_0x1683b260;  alias, 1 drivers
v0x168364b0_0 .net "o_qn", 0 0, L_0x1683b3a0;  alias, 1 drivers
    .scope S_0x1680c1d0;
T_0 ;
Ewait_0 .event/or E_0x167eb630, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1680c810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x16808300_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x16808300_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x16808300_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x16808300_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x16808300_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1680ef20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16837b00_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1680ef20;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x16837b00_0;
    %inv;
    %store/vec4 v0x16837b00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1680ef20;
T_3 ;
    %vpi_call/w 6 11 "$dumpfile", "dump_register_en_4.vcd" {0 0 0};
    %vpi_call/w 6 12 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 6 17 "$error" {0 0 0};
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_3.2, 6;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 6 22 "$error" {0 0 0};
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_3.4, 6;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 6 27 "$error" {0 0 0};
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_3.6, 6;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 6 32 "$error" {0 0 0};
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.8, 6;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call/w 6 37 "$error" {0 0 0};
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.10, 6;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call/w 6 42 "$error" {0 0 0};
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16837c80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x16837bc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x16837d20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.12, 6;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call/w 6 47 "$error" {0 0 0};
T_3.13 ;
    %vpi_call/w 6 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "task6.1/decoder_2_4/decoder_2_4.sv";
    "task6.1/mux_4/mux_4.sv";
    "task6.1/mux_4/mux_2.sv";
    "task6.1/register_en_4/register_en_4_tb.sv";
    "task6.1/register_en_4/register_en_4.sv";
    "task6.1/d_flip_flip_en/d_flip_flop_en.sv";
    "task6.1/d_flip_flop/d_flip_flop.sv";
    "task6.1/d_latch/d_latch.sv";
    "task6.1/sr_latch/sr_latch.sv";
