#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 24 11:57:15 2020
# Process ID: 6756
# Current directory: C:/Users/Ismael/Documents/GAPS/DMA/tcl
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/Ismael/Documents/GAPS/DMA/tcl/vivado.log
# Journal file: C:/Users/Ismael/Documents/GAPS/DMA/tcl\vivado.jou
#-----------------------------------------------------------
source build_ip_dma_write.tcl
# set_part xc7z010clg400-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7z010clg400-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# add_files -norecurse ../hdl/DMA_Write_v1_0.v
# add_files -norecurse ../hdl/DMA_Write_v1_0_M00_AXI.v
# add_files -norecurse ../hdl/DMA_WRITE_v1_0_STATUS.v
# add_files -norecurse ../hdl/DMA_WRITE_v1_0_IRQ.v
# read_ip ../ip_sources/dma_ila/dma_ila.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2018.2/Vivado/2018.2/data/ip'.
# read_ip ../ip_sources/fifo_generator_1/fifo_generator_1.xci
# read_ip ../ip_sources/ila_0/ila_0.xci
# set locked [get_property IS_LOCKED [get_ips fifo_generator_1]]
# set upgrade [get_property UPGRADE_VERSIONS [get_ips fifo_generator_1]]
# if {$locked && $upgrade != ""} {
#      upgrade_ip [get_ips fifo_generator_1]}
# set locked [get_property IS_LOCKED [get_ips dma_ila]]
# set upgrade [get_property UPGRADE_VERSIONS [get_ips dma_ila]]
# if {$locked && $upgrade != ""} {
#      upgrade_ip [get_ips dma_ila]}
# set locked [get_property IS_LOCKED [get_ips ila_0]]
# set upgrade [get_property UPGRADE_VERSIONS [get_ips ila_0]]
# if {$locked && $upgrade != ""} {
#      upgrade_ip [get_ips ila_0]}
# generate_target all [get_ips dma_ila]
# generate_target all [get_ips fifo_generator_1]
# generate_target all [get_ips ila_0]
# synth_design -top DMA_Write_v1_0
Command: synth_design -top DMA_Write_v1_0
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 518.586 ; gain = 127.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DMA_Write_v1_0' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:30]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_FIFO_WR_DEPTH bound to: 32768 - type: integer 
	Parameter C_FIFO_DATA_SIZE bound to: 32 - type: integer 
	Parameter address_Complete bound to: 8192000 - type: integer 
	Parameter S_AXI_LITE_SIZE bound to: 5 - type: integer 
	Parameter S_AXI_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DMA_Write_v1_0_M00_AXI' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter C_M_AXI_WRITE_BURST_LEN bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_FIFO_WR_DEPTH bound to: 32768 - type: integer 
	Parameter C_FIFO_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_KB_SIZE bound to: 4 - type: integer 
	Parameter address_Complete bound to: 8192000 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 8 - type: integer 
	Parameter DMA_IDLE bound to: 0 - type: integer 
	Parameter DMA_WRITE bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:200]
INFO: [Synth 8-6157] synthesizing module 'dma_ila' [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [D:/Xilinx_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity dma_ila does not have driver. [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:124]
INFO: [Synth 8-6155] done synthesizing module 'dma_ila' (46#1) [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:84]
WARNING: [Synth 8-689] width (15) of port connection 'probe9' does not match port width (14) of module 'dma_ila' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:211]
INFO: [Synth 8-226] default block is never used [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:508]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debug_dma'. This will prevent further optimization [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:200]
WARNING: [Synth 8-6014] Unused sequential element axi_wvalid_reg was removed.  [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:330]
WARNING: [Synth 8-6014] Unused sequential element axi_wdata_reg was removed.  [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:418]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Write_v1_0_M00_AXI' (47#1) [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-350] instance 'DMA_Write_v1_0_M00_AXI_inst' of module 'DMA_Write_v1_0_M00_AXI' requires 34 connections, but only 33 given [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:146]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:200]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (48#1) [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/synth/fifo_generator_1.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1024 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_DEPTH bound to: 16384 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/synth/fifo_generator_1.vhd:549]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (49#1) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (50#1) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (64#1) [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1' (82#1) [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/synth/fifo_generator_1.vhd:79]
WARNING: [Synth 8-689] width (15) of port connection 'rd_data_count' does not match port width (14) of module 'fifo_generator_1' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:242]
WARNING: [Synth 8-350] instance 'DMA_FIFO' of module 'fifo_generator_1' requires 15 connections, but only 11 given [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:232]
INFO: [Synth 8-6157] synthesizing module 'DMA_WRITE_v1_0_STATUS' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_WRITE_v1_0_STATUS.v:1]
	Parameter S_AXI_LITE_SIZE bound to: 5 - type: integer 
	Parameter S_AXI_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DMA_WRITE_v1_0_STATUS' (83#1) [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_WRITE_v1_0_STATUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'DMA_WRITE_v1_0_IRQ' [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_WRITE_v1_0_IRQ.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DMA_WRITE_v1_0_IRQ' (84#1) [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_WRITE_v1_0_IRQ.v:23]
WARNING: [Synth 8-350] instance 'DMA_IRQ' of module 'DMA_WRITE_v1_0_IRQ' requires 6 connections, but only 5 given [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:299]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DMA_FIFO'. This will prevent further optimization [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_ila'. This will prevent further optimization [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:200]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Write_v1_0' (85#1) [C:/Users/Ismael/Documents/GAPS/DMA/hdl/DMA_Write_v1_0.v:30]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[31]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[30]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[29]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[28]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[27]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[26]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[25]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[24]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[23]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[22]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[21]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[20]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[19]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[18]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[17]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[16]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[15]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[14]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[13]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[12]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[11]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[10]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[9]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[8]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[7]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[6]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[5]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[4]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[3]
WARNING: [Synth 8-3331] design DMA_WRITE_v1_0_IRQ has unconnected port IRQ_STATUS[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_dc_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[13]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[13]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[12]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[13]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[12]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[11]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_pf_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[13]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[12]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[11]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design fifo_generator_v13_2_2_wr_logic has unconnected port RAM_RD_EN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 00:02:43 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/synth/dma_ila.v:3235]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/synth/ila_0.v:3211]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1.xdc] for cell 'DMA_FIFO/U0'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1.xdc] for cell 'DMA_FIFO/U0'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'fifo_ila/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'fifo_ila/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'DMA_FIFO/U0'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'DMA_FIFO/U0'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_Write_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_Write_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DMA_Write_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DMA_Write_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 164 instances
  CFGLUT5 => SRLC32E: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1200.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_ila/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_Write_v1_0_M00_AXI_inst/debug_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DMA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:54 ; elapsed = 00:03:00 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_rd_en_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'DMA_WRITE_v1_0_IRQ'
INFO: [Synth 8-5544] ROM "irq_latency" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16393135D900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm163931309000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1639312C6500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm163A9A62E500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A42C400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A619E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A5EA700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A5A8700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A597F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A54D000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A530200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A4F0300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A4DDA00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A49A400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm16396A473100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm1639312B6800'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'DMA_WRITE_v1_0_IRQ'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:58 ; elapsed = 00:03:05 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               94 Bit    Registers := 9     
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 13    
	               32 Bit    Registers := 16    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 202   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 16    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 436   
+---Muxes : 
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 39    
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 20    
	   3 Input     15 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 62    
	   2 Input      3 Bit        Muxes := 20    
	  10 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 203   
	   3 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_7_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               94 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     94 Bit        Muxes := 1     
Module ila_v6_2_7_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module DMA_Write_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module ila_v6_2_7_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_sample_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_window_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_7_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module ila_v6_2_7_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_2_reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 4     
Module fifo_generator_v13_2_2_rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module fifo_generator_v13_2_2_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
Module fifo_generator_v13_2_2_rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_2_rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_2_rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module fifo_generator_v13_2_2_wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module fifo_generator_v13_2_2_wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_2_wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fifo_generator_v13_2_2_wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module DMA_WRITE_v1_0_STATUS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
Module DMA_WRITE_v1_0_IRQ 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_rd_en_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[31]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[30]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[29]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[28]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[27]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[26]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[25]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[24]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[23]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[22]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[21]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[20]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[19]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[18]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[17]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[16]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[15]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[14]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[13]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[12]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[11]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[10]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[9]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[8]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[7]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[6]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_araddr_reg[5]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[31]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[30]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[29]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[28]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[27]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[26]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[25]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[24]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[23]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[22]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[21]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[20]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[19]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[18]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[17]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[16]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[15]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[14]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[13]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[12]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[11]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[10]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[9]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[8]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[7]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[6]) is unused and will be removed from module DMA_Write_v1_0.
WARNING: [Synth 8-3332] Sequential element (IRQ_AXI_LITE/axi_awaddr_reg[5]) is unused and will be removed from module DMA_Write_v1_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/i_0/\axi_awaddr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fifo_ila/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:36 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:36 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:03:38 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_fifo_gen/gconvfifo.rf/grf.rf/p_20_out  is driving 58 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:31 ; elapsed = 00:03:39 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:31 ; elapsed = 00:03:39 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_7_ila         | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                                                                               | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila         | ila_core_inst/shifted_data_in_reg[8][93]                                                                                                                                                                | 9      | 127   | NO           | NO                 | YES               | 127    | 0       | 
|ila_v6_2_7_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                                                                                        | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                                                                                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fifo_generator_v13_2_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    96|
|3     |CFGLUT5    |   188|
|4     |LUT1       |    91|
|5     |LUT2       |   212|
|6     |LUT3       |   282|
|7     |LUT4       |   343|
|8     |LUT5       |   252|
|9     |LUT6       |  1011|
|10    |MUXCY      |    28|
|11    |MUXF7      |    62|
|12    |MUXF8      |     1|
|13    |RAMB18E1   |     1|
|14    |RAMB18E1_1 |     1|
|15    |RAMB36E1   |     5|
|16    |RAMB36E1_1 |     1|
|17    |RAMB36E1_2 |     2|
|18    |RAMB36E1_3 |    12|
|19    |SRL16E     |   137|
|20    |SRLC16E    |     4|
|21    |SRLC32E    |    34|
|22    |FDRE       |  3867|
|23    |FDSE       |    28|
|24    |IBUF       |    86|
|25    |OBUF       |   141|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+------+
|      |Instance                                                                              |Module                                                       |Cells |
+------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+------+
|1     |top                                                                                   |                                                             |  6887|
|2     |  DMA_Write_v1_0_M00_AXI_inst                                                         |DMA_Write_v1_0_M00_AXI                                       |  3708|
|3     |    debug_dma                                                                         |dma_ila                                                      |  3574|
|4     |      inst                                                                            |ila_v6_2_7_ila                                               |  3574|
|5     |        ila_core_inst                                                                 |ila_v6_2_7_ila_core                                          |  3567|
|6     |          ila_trace_memory_inst                                                       |ila_v6_2_7_ila_trace_memory                                  |     6|
|7     |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |blk_mem_gen_v8_3_6                                           |     6|
|8     |              inst_blk_mem_gen                                                        |blk_mem_gen_v8_3_6_synth                                     |     6|
|9     |                \gnbram.gnativebmg.native_blk_mem_gen                                 |blk_mem_gen_v8_3_6_blk_mem_gen_top                           |     6|
|10    |                  \valid.cstr                                                         |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                  |     6|
|11    |                    \ramloop[0].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                    |     1|
|12    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                  |     1|
|13    |                    \ramloop[1].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0    |     1|
|14    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0  |     1|
|15    |                    \ramloop[2].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1    |     1|
|16    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1  |     1|
|17    |                    \ramloop[3].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2    |     1|
|18    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2  |     1|
|19    |                    \ramloop[4].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3    |     1|
|20    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3  |     1|
|21    |                    \ramloop[5].ram.r                                                 |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4    |     1|
|22    |                      \prim_noinit.ram                                                |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4  |     1|
|23    |          u_ila_cap_ctrl                                                              |ila_v6_2_7_ila_cap_ctrl_legacy                               |   288|
|24    |            U_CDONE                                                                   |ltlib_v1_0_0_cfglut6__parameterized0_157                     |     5|
|25    |            U_NS0                                                                     |ltlib_v1_0_0_cfglut7_158                                     |     6|
|26    |            U_NS1                                                                     |ltlib_v1_0_0_cfglut7_159                                     |     6|
|27    |            u_cap_addrgen                                                             |ila_v6_2_7_ila_cap_addrgen                                   |   266|
|28    |              U_CMPRESET                                                              |ltlib_v1_0_0_cfglut6_160                                     |     3|
|29    |              u_cap_sample_counter                                                    |ila_v6_2_7_ila_cap_sample_counter                            |    66|
|30    |                U_SCE                                                                 |ltlib_v1_0_0_cfglut4_172                                     |     1|
|31    |                U_SCMPCE                                                              |ltlib_v1_0_0_cfglut5_173                                     |     1|
|32    |                U_SCRST                                                               |ltlib_v1_0_0_cfglut6_174                                     |     5|
|33    |                u_scnt_cmp                                                            |ltlib_v1_0_0_match_nodelay_175                               |    24|
|34    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |ltlib_v1_0_0_allx_typeA_nodelay_176                          |    24|
|35    |                    DUT                                                               |ltlib_v1_0_0_all_typeA__parameterized2_177                   |    13|
|36    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized1_178             |     5|
|37    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized2_179             |     6|
|38    |              u_cap_window_counter                                                    |ila_v6_2_7_ila_cap_window_counter                            |    63|
|39    |                U_WCE                                                                 |ltlib_v1_0_0_cfglut4_161                                     |     1|
|40    |                U_WHCMPCE                                                             |ltlib_v1_0_0_cfglut5_162                                     |     1|
|41    |                U_WLCMPCE                                                             |ltlib_v1_0_0_cfglut5_163                                     |     1|
|42    |                u_wcnt_hcmp                                                           |ltlib_v1_0_0_match_nodelay                                   |    12|
|43    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |ltlib_v1_0_0_allx_typeA_nodelay_168                          |    12|
|44    |                    DUT                                                               |ltlib_v1_0_0_all_typeA__parameterized2_169                   |    12|
|45    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized1_170             |     5|
|46    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized2_171             |     5|
|47    |                u_wcnt_lcmp                                                           |ltlib_v1_0_0_match_nodelay_164                               |    23|
|48    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |ltlib_v1_0_0_allx_typeA_nodelay                              |    23|
|49    |                    DUT                                                               |ltlib_v1_0_0_all_typeA__parameterized2_165                   |    12|
|50    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized1_166             |     5|
|51    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |ltlib_v1_0_0_all_typeA_slice__parameterized2_167             |     5|
|52    |          u_ila_regs                                                                  |ila_v6_2_7_ila_register                                      |  2404|
|53    |            U_XSDB_SLAVE                                                              |xsdbs_v1_0_2_xsdbs__1                                        |   302|
|54    |            reg_890                                                                   |xsdbs_v1_0_2_reg__parameterized70__1                         |    16|
|55    |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_156                                    |    16|
|56    |            \MU_SRL[0].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s_112                                     |    76|
|57    |            \MU_SRL[10].mu_srl_reg                                                    |xsdbs_v1_0_2_reg_p2s__parameterized9                         |    75|
|58    |            \MU_SRL[11].mu_srl_reg                                                    |xsdbs_v1_0_2_reg_p2s__parameterized10                        |    90|
|59    |            \MU_SRL[12].mu_srl_reg                                                    |xsdbs_v1_0_2_reg_p2s__parameterized11                        |    75|
|60    |            \MU_SRL[13].mu_srl_reg                                                    |xsdbs_v1_0_2_reg_p2s__parameterized12                        |   109|
|61    |            \MU_SRL[1].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized0_113                     |    75|
|62    |            \MU_SRL[2].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized1                         |    75|
|63    |            \MU_SRL[3].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized2                         |    90|
|64    |            \MU_SRL[4].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized3                         |    76|
|65    |            \MU_SRL[5].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized4                         |    74|
|66    |            \MU_SRL[6].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized5                         |    77|
|67    |            \MU_SRL[7].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized6                         |    92|
|68    |            \MU_SRL[8].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized7                         |    79|
|69    |            \MU_SRL[9].mu_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized8                         |    74|
|70    |            \TC_SRL[0].tc_srl_reg                                                     |xsdbs_v1_0_2_reg_p2s__parameterized13_114                    |    74|
|71    |            reg_15                                                                    |xsdbs_v1_0_2_reg__parameterized52_115                        |    24|
|72    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_155                                     |    24|
|73    |            reg_16                                                                    |xsdbs_v1_0_2_reg__parameterized53_116                        |    18|
|74    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_154                                     |    18|
|75    |            reg_17                                                                    |xsdbs_v1_0_2_reg__parameterized54_117                        |    36|
|76    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_153                                     |    36|
|77    |            reg_18                                                                    |xsdbs_v1_0_2_reg__parameterized55_118                        |    24|
|78    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_152                                     |    24|
|79    |            reg_19                                                                    |xsdbs_v1_0_2_reg__parameterized56_119                        |    17|
|80    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_151                                     |    17|
|81    |            reg_1a                                                                    |xsdbs_v1_0_2_reg__parameterized57_120                        |    37|
|82    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl__parameterized1_150                     |    37|
|83    |            reg_6                                                                     |xsdbs_v1_0_2_reg__parameterized37_121                        |    45|
|84    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_149                                     |    45|
|85    |            reg_7                                                                     |xsdbs_v1_0_2_reg__parameterized38_122                        |    23|
|86    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl__parameterized0_148                     |    23|
|87    |            reg_8                                                                     |xsdbs_v1_0_2_reg__parameterized39_123                        |     5|
|88    |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_147                                    |     5|
|89    |            reg_80                                                                    |xsdbs_v1_0_2_reg__parameterized58_124                        |    17|
|90    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl__parameterized1_146                     |    17|
|91    |            reg_81                                                                    |xsdbs_v1_0_2_reg__parameterized59_125                        |    17|
|92    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_145                                     |    17|
|93    |            reg_82                                                                    |xsdbs_v1_0_2_reg__parameterized60_126                        |    19|
|94    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl__parameterized1_144                     |    19|
|95    |            reg_83                                                                    |xsdbs_v1_0_2_reg__parameterized61_127                        |    50|
|96    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_143                                     |    50|
|97    |            reg_84                                                                    |xsdbs_v1_0_2_reg__parameterized62_128                        |    32|
|98    |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_142                                     |    32|
|99    |            reg_85                                                                    |xsdbs_v1_0_2_reg__parameterized63_129                        |    17|
|100   |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_141                                     |    17|
|101   |            reg_887                                                                   |xsdbs_v1_0_2_reg__parameterized65_130                        |     3|
|102   |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_140                                    |     3|
|103   |            reg_88d                                                                   |xsdbs_v1_0_2_reg__parameterized67_131                        |     6|
|104   |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_139                                    |     6|
|105   |            reg_9                                                                     |xsdbs_v1_0_2_reg__parameterized40_132                        |    17|
|106   |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_138                                    |    17|
|107   |            reg_srl_fff                                                               |xsdbs_v1_0_2_reg_p2s__parameterized14_133                    |   111|
|108   |            reg_stream_ffd                                                            |xsdbs_v1_0_2_reg_stream_134                                  |    21|
|109   |              \I_EN_CTL_EQ1.U_CTL                                                     |xsdbs_v1_0_2_reg_ctl_137                                     |    21|
|110   |            reg_stream_ffe                                                            |xsdbs_v1_0_2_reg_stream__parameterized0_135                  |    30|
|111   |              \I_EN_STAT_EQ1.U_STAT                                                   |xsdbs_v1_0_2_reg_stat_136                                    |    30|
|112   |          u_ila_reset_ctrl                                                            |ila_v6_2_7_ila_reset_ctrl_44                                 |    46|
|113   |            arm_detection_inst                                                        |ltlib_v1_0_0_rising_edge_detection_106                       |     5|
|114   |            \asyncrounous_transfer.arm_in_transfer_inst                               |ltlib_v1_0_0_async_edge_xfer_107                             |     7|
|115   |            \asyncrounous_transfer.arm_out_transfer_inst                              |ltlib_v1_0_0_async_edge_xfer_108                             |     6|
|116   |            \asyncrounous_transfer.halt_in_transfer_inst                              |ltlib_v1_0_0_async_edge_xfer_109                             |     7|
|117   |            \asyncrounous_transfer.halt_out_transfer_inst                             |ltlib_v1_0_0_async_edge_xfer_110                             |     6|
|118   |            halt_detection_inst                                                       |ltlib_v1_0_0_rising_edge_detection_111                       |     6|
|119   |          u_trig                                                                      |ila_v6_2_7_ila_trigger                                       |   379|
|120   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |ltlib_v1_0_0_match                                           |    29|
|121   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |ltlib_v1_0_0_allx_typeA                                      |    27|
|122   |                DUT                                                                   |ltlib_v1_0_0_all_typeA_103                                   |    13|
|123   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice_104                             |     5|
|124   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice__parameterized0_105             |     6|
|125   |            U_TM                                                                      |ila_v6_2_7_ila_trig_match                                    |   349|
|126   |              \N_DDR_MODE.G_NMU[0].U_M                                                |ltlib_v1_0_0_match__parameterized0_45                        |    88|
|127   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized0_97                   |    87|
|128   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized0_98                    |    23|
|129   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_99                              |     5|
|130   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_100                             |     5|
|131   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_101                             |     5|
|132   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_102             |     6|
|133   |              \N_DDR_MODE.G_NMU[10].U_M                                               |ltlib_v1_0_0_match__parameterized1_46                        |    11|
|134   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_94                   |    10|
|135   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_95                    |     8|
|136   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_96              |     6|
|137   |              \N_DDR_MODE.G_NMU[11].U_M                                               |ltlib_v1_0_0_match__parameterized1_47                        |    11|
|138   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_91                   |    10|
|139   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_92                    |     8|
|140   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_93              |     6|
|141   |              \N_DDR_MODE.G_NMU[12].U_M                                               |ltlib_v1_0_0_match__parameterized1_48                        |    11|
|142   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_88                   |    10|
|143   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_89                    |     8|
|144   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_90              |     6|
|145   |              \N_DDR_MODE.G_NMU[13].U_M                                               |ltlib_v1_0_0_match__parameterized3                           |    21|
|146   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized3                      |    20|
|147   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_86                    |     8|
|148   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_87              |     6|
|149   |              \N_DDR_MODE.G_NMU[1].U_M                                                |ltlib_v1_0_0_match__parameterized1_49                        |    11|
|150   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_83                   |    10|
|151   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_84                    |     8|
|152   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_85              |     6|
|153   |              \N_DDR_MODE.G_NMU[2].U_M                                                |ltlib_v1_0_0_match__parameterized1_50                        |    11|
|154   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_80                   |    10|
|155   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_81                    |     8|
|156   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_82              |     6|
|157   |              \N_DDR_MODE.G_NMU[3].U_M                                                |ltlib_v1_0_0_match__parameterized0_51                        |    88|
|158   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized0_74                   |    87|
|159   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized0_75                    |    23|
|160   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_76                              |     5|
|161   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_77                              |     5|
|162   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_78                              |     5|
|163   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_79              |     6|
|164   |              \N_DDR_MODE.G_NMU[4].U_M                                                |ltlib_v1_0_0_match__parameterized1_52                        |    11|
|165   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_71                   |    10|
|166   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_72                    |     8|
|167   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_73              |     6|
|168   |              \N_DDR_MODE.G_NMU[5].U_M                                                |ltlib_v1_0_0_match__parameterized1_53                        |    11|
|169   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_68                   |    10|
|170   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_69                    |     8|
|171   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_70              |     6|
|172   |              \N_DDR_MODE.G_NMU[6].U_M                                                |ltlib_v1_0_0_match__parameterized1_54                        |    11|
|173   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_65                   |    10|
|174   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_66                    |     8|
|175   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_67              |     6|
|176   |              \N_DDR_MODE.G_NMU[7].U_M                                                |ltlib_v1_0_0_match__parameterized1_55                        |    11|
|177   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_62                   |    10|
|178   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_63                    |     8|
|179   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_64              |     6|
|180   |              \N_DDR_MODE.G_NMU[8].U_M                                                |ltlib_v1_0_0_match__parameterized1_56                        |    11|
|181   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized1_59                   |    10|
|182   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_60                    |     8|
|183   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_61              |     6|
|184   |              \N_DDR_MODE.G_NMU[9].U_M                                                |ltlib_v1_0_0_match__parameterized2                           |    42|
|185   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA__parameterized2                      |    41|
|186   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA                                       |    13|
|187   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice_57                              |     5|
|188   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized0_58              |     6|
|189   |          xsdb_memory_read_inst                                                       |ltlib_v1_0_0_generic_memrd                                   |   197|
|190   |  fifo_ila                                                                            |ila_0                                                        |  2051|
|191   |    inst                                                                              |ila_v6_2_7_ila__parameterized0                               |  2051|
|192   |      ila_core_inst                                                                   |ila_v6_2_7_ila_core__parameterized0                          |  2044|
|193   |        ila_trace_memory_inst                                                         |ila_v6_2_7_ila_trace_memory__parameterized0                  |     1|
|194   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |blk_mem_gen_v8_3_6__parameterized0                           |     1|
|195   |            inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth__parameterized0                     |     1|
|196   |              \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0           |     1|
|197   |                \valid.cstr                                                           |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0  |     1|
|198   |                  \ramloop[0].ram.r                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5    |     1|
|199   |                    \prim_noinit.ram                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5  |     1|
|200   |        u_ila_cap_ctrl                                                                |ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0               |   278|
|201   |          U_CDONE                                                                     |ltlib_v1_0_0_cfglut6__parameterized0                         |     5|
|202   |          U_NS0                                                                       |ltlib_v1_0_0_cfglut7                                         |     6|
|203   |          U_NS1                                                                       |ltlib_v1_0_0_cfglut7_29                                      |     6|
|204   |          u_cap_addrgen                                                               |ila_v6_2_7_ila_cap_addrgen__parameterized0                   |   256|
|205   |            U_CMPRESET                                                                |ltlib_v1_0_0_cfglut6                                         |     3|
|206   |            u_cap_sample_counter                                                      |ila_v6_2_7_ila_cap_sample_counter__parameterized0            |    62|
|207   |              U_SCE                                                                   |ltlib_v1_0_0_cfglut4_36                                      |     1|
|208   |              U_SCMPCE                                                                |ltlib_v1_0_0_cfglut5_37                                      |     1|
|209   |              U_SCRST                                                                 |ltlib_v1_0_0_cfglut6_38                                      |     5|
|210   |              u_scnt_cmp                                                              |ltlib_v1_0_0_match_nodelay__parameterized0_39                |    23|
|211   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_40           |    23|
|212   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized2_41                    |    13|
|213   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1_42              |     5|
|214   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2_43              |     6|
|215   |            u_cap_window_counter                                                      |ila_v6_2_7_ila_cap_window_counter__parameterized0            |    60|
|216   |              U_WCE                                                                   |ltlib_v1_0_0_cfglut4                                         |     1|
|217   |              U_WHCMPCE                                                               |ltlib_v1_0_0_cfglut5                                         |     1|
|218   |              U_WLCMPCE                                                               |ltlib_v1_0_0_cfglut5_30                                      |     1|
|219   |              u_wcnt_hcmp                                                             |ltlib_v1_0_0_match_nodelay__parameterized0                   |    12|
|220   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_32           |    12|
|221   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized2_33                    |    12|
|222   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1_34              |     5|
|223   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2_35              |     5|
|224   |              u_wcnt_lcmp                                                             |ltlib_v1_0_0_match_nodelay__parameterized0_31                |    22|
|225   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0              |    22|
|226   |                  DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized2                       |    12|
|227   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1                 |     5|
|228   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2                 |     5|
|229   |        u_ila_regs                                                                    |ila_v6_2_7_ila_register__parameterized0                      |  1377|
|230   |          U_XSDB_SLAVE                                                                |xsdbs_v1_0_2_xsdbs                                           |   302|
|231   |          reg_890                                                                     |xsdbs_v1_0_2_reg__parameterized70                            |    16|
|232   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_28                                     |    16|
|233   |          \MU_SRL[0].mu_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s                                         |    76|
|234   |          \MU_SRL[1].mu_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s__parameterized0                         |    90|
|235   |          \TC_SRL[0].tc_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s__parameterized13                        |    77|
|236   |          reg_15                                                                      |xsdbs_v1_0_2_reg__parameterized52                            |    23|
|237   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_27                                      |    23|
|238   |          reg_16                                                                      |xsdbs_v1_0_2_reg__parameterized53                            |    17|
|239   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_26                                      |    17|
|240   |          reg_17                                                                      |xsdbs_v1_0_2_reg__parameterized54                            |    51|
|241   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_25                                      |    51|
|242   |          reg_18                                                                      |xsdbs_v1_0_2_reg__parameterized55                            |    25|
|243   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_24                                      |    25|
|244   |          reg_19                                                                      |xsdbs_v1_0_2_reg__parameterized56                            |    19|
|245   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_23                                      |    19|
|246   |          reg_1a                                                                      |xsdbs_v1_0_2_reg__parameterized57                            |    28|
|247   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1_22                      |    28|
|248   |          reg_6                                                                       |xsdbs_v1_0_2_reg__parameterized37                            |    31|
|249   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_21                                      |    31|
|250   |          reg_7                                                                       |xsdbs_v1_0_2_reg__parameterized38                            |    23|
|251   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized0                         |    23|
|252   |          reg_8                                                                       |xsdbs_v1_0_2_reg__parameterized39                            |     7|
|253   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_20                                     |     7|
|254   |          reg_80                                                                      |xsdbs_v1_0_2_reg__parameterized58                            |    20|
|255   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1_19                      |    20|
|256   |          reg_81                                                                      |xsdbs_v1_0_2_reg__parameterized59                            |    17|
|257   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_18                                      |    17|
|258   |          reg_82                                                                      |xsdbs_v1_0_2_reg__parameterized60                            |    17|
|259   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1                         |    17|
|260   |          reg_83                                                                      |xsdbs_v1_0_2_reg__parameterized61                            |    52|
|261   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_17                                      |    52|
|262   |          reg_84                                                                      |xsdbs_v1_0_2_reg__parameterized62                            |    19|
|263   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_16                                      |    19|
|264   |          reg_85                                                                      |xsdbs_v1_0_2_reg__parameterized63                            |    17|
|265   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_15                                      |    17|
|266   |          reg_887                                                                     |xsdbs_v1_0_2_reg__parameterized65                            |     3|
|267   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_14                                     |     3|
|268   |          reg_88d                                                                     |xsdbs_v1_0_2_reg__parameterized67                            |     4|
|269   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_13                                     |     4|
|270   |          reg_9                                                                       |xsdbs_v1_0_2_reg__parameterized40                            |    17|
|271   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_12                                     |    17|
|272   |          reg_srl_fff                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized14                        |    86|
|273   |          reg_stream_ffd                                                              |xsdbs_v1_0_2_reg_stream                                      |    19|
|274   |            \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl                                         |    19|
|275   |          reg_stream_ffe                                                              |xsdbs_v1_0_2_reg_stream__parameterized0                      |    33|
|276   |            \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat                                        |    33|
|277   |        u_ila_reset_ctrl                                                              |ila_v6_2_7_ila_reset_ctrl                                    |    46|
|278   |          arm_detection_inst                                                          |ltlib_v1_0_0_rising_edge_detection                           |     5|
|279   |          \asyncrounous_transfer.arm_in_transfer_inst                                 |ltlib_v1_0_0_async_edge_xfer                                 |     7|
|280   |          \asyncrounous_transfer.arm_out_transfer_inst                                |ltlib_v1_0_0_async_edge_xfer_8                               |     6|
|281   |          \asyncrounous_transfer.halt_in_transfer_inst                                |ltlib_v1_0_0_async_edge_xfer_9                               |     7|
|282   |          \asyncrounous_transfer.halt_out_transfer_inst                               |ltlib_v1_0_0_async_edge_xfer_10                              |     6|
|283   |          halt_detection_inst                                                         |ltlib_v1_0_0_rising_edge_detection_11                        |     6|
|284   |        u_trig                                                                        |ila_v6_2_7_ila_trigger__parameterized0                       |   112|
|285   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |ltlib_v1_0_0_match__parameterized4                           |    12|
|286   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |ltlib_v1_0_0_allx_typeA__parameterized4                      |    10|
|287   |              DUT                                                                     |ltlib_v1_0_0_all_typeA__parameterized1_6                     |     8|
|288   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |ltlib_v1_0_0_all_typeA_slice__parameterized0_7               |     6|
|289   |          U_TM                                                                        |ila_v6_2_7_ila_trig_match__parameterized0                    |    99|
|290   |            \N_DDR_MODE.G_NMU[0].U_M                                                  |ltlib_v1_0_0_match__parameterized1                           |    11|
|291   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |ltlib_v1_0_0_allx_typeA__parameterized1                      |    10|
|292   |                DUT                                                                   |ltlib_v1_0_0_all_typeA__parameterized1                       |     8|
|293   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice__parameterized0_5               |     6|
|294   |            \N_DDR_MODE.G_NMU[1].U_M                                                  |ltlib_v1_0_0_match__parameterized0                           |    88|
|295   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |ltlib_v1_0_0_allx_typeA__parameterized0                      |    87|
|296   |                DUT                                                                   |ltlib_v1_0_0_all_typeA__parameterized0                       |    23|
|297   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice                                 |     5|
|298   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice_3                               |     5|
|299   |                  \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice_4                               |     5|
|300   |                  \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice__parameterized0                 |     6|
|301   |        xsdb_memory_read_inst                                                         |ltlib_v1_0_0_generic_memrd__parameterized0                   |   105|
|302   |  DMA_FIFO                                                                            |fifo_generator_1                                             |   511|
|303   |    U0                                                                                |fifo_generator_v13_2_2                                       |   511|
|304   |      inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth                                 |   511|
|305   |        \gconvfifo.rf                                                                 |fifo_generator_v13_2_2_fifo_generator_top                    |   511|
|306   |          \grf.rf                                                                     |fifo_generator_v13_2_2_fifo_generator_ramfifo                |   511|
|307   |            \gntv_or_sync_fifo.gcx.clkx                                               |fifo_generator_v13_2_2_clk_x_pntrs                           |   192|
|308   |              wr_pntr_cdc_inst                                                        |xpm_cdc_gray__1                                              |    82|
|309   |              rd_pntr_cdc_inst                                                        |xpm_cdc_gray                                                 |    82|
|310   |            \gntv_or_sync_fifo.gl0.rd                                                 |fifo_generator_v13_2_2_rd_logic                              |    89|
|311   |              \gras.grdc1.rdc                                                         |fifo_generator_v13_2_2_rd_dc_as                              |    18|
|312   |              \gras.rsts                                                              |fifo_generator_v13_2_2_rd_status_flags_as                    |    33|
|313   |                c0                                                                    |fifo_generator_v13_2_2_compare_1                             |    14|
|314   |                c1                                                                    |fifo_generator_v13_2_2_compare_2                             |    14|
|315   |              \grhf.rhf                                                               |fifo_generator_v13_2_2_rd_handshaking_flags                  |     1|
|316   |              rpntr                                                                   |fifo_generator_v13_2_2_rd_bin_cntr                           |    37|
|317   |            \gntv_or_sync_fifo.gl0.wr                                                 |fifo_generator_v13_2_2_wr_logic                              |   131|
|318   |              \gwas.gpf.wrpf                                                          |fifo_generator_v13_2_2_wr_pf_as                              |    10|
|319   |              \gwas.gwdc0.wdc                                                         |fifo_generator_v13_2_2_wr_dc_as                              |    18|
|320   |              \gwas.wsts                                                              |fifo_generator_v13_2_2_wr_status_flags_as                    |    38|
|321   |                c1                                                                    |fifo_generator_v13_2_2_compare                               |    14|
|322   |                c2                                                                    |fifo_generator_v13_2_2_compare_0                             |    14|
|323   |              wpntr                                                                   |fifo_generator_v13_2_2_wr_bin_cntr                           |    65|
|324   |            \gntv_or_sync_fifo.mem                                                    |fifo_generator_v13_2_2_memory                                |    62|
|325   |              \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1                                           |    62|
|326   |                inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth                                     |    62|
|327   |                  \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_v8_4_1_blk_mem_gen_top                           |    62|
|328   |                    \valid.cstr                                                       |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                  |    62|
|329   |                      \has_mux_b.B                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0           |    31|
|330   |                      \ramloop[0].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                    |     1|
|331   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                  |     1|
|332   |                      \ramloop[10].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9    |     1|
|333   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized9  |     1|
|334   |                      \ramloop[11].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10   |    17|
|335   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized10 |     3|
|336   |                      \ramloop[12].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11   |     1|
|337   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized11 |     1|
|338   |                      \ramloop[13].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12   |     1|
|339   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized12 |     1|
|340   |                      \ramloop[14].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13   |     1|
|341   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized13 |     1|
|342   |                      \ramloop[1].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0    |     1|
|343   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0  |     1|
|344   |                      \ramloop[2].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1    |     1|
|345   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1  |     1|
|346   |                      \ramloop[3].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2    |     1|
|347   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2  |     1|
|348   |                      \ramloop[4].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3    |     1|
|349   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3  |     1|
|350   |                      \ramloop[5].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4    |     1|
|351   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4  |     1|
|352   |                      \ramloop[6].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5    |     1|
|353   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized5  |     1|
|354   |                      \ramloop[7].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6    |     1|
|355   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized6  |     1|
|356   |                      \ramloop[8].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7    |     1|
|357   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized7  |     1|
|358   |                      \ramloop[9].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8    |     1|
|359   |                        \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized8  |     1|
|360   |            rstblk                                                                    |fifo_generator_v13_2_2_reset_blk_ramfifo                     |    37|
|361   |              \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__1                                          |     5|
|362   |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                                             |     5|
|363   |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1                                            |     5|
|364   |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                               |     5|
|365   |  DMA_IRQ                                                                             |DMA_WRITE_v1_0_IRQ                                           |     2|
|366   |  IRQ_AXI_LITE                                                                        |DMA_WRITE_v1_0_STATUS                                        |   386|
+------+--------------------------------------------------------------------------------------+-------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 1200.004 ; gain = 808.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2919 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:03:26 . Memory (MB): peak = 1200.004 ; gain = 808.582
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 1200.004 ; gain = 808.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: DMA_Write_v1_0_M00_AXI_inst/debug_dma UUID: b91d6330-80ae-53e6-aece-2d856ddb3d20 
INFO: [Chipscope 16-324] Core: fifo_ila UUID: b9809cd8-3379-57f8-a6ea-69c53e44ee71 
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/dma_ila/ila_v6_2/constraints/ila.xdc] for cell 'DMA_Write_v1_0_M00_AXI_inst/debug_dma/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1.xdc] for cell 'DMA_FIFO/U0'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1.xdc] for cell 'DMA_FIFO/U0'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'fifo_ila/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'fifo_ila/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'fifo_ila/inst'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'fifo_ila/inst'
Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'DMA_FIFO/U0'
Finished Parsing XDC File [c:/Users/Ismael/Documents/GAPS/DMA/ip_sources/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'DMA_FIFO/U0'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx_2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'DMA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 164 instances
  CFGLUT5 => SRLC32E: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
548 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:48 . Memory (MB): peak = 1499.469 ; gain = 1109.781
# ipx::package_project -root_dir ../../ip_repo/DMA_Write -vendor UCLA -library GAPSFW -taxonomy GAPSFW  -import_files
WARNING: [Ipptcl 7-1467] The compile order has been set manually. This prevents the packager from updating                 it if necessary. If errors related to compile order occur, try enabling automatic                 reordering, or calling package_project with the -force_update_compile_order option
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dma_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'dma_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_lite': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_aclk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipgui::add_page -name {DMA WRITE} -component [ipx::current_core] -display_name {Write DMA}
# set_property supported_families {zynq Production} [ipx::current_core]
# set_property name GAPS_WDMA [ipx::current_core]
# set_property display_name {GAPS_WDMA} [ipx::current_core]
# set_property description {Write DMA Core} [ipx::current_core]
# set_property vendor_display_name {University of California, Los Angeles} [ipx::current_core]
# set_property name DMA_AXI [ipx::get_bus_interfaces m00_axi -of_objects [ipx::current_core]]
# set_property name DMA_SLAVE [ipx::get_bus_interfaces s_axi_lite -of_objects [ipx::current_core]]
# ipx::associate_bus_interfaces -busif DMA_AXI -clock m00_axi_aclk [ipx::current_core]
# ipx::associate_bus_interfaces -busif DMA_SLAVE -clock m00_axi_aclk [ipx::current_core]
# ipx::remove_bus_interface m00_axi_aresetn [ipx::current_core]
# ipx::infer_bus_interface m00_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
# ipx::add_bus_interface FIFO [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:interface:fifo_write_rtl:1.0 [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:interface:fifo_write:1.0 [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]
# ipx::add_port_map WR_DATA [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]
# set_property physical_name din_dma [ipx::get_port_maps WR_DATA -of_objects [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]]
# ipx::add_port_map WR_EN [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]
# set_property physical_name wr_en [ipx::get_port_maps WR_EN -of_objects [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]]
# ipx::add_port_map FULL [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]
# set_property physical_name fifo_full [ipx::get_port_maps FULL -of_objects [ipx::get_bus_interfaces FIFO -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces wr_aclk -of_objects [ipx::current_core]]
# update_compile_order -fileset sources_1
# ipx::update_source_project_archive -component [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# update_ip_catalog
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 12:02:51 2020...
