Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Dec 19 23:50:44 2019
| Host         : DESKTOP-1FKOVIF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.13 2014-05-07
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/Hold_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TriggerManager_0/TriggerMode_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/hold_delay_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/l1_delay_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/state_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/state_reg[1]/C (HIGH)

 There are 17 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 630 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 74 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 60 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                77030        0.053        0.000                      0                77030        0.146        0.000                       0                 27881  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLKFBIN     {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I_0           {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.340        0.000                      0                  616        0.089        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           19.846        0.000                      0                  397        0.095        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLKFBIN                                                                                                                                                      38.751        0.000                       0                     2  
    CLK_25M          19.127        0.000                      0                 9086        0.057        0.000                      0                 9086       18.870        0.000                       0                  4849  
    CLK_66M           9.124        0.000                      0                  179        0.067        0.000                      0                  179        7.000        0.000                       0                    88  
    CLK_6M          159.874        0.000                      0                  598        0.081        0.000                      0                  598       46.693        0.000                       0                   341  
      CLK_3M        326.489        0.000                      0                   30        0.176        0.000                      0                   30      166.167        0.000                       0                    35  
  CLK_125M            0.099        0.000                      0                62688        0.054        0.000                      0                62688        2.870        0.000                       0                 19919  
  CLK_250M_0          0.820        0.000                      0                 1032        0.067        0.000                      0                 1032        1.146        0.000                       0                  1550  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M            0.024        0.000                      0                   69        0.100        0.000                      0                   69        0.146        0.000                       0                    92  
  I_0                                                                                                                                                            18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             4.127        0.000                      0                    4        0.148        0.000                      0                    4  
CLK_3M        CLK_6M            161.385        0.000                      0                    2        0.232        0.000                      0                    2  
CLK_25M       CLK_3M              5.447        0.000                      0                   25        0.086        0.000                      0                   25  
CLK_6M        CLK_3M            161.193        0.000                      0                    2        0.055        0.000                      0                    2  
CLK_250M_0    CLK_125M            1.039        0.000                      0                 1032        0.053        0.000                      0                 1032  
CLK_250M_180  CLK_250M_0          0.384        0.000                      0                  129        1.637        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.452        0.000                      0                  129        0.062        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.450        0.000                      0                  129        0.646        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 3.048        0.000                      0                  138        0.637        0.000                      0                  138  
**async_default**  CLK_25M            CLK_25M                 29.082        0.000                      0                  769        0.374        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                 0.468        0.000                      0                    2        0.509        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.340ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.449ns (41.347%)  route 2.055ns (58.653%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 42.909 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1]
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         1.449    29.449 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.055    31.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X88Y121        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.539    42.909    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    42.909    
                         clock uncertainty           -0.035    42.874    
    SLICE_X88Y121        FDRE (Setup_fdre_C_D)       -0.029    42.845    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         42.845    
                         arrival time                         -31.504    
  -------------------------------------------------------------------
                         slack                                 11.340    

Slack (MET) :             11.409ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.453ns (42.314%)  route 1.981ns (57.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 42.909 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           1.981    31.435    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X88Y121        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.539    42.909    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    42.909    
                         clock uncertainty           -0.035    42.874    
    SLICE_X88Y121        FDRE (Setup_fdre_C_D)       -0.030    42.844    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         42.844    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 11.409    

Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.457ns (46.988%)  route 1.644ns (53.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 42.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0]
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.457    29.457 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           1.644    31.101    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X89Y105        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.270    42.641    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y105                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    42.641    
                         clock uncertainty           -0.035    42.605    
    SLICE_X89Y105        FDRE (Setup_fdre_C_D)       -0.047    42.558    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         42.558    
                         arrival time                         -31.101    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.254%)  route 0.578ns (54.746%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 40.795 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3]
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.578    29.056    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X89Y76         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.523    40.795    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y76                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    40.795    
                         clock uncertainty           -0.035    40.760    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)       -0.014    40.746    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         40.746    
                         arrival time                         -29.056    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.453ns (51.054%)  route 1.393ns (48.946%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 42.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2]
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.393    30.845    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X89Y105        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.270    42.641    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y105                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    42.641    
                         clock uncertainty           -0.035    42.605    
    SLICE_X89Y105        FDRE (Setup_fdre_C_D)       -0.059    42.546    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         42.546    
                         arrival time                         -30.845    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.475ns (53.682%)  route 0.410ns (46.318%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 40.856 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         0.475    28.475 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           0.410    28.886    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X88Y80         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.583    40.856    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y80                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    40.856    
                         clock uncertainty           -0.035    40.820    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)       -0.043    40.777    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         40.777    
                         arrival time                         -28.886    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.694ns (13.592%)  route 4.412ns (86.408%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 43.292 - 40.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.174     3.610    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.379     3.989 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/Q
                         net (fo=4, routed)           2.238     6.227    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[4]
    SLICE_X79Y174        LUT6 (Prop_lut6_I0_O)        0.105     6.332 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o82/O
                         net (fo=1, routed)           0.625     6.957    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81
    SLICE_X79Y169        LUT5 (Prop_lut5_I4_O)        0.105     7.062 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1_SW0/O
                         net (fo=2, routed)           1.549     8.611    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N256
    SLICE_X82Y144        LUT6 (Prop_lut6_I5_O)        0.105     8.716 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     8.716    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1
    SLICE_X82Y144        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.922    43.292    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X82Y144                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
                         clock pessimism              0.114    43.406    
                         clock uncertainty           -0.035    43.371    
    SLICE_X82Y144        FDRE (Setup_fdre_C_D)        0.030    43.401    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.401    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 34.685    

Slack (MET) :             34.993ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.694ns (14.384%)  route 4.131ns (85.616%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 43.319 - 40.000 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.174     3.610    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.379     3.989 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/Q
                         net (fo=4, routed)           2.238     6.227    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxData[4]
    SLICE_X79Y174        LUT6 (Prop_lut6_I0_O)        0.105     6.332 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o82/O
                         net (fo=1, routed)           0.625     6.957    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp[7]_dlyRxData[7]_equal_117_o81
    SLICE_X79Y169        LUT5 (Prop_lut5_I4_O)        0.105     7.062 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1_SW0/O
                         net (fo=2, routed)           1.268     8.330    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N256
    SLICE_X83Y143        LUT6 (Prop_lut6_I5_O)        0.105     8.435 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     8.435    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X83Y143        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.949    43.319    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y143                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism              0.114    43.433    
                         clock uncertainty           -0.035    43.398    
    SLICE_X83Y143        FDRE (Setup_fdre_C_D)        0.030    43.428    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         43.428    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 34.993    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.589ns (12.973%)  route 3.951ns (87.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 43.972 - 40.000 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.205     3.641    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.379     4.020 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          3.411     7.431    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X76Y178        LUT6 (Prop_lut6_I0_O)        0.105     7.536 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT61/O
                         net (fo=1, routed)           0.540     8.076    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT6
    SLICE_X77Y178        LUT6 (Prop_lut6_I5_O)        0.105     8.181 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT62/O
                         net (fo=1, routed)           0.000     8.181    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[5]
    SLICE_X77Y178        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.601    43.972    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y178                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/C
                         clock pessimism              0.114    44.086    
                         clock uncertainty           -0.035    44.050    
    SLICE_X77Y178        FDRE (Setup_fdre_C_D)        0.032    44.082    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5
  -------------------------------------------------------------------
                         required time                         44.082    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.130ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.589ns (13.718%)  route 3.705ns (86.282%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 43.954 - 40.000 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.205     3.641    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.379     4.020 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          3.131     7.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X73Y179        LUT6 (Prop_lut6_I0_O)        0.105     7.257 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT51/O
                         net (fo=1, routed)           0.573     7.830    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT5
    SLICE_X72Y179        LUT6 (Prop_lut6_I5_O)        0.105     7.935 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT52/O
                         net (fo=1, routed)           0.000     7.935    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[4]
    SLICE_X72Y179        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.584    43.954    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X72Y179                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4/C
                         clock pessimism              0.114    44.068    
                         clock uncertainty           -0.035    44.033    
    SLICE_X72Y179        FDRE (Setup_fdre_C_D)        0.032    44.065    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_4
  -------------------------------------------------------------------
                         required time                         44.065    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 36.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowZero/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.898%)  route 0.219ns (54.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.101     1.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y135                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowZero/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.515 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowZero/Q
                         net (fo=1, routed)           0.219     1.735    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowZero
    SLICE_X87Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow_rstpot/O
                         net (fo=1, routed)           0.000     1.780    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow_rstpot
    SLICE_X87Y142        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.356     1.817    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow/C
                         clock pessimism             -0.219     1.598    
    SLICE_X87Y142        FDCE (Hold_fdce_C_D)         0.092     1.690    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rcvdMacFlow
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orEof/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.020%)  route 0.201ns (51.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.188     1.461    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y143                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.141     1.602 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/Q
                         net (fo=3, routed)           0.201     1.803    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macCntrlEnb
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_132_o1/O
                         net (fo=1, routed)           0.000     1.848    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxEof_macCntrlEnb_AND_132_o
    SLICE_X83Y142        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orEof/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.421     1.882    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orEof/C
                         clock pessimism             -0.219     1.663    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.091     1.754    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orEof
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.318%)  route 0.224ns (54.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.131     1.404    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.141     1.545 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/Q
                         net (fo=1, routed)           0.224     1.770    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode[1]
    SLICE_X84Y142        LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT<7>1/O
                         net (fo=1, routed)           0.000     1.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT[7]
    SLICE_X84Y142        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.350     1.811    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_7/C
                         clock pessimism             -0.219     1.592    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.121     1.713    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_7
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.065     1.338    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.141     1.479 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_1/Q
                         net (fo=1, routed)           0.301     1.780    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData[1]
    SLICE_X82Y138        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.361     1.822    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X82Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/C
                         clock pessimism             -0.219     1.603    
    SLICE_X82Y138        FDRE (Hold_fdre_C_D)         0.075     1.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.400     1.672    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y159                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.141     1.813 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxFlowMac_1/Q
                         net (fo=1, routed)           0.135     1.948    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxFlowMac[1]
    SLICE_X81Y158        LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o3/O
                         net (fo=1, routed)           0.000     1.993    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_muxFlowMac[7]_AND_114_o
    SLICE_X81Y158        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.557     2.018    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y158                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk/C
                         clock pessimism             -0.219     1.799    
    SLICE_X81Y158        FDSE (Hold_fdse_C_D)         0.091     1.890    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.501%)  route 0.155ns (45.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.139     1.412    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDSE (Prop_fdse_C_Q)         0.141     1.553 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_28/Q
                         net (fo=8, routed)           0.155     1.708    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal[28]
    SLICE_X87Y140        LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd16b[7]_fcsCal[8]_XOR_106_o_xo<0>1/O
                         net (fo=1, routed)           0.000     1.753    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd16b[7]_fcsCal[8]_XOR_106_o
    SLICE_X87Y140        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.315     1.776    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
                         clock pessimism             -0.219     1.557    
    SLICE_X87Y140        FDSE (Hold_fdse_C_D)         0.091     1.648    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.200%)  route 0.208ns (52.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.091     1.364    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141     1.505 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_0/Q
                         net (fo=1, routed)           0.208     1.713    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType[0]
    SLICE_X86Y141        LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<0>1/O
                         net (fo=1, routed)           0.000     1.758    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[0]
    SLICE_X86Y141        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.318     1.779    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/C
                         clock pessimism             -0.219     1.560    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091     1.651    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.159%)  route 0.359ns (65.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.085     1.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y135                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDRE (Prop_fdre_C_Q)         0.141     1.499 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/Q
                         net (fo=1, routed)           0.359     1.857    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData[4]
    SLICE_X80Y137        LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_n012271/O
                         net (fo=1, routed)           0.000     1.902    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/n0122[4]
    SLICE_X80Y137        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.432     1.893    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y137                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_4/C
                         clock pessimism             -0.219     1.674    
    SLICE_X80Y137        FDRE (Hold_fdre_C_D)         0.121     1.795    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_4
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.928%)  route 0.210ns (53.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.091     1.364    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141     1.505 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/Q
                         net (fo=1, routed)           0.210     1.716    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType[1]
    SLICE_X86Y141        LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<1>1/O
                         net (fo=1, routed)           0.000     1.761    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[1]
    SLICE_X86Y141        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.318     1.779    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                         clock pessimism             -0.219     1.560    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.092     1.652    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.343ns (83.688%)  route 0.067ns (16.312%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.124     1.397    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141     1.538 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          0.067     1.605    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X85Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.752 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.752    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X85Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.807 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.807    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Result[4]
    SLICE_X85Y142        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.350     1.811    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X85Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/C
                         clock pessimism             -0.219     1.592    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.105     1.697    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_4
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     40.000  37.830  RAMB36_X3Y27   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y137  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y137  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y137  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X82Y136  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y134  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y134  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X86Y144  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpTypeLd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X84Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X85Y134  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/cmpInitArpIp/C
High Pulse Width  Slow    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X82Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
High Pulse Width  Slow    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X82Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipAddrOk/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y143  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxTim/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       19.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 3.689ns (68.509%)  route 1.696ns (31.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.297     2.734    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y90                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.379     3.113 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           1.696     4.809    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     8.119 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.119    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             20.072ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 3.735ns (70.878%)  route 1.535ns (29.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.185     2.623    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y89                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.433     3.056 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           1.535     4.590    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.302     7.893 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.893    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 20.072    

Slack (MET) :             20.389ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 3.744ns (73.001%)  route 1.385ns (26.999%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.010     2.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.433     2.880 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           1.385     4.265    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.311     7.576 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.576    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 20.389    

Slack (MET) :             20.463ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 3.703ns (72.615%)  route 1.397ns (27.385%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.964     2.402    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y81                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.379     2.781 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           1.397     4.177    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.324     7.502 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.502    ETH_TX_EN
    M1                                                                r  ETH_TX_EN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 20.463    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 3.762ns (72.929%)  route 1.397ns (27.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.799     2.236    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y77                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.433     2.669 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           1.397     4.066    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.329     7.395 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.395    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.761ns (21.656%)  route 2.753ns (78.344%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.833     3.271    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X62Y88                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.433     3.704 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.912     4.616    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    SLICE_X63Y89         LUT3 (Prop_lut3_I2_O)        0.105     4.721 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.413     5.134    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.105     5.239 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.819     6.058    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.118     6.176 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.609     6.785    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X1Y37         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.523    42.895    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X1Y37                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.134    43.029    
                         clock uncertainty           -0.035    42.993    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    42.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.447    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             36.027ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.748ns (22.609%)  route 2.560ns (77.391%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.833     3.271    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X62Y88                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.433     3.704 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.912     4.616    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    SLICE_X63Y89         LUT3 (Prop_lut3_I2_O)        0.105     4.721 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.413     5.134    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.105     5.239 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.488     5.727    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.105     5.832 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.747     6.579    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X1Y36         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.523    42.895    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X1Y36                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.134    43.029    
                         clock uncertainty           -0.035    42.993    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.606    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.606    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 36.027    

Slack (MET) :             36.247ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblSel/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.589ns (18.731%)  route 2.556ns (81.269%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.878     3.315    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X63Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblSel/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.379     3.694 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblSel/Q
                         net (fo=11, routed)          0.912     4.606    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblSel
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.105     4.711 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.057     5.768    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.105     5.873 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_77/O
                         net (fo=1, routed)           0.587     6.460    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_29
    RAMB18_X1Y36         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.523    42.895    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X1Y36                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.134    43.029    
                         clock uncertainty           -0.035    42.993    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    42.706    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.706    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                 36.247    

Slack (MET) :             36.504ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irCntEmpty/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.484ns (17.453%)  route 2.289ns (82.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 42.785 - 40.000 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.179     3.617    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y131        FDCE (Prop_fdce_C_Q)         0.379     3.996 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          2.289     6.285    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.105     6.390 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_BUF_EMPTY1/O
                         net (fo=1, routed)           0.000     6.390    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/TX_CNT_EMPTY
    SLICE_X72Y85         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irCntEmpty/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.414    42.785    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X72Y85                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
                         clock pessimism              0.114    42.899    
                         clock uncertainty           -0.035    42.864    
    SLICE_X72Y85         FDRE (Setup_fdre_C_D)        0.030    42.894    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/irCntEmpty
  -------------------------------------------------------------------
                         required time                         42.894    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 36.504    

Slack (MET) :             36.573ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 1.039ns (36.165%)  route 1.834ns (63.835%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 42.984 - 40.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.793     3.230    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X64Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.379     3.609 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/Q
                         net (fo=5, routed)           1.191     4.800    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa[3]
    SLICE_X63Y84         LUT4 (Prop_lut4_I3_O)        0.105     4.905 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut<1>/O
                         net (fo=1, routed)           0.000     4.905    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.362 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.362    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy[3]
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.460 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy<4>_CARRY4/CO[3]
                         net (fo=2, routed)           0.643     6.103    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    RAMB18_X1Y34         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.613    42.984    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X1Y34                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.114    43.098    
                         clock uncertainty           -0.035    43.063    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.676    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 36.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.262%)  route 0.177ns (48.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.857     1.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X69Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.141     1.272 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_8/Q
                         net (fo=2, routed)           0.177     1.449    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[8]
    SLICE_X70Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.494 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n047681/O
                         net (fo=1, routed)           0.000     1.494    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[16]
    SLICE_X70Y83         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.043     1.505    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X70Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
                         clock pessimism             -0.227     1.278    
    SLICE_X70Y83         FDCE (Hold_fdce_C_D)         0.121     1.399    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.944     1.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X65Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.359 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.110     1.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X65Y84         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.071     1.533    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X65Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism             -0.230     1.303    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.071     1.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.192%)  route 0.284ns (66.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.767     1.041    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X67Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.182 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/Q
                         net (fo=2, routed)           0.284     1.466    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[9]
    SLICE_X65Y86         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.046     1.508    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X65Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
                         clock pessimism             -0.219     1.289    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.075     1.364    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_30/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.229%)  route 0.254ns (57.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.829     1.103    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X68Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141     1.244 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/Q
                         net (fo=4, routed)           0.254     1.498    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[31]
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.543 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476241/O
                         net (fo=1, routed)           0.000     1.543    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[30]
    SLICE_X67Y84         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_30/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.104     1.566    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X67Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_30/C
                         clock pessimism             -0.219     1.347    
    SLICE_X67Y84         FDCE (Hold_fdce_C_D)         0.092     1.439    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_30
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.971%)  route 0.287ns (67.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.767     1.041    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X67Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.182 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/Q
                         net (fo=2, routed)           0.287     1.468    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[2]
    SLICE_X65Y86         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.046     1.508    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X65Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                         clock pessimism             -0.219     1.289    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.070     1.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.673%)  route 0.278ns (66.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.853     1.127    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X68Y82                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.278     1.545    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X66Y84         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.104     1.566    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X66Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.219     1.347    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.064     1.411    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.600%)  route 0.149ns (44.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.829     1.103    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X68Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141     1.244 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           0.149     1.393    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X68Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.438 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     1.438    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X68Y83         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.982     1.444    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X68Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.235     1.209    
    SLICE_X68Y83         FDCE (Hold_fdce_C_D)         0.092     1.301    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.731%)  route 0.320ns (63.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.829     1.103    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X68Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141     1.244 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.320     1.564    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X66Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.609 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<4>/O
                         net (fo=1, routed)           0.000     1.609    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT[4]
    SLICE_X66Y84         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.104     1.566    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X66Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/C
                         clock pessimism             -0.219     1.347    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.121     1.468    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.702%)  route 0.159ns (49.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.952     1.226    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X66Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.390 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.159     1.549    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X63Y84         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.091     1.553    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X63Y84                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.219     1.334    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.072     1.406    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orVal/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWa_0/CE
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.433%)  route 0.139ns (49.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.944     1.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X65Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.359 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orVal/Q
                         net (fo=12, routed)          0.139     1.497    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orVal
    SLICE_X62Y83         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWa_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.126     1.588    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X62Y83                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWa_0/C
                         clock pessimism             -0.219     1.369    
    SLICE_X62Y83         FDCE (Hold_fdce_C_CE)       -0.016     1.353    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memWa_0
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528  RAMB18_X1Y34  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X1Y36  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X1Y37  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X1Y34  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X65Y86  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X65Y85  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X65Y86  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X65Y86  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X65Y86  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X65Y85  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X60Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X60Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_13/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X63Y85  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X63Y85  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X62Y91  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X62Y91  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X62Y91  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X60Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X60Y83  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X68Y84  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X66Y82  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X68Y84  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X68Y84  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X68Y84  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_31/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X63Y85  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y82  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y82  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform:           { 0 10 }
Period:             20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.379ns (49.680%)  route 0.384ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 19.742 - 20.000 ) 
    Source Clock Delay      (SCD):    0.219ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.427     0.219    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X87Y125                                                     r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDCE (Prop_fdce_C_Q)         0.379     0.598 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.384     0.982    ResetManager_0/DOUT
    SLICE_X89Y128        FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    18.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.324    19.742    ResetManager_0/Clk_N
    SLICE_X89Y128                                                     r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.456    20.198    
                         clock uncertainty           -0.046    20.152    
    SLICE_X89Y128        FDCE (Setup_fdce_C_D)       -0.043    20.109    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.109    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             29.706ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister0_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 0.761ns (7.648%)  route 9.189ns (92.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.165ns = ( 39.835 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           1.003     3.862    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.105     3.967 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__4/O
                         net (fo=6, routed)           0.701     4.667    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__4
    SLICE_X88Y107        LUT3 (Prop_lut3_I2_O)        0.118     4.785 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister0[7]_i_1/O
                         net (fo=8, routed)           5.383    10.168    DirectControl_0/E[0]
    SLICE_X8Y157         FDCE                                         r  DirectControl_0/DirectControlRegister0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.417    39.835    DirectControl_0/SCK_DAC_OBUF
    SLICE_X8Y157                                                      r  DirectControl_0/DirectControlRegister0_reg[6]/C
                         clock pessimism              0.379    40.215    
                         clock uncertainty           -0.046    40.169    
    SLICE_X8Y157         FDCE (Setup_fdce_C_CE)      -0.295    39.874    DirectControl_0/DirectControlRegister0_reg[6]
  -------------------------------------------------------------------
                         required time                         39.874    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 29.706    

Slack (MET) :             30.186ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister0_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 0.761ns (8.005%)  route 8.745ns (91.995%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.097ns = ( 39.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           1.003     3.862    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.105     3.967 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__4/O
                         net (fo=6, routed)           0.701     4.667    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__4
    SLICE_X88Y107        LUT3 (Prop_lut3_I2_O)        0.118     4.785 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister0[7]_i_1/O
                         net (fo=8, routed)           4.939     9.724    DirectControl_0/E[0]
    SLICE_X5Y155         FDCE                                         r  DirectControl_0/DirectControlRegister0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.485    39.903    DirectControl_0/SCK_DAC_OBUF
    SLICE_X5Y155                                                      r  DirectControl_0/DirectControlRegister0_reg[5]/C
                         clock pessimism              0.379    40.283    
                         clock uncertainty           -0.046    40.237    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.327    39.910    DirectControl_0/DirectControlRegister0_reg[5]
  -------------------------------------------------------------------
                         required time                         39.910    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 30.186    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.853ns (8.999%)  route 8.626ns (91.001%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.180ns = ( 39.820 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.105     8.570 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[7]_i_1/O
                         net (fo=8, routed)           1.127     9.697    SelectableLogic_0/I44
    SLICE_X20Y173        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.402    39.820    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X20Y173                                                     r  SelectableLogic_0/AndLogicChannel1_reg[5]/C
                         clock pessimism              0.379    40.200    
                         clock uncertainty           -0.046    40.154    
    SLICE_X20Y173        FDRE (Setup_fdre_C_CE)      -0.168    39.986    SelectableLogic_0/AndLogicChannel1_reg[5]
  -------------------------------------------------------------------
                         required time                         39.986    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 0.853ns (9.136%)  route 8.483ns (90.864%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.180ns = ( 39.820 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.105     8.570 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[7]_i_1/O
                         net (fo=8, routed)           0.985     9.554    SelectableLogic_0/I44
    SLICE_X21Y173        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.402    39.820    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X21Y173                                                     r  SelectableLogic_0/AndLogicChannel1_reg[6]/C
                         clock pessimism              0.379    40.200    
                         clock uncertainty           -0.046    40.154    
    SLICE_X21Y173        FDRE (Setup_fdre_C_CE)      -0.168    39.986    SelectableLogic_0/AndLogicChannel1_reg[6]
  -------------------------------------------------------------------
                         required time                         39.986    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.442ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 0.853ns (9.143%)  route 8.476ns (90.857%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 39.823 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.105     8.570 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[7]_i_1/O
                         net (fo=8, routed)           0.978     9.547    SelectableLogic_0/I44
    SLICE_X18Y172        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.405    39.823    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X18Y172                                                     r  SelectableLogic_0/AndLogicChannel1_reg[1]/C
                         clock pessimism              0.379    40.203    
                         clock uncertainty           -0.046    40.157    
    SLICE_X18Y172        FDRE (Setup_fdre_C_CE)      -0.168    39.989    SelectableLogic_0/AndLogicChannel1_reg[1]
  -------------------------------------------------------------------
                         required time                         39.989    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 30.442    

Slack (MET) :             30.442ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 0.853ns (9.143%)  route 8.476ns (90.857%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 39.823 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.105     8.570 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[7]_i_1/O
                         net (fo=8, routed)           0.978     9.547    SelectableLogic_0/I44
    SLICE_X18Y172        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.405    39.823    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X18Y172                                                     r  SelectableLogic_0/AndLogicChannel1_reg[7]/C
                         clock pessimism              0.379    40.203    
                         clock uncertainty           -0.046    40.157    
    SLICE_X18Y172        FDRE (Setup_fdre_C_CE)      -0.168    39.989    SelectableLogic_0/AndLogicChannel1_reg[7]
  -------------------------------------------------------------------
                         required time                         39.989    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 30.442    

Slack (MET) :             30.536ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 0.761ns (8.319%)  route 8.387ns (91.681%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.104ns = ( 39.896 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           1.003     3.862    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.105     3.967 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__4/O
                         net (fo=6, routed)           0.701     4.667    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__4
    SLICE_X88Y107        LUT3 (Prop_lut3_I2_O)        0.118     4.785 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister0[7]_i_1/O
                         net (fo=8, routed)           4.581     9.366    DirectControl_0/E[0]
    SLICE_X5Y167         FDCE                                         r  DirectControl_0/DirectControlRegister0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.478    39.896    DirectControl_0/SCK_DAC_OBUF
    SLICE_X5Y167                                                      r  DirectControl_0/DirectControlRegister0_reg[1]/C
                         clock pessimism              0.379    40.276    
                         clock uncertainty           -0.046    40.230    
    SLICE_X5Y167         FDCE (Setup_fdce_C_CE)      -0.327    39.903    DirectControl_0/DirectControlRegister0_reg[1]
  -------------------------------------------------------------------
                         required time                         39.903    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 30.536    

Slack (MET) :             30.559ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 0.853ns (9.262%)  route 8.357ns (90.739%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.105     8.570 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[7]_i_1/O
                         net (fo=8, routed)           0.859     9.428    SelectableLogic_0/I44
    SLICE_X17Y173        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.403    39.821    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X17Y173                                                     r  SelectableLogic_0/AndLogicChannel1_reg[2]/C
                         clock pessimism              0.379    40.201    
                         clock uncertainty           -0.046    40.155    
    SLICE_X17Y173        FDRE (Setup_fdre_C_CE)      -0.168    39.987    SelectableLogic_0/AndLogicChannel1_reg[2]
  -------------------------------------------------------------------
                         required time                         39.987    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 30.559    

Slack (MET) :             30.560ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 0.874ns (9.661%)  route 8.173ns (90.339%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.426     0.218    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDRE (Prop_fdre_C_Q)         0.433     0.651 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_19/Q
                         net (fo=16, routed)          2.102     2.754    WRAP_SiTCP_GMII_XC7A_32K_0/O1[18]
    SLICE_X89Y110        LUT6 (Prop_lut6_I2_O)        0.105     2.859 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_4__2/O
                         net (fo=7, routed)           0.795     3.654    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_4__2
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     3.759 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_5__1/O
                         net (fo=2, routed)           0.693     4.452    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_5__1
    SLICE_X85Y109        LUT6 (Prop_lut6_I5_O)        0.105     4.557 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__0/O
                         net (fo=4, routed)           3.908     8.465    WRAP_SiTCP_GMII_XC7A_32K_0/n_0_DelayedWe[0]_i_2__0
    SLICE_X22Y171        LUT4 (Prop_lut4_I2_O)        0.126     8.591 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel1[23]_i_1/O
                         net (fo=8, routed)           0.674     9.265    SelectableLogic_0/I26
    SLICE_X18Y173        FDRE                                         r  SelectableLogic_0/AndLogicChannel1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.403    39.821    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X18Y173                                                     r  SelectableLogic_0/AndLogicChannel1_reg[17]/C
                         clock pessimism              0.379    40.201    
                         clock uncertainty           -0.046    40.155    
    SLICE_X18Y173        FDRE (Setup_fdre_C_CE)      -0.330    39.825    SelectableLogic_0/AndLogicChannel1_reg[17]
  -------------------------------------------------------------------
                         required time                         39.825    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 30.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.589    -0.297    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.133 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_7/Q
                         net (fo=1, routed)           0.103    -0.030    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd[7]
    RAMB18_X3Y52         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.899    -0.466    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X3Y52                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism              0.224    -0.242    
    RAMB18_X3Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.087    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdLen_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdOptDet/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.974%)  route 0.317ns (63.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.595    -0.291    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y149                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdLen_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdLen_2/Q
                         net (fo=2, routed)           0.317     0.167    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdLen[2]
    SLICE_X79Y150        LUT3 (Prop_lut3_I0_O)        0.045     0.212 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/GND_20_o_tcpHdLen[3]_LessThan_25_o1/O
                         net (fo=1, routed)           0.000     0.212    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/GND_20_o_tcpHdLen[3]_LessThan_25_o
    SLICE_X79Y150        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdOptDet/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.942    -0.424    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y150                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdOptDet/C
                         clock pessimism              0.475     0.052    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.091     0.143    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_PRE/tcpHdOptDet
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.788%)  route 0.270ns (59.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.630    -0.255    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X59Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.114 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_11/Q
                         net (fo=1, routed)           0.270     0.156    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData[11]
    SLICE_X50Y176        LUT3 (Prop_lut3_I0_O)        0.045     0.201 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/Mmux_keepTimCunt[15]_keepTimData[15]_mux_132_OUT31/O
                         net (fo=1, routed)           0.000     0.201    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt[15]_keepTimData[15]_mux_132_OUT[11]
    SLICE_X50Y176        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.900    -0.466    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_11/C
                         clock pessimism              0.471     0.005    
    SLICE_X50Y176        FDRE (Hold_fdre_C_D)         0.121     0.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_11
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/RBCP_Receiver_0/LowerByte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.596    -0.290    ADC_0/ADC_Core_LG2/RBCP_Receiver_0/CLK
    SLICE_X81Y103                                                     r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/LowerByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDCE (Prop_fdce_C_Q)         0.128    -0.162 r  ADC_0/ADC_Core_LG2/RBCP_Receiver_0/LowerByte_reg[4]/Q
                         net (fo=1, routed)           0.057    -0.105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/DIC0
    SLICE_X80Y103        RAMD32                                       r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.868    -0.498    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X80Y103                                                     r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.221    -0.277    
    SLICE_X80Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090    -0.187    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/exchngRegB_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/muxIpData_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.454%)  route 0.335ns (61.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.597    -0.289    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y148                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/exchngRegB_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/exchngRegB_3/Q
                         net (fo=2, routed)           0.335     0.210    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/exchngRegB[3]
    SLICE_X80Y153        LUT5 (Prop_lut5_I1_O)        0.045     0.255 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PWR_16_o_GND_16_o_and_74_OUT<3>1/O
                         net (fo=1, routed)           0.000     0.255    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PWR_16_o_GND_16_o_and_74_OUT[3]
    SLICE_X80Y153        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/muxIpData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.941    -0.425    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y153                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/muxIpData_3/C
                         clock pessimism              0.475     0.051    
    SLICE_X80Y153        FDCE (Hold_fdce_C_D)         0.121     0.172    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/muxIpData_3
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufWa_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.678%)  route 0.160ns (49.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.595    -0.291    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.127 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufWa_4/Q
                         net (fo=4, routed)           0.160     0.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufWa[4]
    RAMB18_X3Y56         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.906    -0.459    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X3Y56                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism              0.224    -0.235    
    RAMB18_X3Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.052    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.593    -0.293    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/CLK
    SLICE_X86Y119                                                     r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.152 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.290     0.139    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD0
    SLICE_X84Y118        RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.863    -0.503    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X84Y118                                                     r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
                         clock pessimism              0.246    -0.257    
    SLICE_X84Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.053    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.593    -0.293    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/CLK
    SLICE_X86Y119                                                     r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.152 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.290     0.139    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD0
    SLICE_X84Y118        RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.863    -0.503    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X84Y118                                                     r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism              0.246    -0.257    
    SLICE_X84Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.053    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.593    -0.293    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/CLK
    SLICE_X86Y119                                                     r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.152 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.290     0.139    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD0
    SLICE_X84Y118        RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.863    -0.503    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X84Y118                                                     r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
                         clock pessimism              0.246    -0.257    
    SLICE_X84Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.053    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.593    -0.293    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/CLK
    SLICE_X86Y119                                                     r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.152 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[1]/Q
                         net (fo=25, routed)          0.290     0.139    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD0
    SLICE_X84Y118        RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.863    -0.503    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X84Y118                                                     r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism              0.246    -0.257    
    SLICE_X84Y118        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.053    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X3Y56     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X3Y52     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y40     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y41     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y46     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y44     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y45     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X2Y42     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y43     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X76Y98     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X78Y165    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X78Y165    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X70Y96     ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        9.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.124ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.666ns (13.700%)  route 4.195ns (86.300%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X81Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.379     0.629 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/Q
                         net (fo=6, routed)           1.457     2.086    SPI_FLASH_Programmer_0/WriteBuf/I2
    SLICE_X81Y115        LUT6 (Prop_lut6_I2_O)        0.105     2.191 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.000     2.191    SPI_FLASH_Programmer_0/WriteBuf/n_0_SPI_MOSI_i_3
    SLICE_X81Y115        MUXF7 (Prop_muxf7_I1_O)      0.182     2.373 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           2.738     5.111    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.854    14.235    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  9.124    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.484ns (10.682%)  route 4.047ns (89.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.684     4.781    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.380    15.128    
                         clock uncertainty           -0.043    15.085    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.378    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.484ns (12.318%)  route 3.445ns (87.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.717     1.345    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[0]
    SLICE_X80Y96         LUT3 (Prop_lut3_I1_O)        0.105     1.450 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.729     4.179    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.382    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.499ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.484ns (12.721%)  route 3.321ns (87.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.717     1.345    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[0]
    SLICE_X80Y96         LUT3 (Prop_lut3_I1_O)        0.105     1.450 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.604     4.054    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.553    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                 10.499    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.448ns (14.707%)  route 2.598ns (85.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 14.785 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.598     3.317    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.367    14.785    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.373    15.159    
                         clock uncertainty           -0.043    15.115    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.425    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 11.109    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.484ns (14.872%)  route 2.770ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 14.747 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.407     3.504    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X82Y114        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X82Y114                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.352    14.726    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.484ns (14.872%)  route 2.770ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 14.747 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.407     3.504    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X82Y114        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X82Y114                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.352    14.726    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.484ns (14.872%)  route 2.770ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 14.747 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.407     3.504    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X82Y114        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X82Y114                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.352    14.726    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.484ns (14.872%)  route 2.770ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 14.747 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.407     3.504    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X82Y114        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X82Y114                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.352    14.726    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 11.222    

Slack (MET) :             11.222ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.484ns (14.872%)  route 2.770ns (85.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 14.747 - 15.000 ) 
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.458     0.250    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y95                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.379     0.629 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.363     1.992    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X82Y99         LUT2 (Prop_lut2_I0_O)        0.105     2.097 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.407     3.504    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X82Y114        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.747    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X82Y114                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[4]/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.352    14.726    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 11.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.595    -0.291    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y107                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/Q
                         net (fo=3, routed)           0.164     0.014    SPI_FLASH_Programmer_0/ReadBuf/out[4]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.124%)  route 0.165ns (53.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.595    -0.291    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y107                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/Q
                         net (fo=3, routed)           0.165     0.015    SPI_FLASH_Programmer_0/ReadBuf/out[6]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.064%)  route 0.165ns (53.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.595    -0.291    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y109                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/Q
                         net (fo=3, routed)           0.165     0.015    SPI_FLASH_Programmer_0/ReadBuf/out[12]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.084%)  route 0.165ns (53.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.596    -0.290    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y106                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/Q
                         net (fo=3, routed)           0.165     0.016    SPI_FLASH_Programmer_0/ReadBuf/out[0]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.970%)  route 0.166ns (54.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.592    -0.294    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y115                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.153 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/Q
                         net (fo=4, routed)           0.166     0.013    SPI_FLASH_Programmer_0/WriteBuf/O4[6]
    RAMB18_X3Y46         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.899    -0.466    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X3Y46                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.224    -0.242    
    RAMB18_X3Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.059    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.410%)  route 0.217ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.596    -0.290    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y106                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.217     0.068    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.281%)  route 0.218ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.595    -0.291    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y107                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[7]/Q
                         net (fo=3, routed)           0.218     0.068    SPI_FLASH_Programmer_0/ReadBuf/out[7]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.583%)  route 0.224ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.595    -0.291    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y108                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.150 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[9]/Q
                         net (fo=3, routed)           0.224     0.075    SPI_FLASH_Programmer_0/ReadBuf/out[9]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.601%)  route 0.224ns (61.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.596    -0.290    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X81Y106                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.149 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/Q
                         net (fo=3, routed)           0.224     0.076    SPI_FLASH_Programmer_0/ReadBuf/out[3]
    RAMB36_X3Y21         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.905    -0.460    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X3Y21                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.224    -0.236    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.053    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.600    -0.286    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/CLK
    SLICE_X79Y94                                                      r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.145 r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.115    -0.030    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/temp
    SLICE_X81Y93         FDCE                                         r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.874    -0.492    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/CLK
    SLICE_X81Y93                                                      r  SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.246    -0.246    
    SLICE_X81Y93         FDCE (Hold_fdce_C_D)         0.070    -0.176    SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[1].Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X3Y21     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X3Y22     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     15.000  12.830   RAMB18_X3Y46     SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     15.000  13.408   BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     15.000  13.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     15.000  14.000   SLICE_X81Y95     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   15.000  198.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X81Y95     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X82Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y94     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y94     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y95     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X81Y95     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X82Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y94     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y94     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y95     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y92     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X80Y93     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      159.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.874ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.466ns (23.042%)  route 4.896ns (76.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.881     6.613    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X59Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X59Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[2]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X59Y112        FDCE (Setup_fdce_C_CE)      -0.168   166.487    ADC_0/ADC_Core_LG1/Address_reg[2]
  -------------------------------------------------------------------
                         required time                        166.487    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                159.874    

Slack (MET) :             159.874ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.466ns (23.042%)  route 4.896ns (76.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.881     6.613    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X59Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X59Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[4]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X59Y112        FDCE (Setup_fdce_C_CE)      -0.168   166.487    ADC_0/ADC_Core_LG1/Address_reg[4]
  -------------------------------------------------------------------
                         required time                        166.487    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                159.874    

Slack (MET) :             159.874ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.466ns (23.042%)  route 4.896ns (76.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.881     6.613    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X59Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X59Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[5]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X59Y112        FDCE (Setup_fdce_C_CE)      -0.168   166.487    ADC_0/ADC_Core_LG1/Address_reg[5]
  -------------------------------------------------------------------
                         required time                        166.487    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                159.874    

Slack (MET) :             159.906ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.466ns (23.042%)  route 4.896ns (76.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.881     6.613    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X58Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X58Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[0]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X58Y112        FDCE (Setup_fdce_C_CE)      -0.136   166.519    ADC_0/ADC_Core_LG1/Address_reg[0]
  -------------------------------------------------------------------
                         required time                        166.519    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                159.906    

Slack (MET) :             159.906ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 1.466ns (23.042%)  route 4.896ns (76.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.881     6.613    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X58Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X58Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[3]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X58Y112        FDCE (Setup_fdce_C_CE)      -0.136   166.519    ADC_0/ADC_Core_LG1/Address_reg[3]
  -------------------------------------------------------------------
                         required time                        166.519    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                159.906    

Slack (MET) :             160.075ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.466ns (24.868%)  route 4.429ns (75.132%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 166.369 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.456     5.207    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT4 (Prop_lut4_I0_O)        0.275     5.482 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.664     6.146    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.284   166.369    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.748    
                         clock uncertainty           -0.052   166.697    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.221    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.221    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                160.075    

Slack (MET) :             160.154ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG1/Address_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.466ns (23.979%)  route 4.648ns (76.021%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 166.327 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.706     5.457    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.275     5.732 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Address[5]_i_1__0/O
                         net (fo=6, routed)           0.633     6.365    ADC_0/ADC_Core_LG1/n_0_PedestalSuppressionRam
    SLICE_X60Y112        FDCE                                         r  ADC_0/ADC_Core_LG1/Address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.242   166.327    ADC_0/ADC_Core_LG1/I4
    SLICE_X60Y112                                                     r  ADC_0/ADC_Core_LG1/Address_reg[1]/C
                         clock pessimism              0.379   166.707    
                         clock uncertainty           -0.052   166.655    
    SLICE_X60Y112        FDCE (Setup_fdce_C_CE)      -0.136   166.519    ADC_0/ADC_Core_LG1/Address_reg[1]
  -------------------------------------------------------------------
                         required time                        166.519    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                160.154    

Slack (MET) :             160.217ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.466ns (25.485%)  route 4.286ns (74.515%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 166.369 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.456     5.207    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT4 (Prop_lut4_I0_O)        0.275     5.482 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.521     6.003    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.284   166.369    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.748    
                         clock uncertainty           -0.052   166.697    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.221    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.221    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                160.217    

Slack (MET) :             160.298ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.466ns (25.846%)  route 4.206ns (74.154%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 166.369 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.456     5.207    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT4 (Prop_lut4_I0_O)        0.275     5.482 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.441     5.923    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.284   166.369    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.748    
                         clock uncertainty           -0.052   166.697    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.221    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.221    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                160.298    

Slack (MET) :             160.298ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.466ns (25.846%)  route 4.206ns (74.154%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.298ns = ( 166.369 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/I4
    ILOGIC_X0Y145                                                     r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[2]/Q
                         net (fo=4, routed)           3.309     4.008    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[2]
    SLICE_X64Y114        LUT4 (Prop_lut4_I3_O)        0.154     4.162 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_50__0/O
                         net (fo=1, routed)           0.000     4.162    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_50__0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.619 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.619    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_39
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     4.751 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36/CO[1]
                         net (fo=3, routed)           0.456     5.207    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X65Y112        LUT4 (Prop_lut4_I0_O)        0.275     5.482 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.441     5.923    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.284   166.369    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.748    
                         clock uncertainty           -0.052   166.697    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.221    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.221    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                160.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.233%)  route 0.265ns (58.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.601    -0.285    GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/CLK
    SLICE_X89Y103                                                     r  GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.265     0.121    GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/n_0_DoubleFFSynchronizerFF2
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.166 r  GlobalSlowControl_0/SlowControl_2/Synchronizer_SelectSC/SyncSelectSCBuffer_i_1__0/O
                         net (fo=1, routed)           0.000     0.166    GlobalSlowControl_0/SlowControl_2/n_0_Synchronizer_SelectSC
    SLICE_X87Y96         FDCE                                         r  GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.879    -0.487    GlobalSlowControl_0/SlowControl_2/CLK
    SLICE_X87Y96                                                      r  GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg/C
                         clock pessimism              0.480    -0.007    
    SLICE_X87Y96         FDCE (Hold_fdce_C_D)         0.092     0.085    GlobalSlowControl_0/SlowControl_2/SyncSelectSCBuffer_reg
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/Address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.266%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.558    -0.328    ADC_0/ADC_Core_HG2/I4
    SLICE_X67Y113                                                     r  ADC_0/ADC_Core_HG2/Address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.187 r  ADC_0/ADC_Core_HG2/Address_reg[1]/Q
                         net (fo=9, routed)           0.147    -0.040    ADC_0/ADC_Core_HG2/Address_reg__0[1]
    SLICE_X65Y114        LUT5 (Prop_lut5_I1_O)        0.045     0.005 r  ADC_0/ADC_Core_HG2/RamData_reg_i_27__6/O
                         net (fo=1, routed)           0.166     0.171    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/DIADI[1]
    RAMB18_X1Y46         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.864    -0.501    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/I1
    RAMB18_X1Y46                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.255    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     0.041    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/Address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG1/Address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.476%)  route 0.307ns (59.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.569    -0.317    ADC_0/ADC_Core_HG1/I7
    SLICE_X66Y99                                                      r  ADC_0/ADC_Core_HG1/Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.153 r  ADC_0/ADC_Core_HG1/Address_reg[2]/Q
                         net (fo=8, routed)           0.307     0.155    ADC_0/ADC_Core_HG1/Address_reg__0[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.200 r  ADC_0/ADC_Core_HG1/Address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.200    ADC_0/ADC_Core_HG1/p_0_in__3[4]
    SLICE_X66Y101        FDCE                                         r  ADC_0/ADC_Core_HG1/Address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ADC_0/ADC_Core_HG1/I7
    SLICE_X66Y101                                                     r  ADC_0/ADC_Core_HG1/Address_reg[4]/C
                         clock pessimism              0.480    -0.051    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.120     0.069    ADC_0/ADC_Core_HG1/Address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.935%)  route 0.304ns (62.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.589    -0.297    ADC_0/ADC_Core_LG2/I4
    SLICE_X73Y104                                                     r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.156 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=60, routed)          0.203     0.047    ADC_0/ADC_Core_LG2/CurrentState[3]
    SLICE_X73Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.092 r  ADC_0/ADC_Core_LG2/RamData_reg_i_31__4/O
                         net (fo=1, routed)           0.102     0.194    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/DIBDI[1]
    RAMB18_X2Y42         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.899    -0.466    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/I1
    RAMB18_X2Y42                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.224    -0.242    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.054    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.606    -0.280    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X86Y92                                                      r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.139 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.020    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[3]
    SLICE_X85Y91         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.877    -0.489    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X85Y91                                                      r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]/C
                         clock pessimism              0.246    -0.243    
    SLICE_X85Y91         FDCE (Hold_fdce_C_D)         0.072    -0.171    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/Address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/Address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.187%)  route 0.099ns (34.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.591    -0.295    ADC_0/ADC_Core_LG2/I4
    SLICE_X77Y104                                                     r  ADC_0/ADC_Core_LG2/Address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.154 r  ADC_0/ADC_Core_LG2/Address_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.054    ADC_0/ADC_Core_LG2/Address_reg__0[1]
    SLICE_X76Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.009 r  ADC_0/ADC_Core_LG2/Address[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.009    ADC_0/ADC_Core_LG2/p_0_in__9[4]
    SLICE_X76Y104        FDCE                                         r  ADC_0/ADC_Core_LG2/Address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.863    -0.502    ADC_0/ADC_Core_LG2/I4
    SLICE_X76Y104                                                     r  ADC_0/ADC_Core_LG2/Address_reg[4]/C
                         clock pessimism              0.220    -0.282    
    SLICE_X76Y104        FDCE (Hold_fdce_C_D)         0.120    -0.162    ADC_0/ADC_Core_LG2/Address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.549%)  route 0.104ns (42.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.279ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.607    -0.279    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X86Y96                                                      r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.138 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.034    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[0]
    SLICE_X88Y96         FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.879    -0.487    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X88Y96                                                      r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]/C
                         clock pessimism              0.224    -0.263    
    SLICE_X88Y96         FDCE (Hold_fdce_C_D)         0.075    -0.188    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.335%)  route 0.340ns (64.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.560    -0.326    ADC_0/ADC_Core_LG1/I4
    SLICE_X67Y111                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.185 f  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          0.175    -0.010    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X66Y110        LUT6 (Prop_lut6_I4_O)        0.045     0.035 r  ADC_0/ADC_Core_LG1/RamData_reg_i_31__0/O
                         net (fo=1, routed)           0.166     0.201    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/DIBDI[1]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.869    -0.496    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.250    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.046    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.779%)  route 0.316ns (60.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.557    -0.329    ADC_0/ADC_Core_HG2/I4
    SLICE_X66Y116                                                     r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.165 r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.045    ADC_0/ADC_Core_HG2/n_0_DelayedChannel_reg[1]
    SLICE_X64Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.000 r  ADC_0/ADC_Core_HG2/RamData_reg_i_14__2/O
                         net (fo=1, routed)           0.197     0.197    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/DIADI[14]
    RAMB18_X1Y46         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.864    -0.501    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/I1
    RAMB18_X1Y46                                                      r  ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.255    
    RAMB18_X1Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.041    ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.000%)  route 0.345ns (65.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.557    -0.329    ADC_0/ADC_EventBuffer_LG1/I1
    SLICE_X61Y112                                                     r  ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.188 f  ADC_0/ADC_EventBuffer_LG1/Wptr_reg[0]/Q
                         net (fo=61, routed)          0.158    -0.030    ADC_0/ADC_Core_LG1/I1
    SLICE_X60Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  ADC_0/ADC_Core_LG1/RamData_reg_i_16__0/O
                         net (fo=1, routed)           0.188     0.203    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/DIADI[12]
    RAMB18_X1Y44         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.869    -0.496    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/I1
    RAMB18_X1Y44                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.250    
    RAMB18_X1Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296     0.046    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y40     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y41     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y46     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y47     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y44     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y45     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X2Y42     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y43     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     166.667  165.074  BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474     166.667  165.193  ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X64Y141    ADC_0/ADC_Controller_0/Channel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X64Y141    ADC_0/ADC_Controller_0/Channel_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X65Y141    ADC_0/ADC_Controller_0/Channel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X65Y141    ADC_0/ADC_Controller_0/Channel_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X65Y141    ADC_0/ADC_Controller_0/Channel_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X64Y140    ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X66Y99     ADC_0/ADC_Core_HG1/Address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X66Y99     ADC_0/ADC_Core_HG1/Address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X66Y99     ADC_0/ADC_Core_HG1/Address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X66Y99     ADC_0/ADC_Core_HG1/Address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y104    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X80Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X80Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y104    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y105    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y104    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X81Y104    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/DOUT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      326.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             326.489ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 2.202ns (32.271%)  route 4.621ns (67.729%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.681 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.681    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.946 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.946    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                326.489    

Slack (MET) :             326.495ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 2.196ns (32.212%)  route 4.621ns (67.788%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.681 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.681    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.940 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.940    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                326.495    

Slack (MET) :             326.555ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.136ns (31.610%)  route 4.621ns (68.390%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.681 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.681    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.880 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.880    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                326.555    

Slack (MET) :             326.573ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.118ns (31.427%)  route 4.621ns (68.573%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.681 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.681    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.862 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.862    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                326.573    

Slack (MET) :             326.587ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.104ns (31.285%)  route 4.621ns (68.716%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.848 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.848    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                326.587    

Slack (MET) :             326.593ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.098ns (31.223%)  route 4.621ns (68.777%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.842 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.842    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                326.593    

Slack (MET) :             326.653ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 2.038ns (30.603%)  route 4.621ns (69.397%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.782 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.782    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                326.653    

Slack (MET) :             326.671ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.020ns (30.415%)  route 4.621ns (69.585%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.583 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.583    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.764 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.764    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                326.671    

Slack (MET) :             326.685ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.006ns (30.268%)  route 4.621ns (69.732%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.750 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.750    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y101        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                326.685    

Slack (MET) :             326.691ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.000ns (30.205%)  route 4.621ns (69.795%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.449     3.123    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDCE (Prop_fdce_C_Q)         0.379     3.502 r  UsrClkOut_O/CLK_cnt_reg[10]/Q
                         net (fo=5, routed)           0.717     4.219    UsrClkOut_O/CLK_cnt_reg[10]
    SLICE_X85Y100        LUT6 (Prop_lut6_I1_O)        0.105     4.324 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599     5.923    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.341 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.341    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.439 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304     8.743    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105     8.848 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.848    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.288 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.288    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.386 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.387    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.485 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.485    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259     9.744 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.744    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.788   336.428    
                         clock uncertainty           -0.052   336.376    
    SLICE_X86Y101        FDCE (Setup_fdce_C_D)        0.059   336.435    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.435    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                326.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.356ns (64.671%)  route 0.194ns (35.329%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.490 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.490    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[8]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.366ns (65.302%)  route 0.194ns (34.698%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.500 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.500    UsrClkOut_O/n_0_CLK_cnt_reg[10]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.592     0.926    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X72Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.128     1.054 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.058     1.112    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X72Y100        LUT2 (Prop_lut2_I1_O)        0.099     1.211 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.211    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_TriggerInExtended
    SLICE_X72Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.097    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X72Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.172     0.926    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.091     1.017    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.745%)  route 0.142ns (50.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.592     0.926    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X73Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141     1.067 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.142     1.209    TriggerManager_0/InterclockTrigger_AdcTrigger/DIN
    SLICE_X72Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.097    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X72Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                         clock pessimism             -0.159     0.939    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.075     1.014    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.391ns (66.783%)  route 0.194ns (33.217%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.525 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.525    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.391ns (66.783%)  route 0.194ns (33.217%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.525 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.525    UsrClkOut_O/n_0_CLK_cnt_reg[9]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[9]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.395ns (67.009%)  route 0.194ns (32.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.474 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.474    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.529 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.529    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[12]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.405ns (67.559%)  route 0.194ns (32.441%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.474 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.474    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.539 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.539    UsrClkOut_O/n_0_CLK_cnt_reg[14]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.592     0.926    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X73Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.141     1.067 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.167     1.234    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X73Y100        FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.097    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X73Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.172     0.926    
    SLICE_X73Y100        FDCE (Hold_fdce_C_D)         0.066     0.992    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.430ns (68.858%)  route 0.194ns (31.142%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.606     0.939    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.141     1.080 r  UsrClkOut_O/CLK_cnt_reg[7]/Q
                         net (fo=5, routed)           0.194     1.274    UsrClkOut_O/CLK_cnt_reg[7]
    SLICE_X86Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.319    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.434 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.435    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.474 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.474    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.564 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.564    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.100     1.209    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.314    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform:           { 0 166.667 }
Period:             333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack    Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592     333.333  331.741  BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592     333.333  331.741  BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X62Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X72Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X67Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X69Y103  TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X72Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X73Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X73Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X72Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X72Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X72Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X73Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X73Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X72Y100  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X62Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X72Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X67Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X67Y104  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X69Y103  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y98   UsrClkOut_O/CLK_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y100  UsrClkOut_O/CLK_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y100  UsrClkOut_O/CLK_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y101  UsrClkOut_O/CLK_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y101  UsrClkOut_O/CLK_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y101  UsrClkOut_O/CLK_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y101  UsrClkOut_O/CLK_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y102  UsrClkOut_O/CLK_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y102  UsrClkOut_O/CLK_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X86Y102  UsrClkOut_O/CLK_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.379ns (5.047%)  route 7.131ns (94.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.438    -0.477    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X4Y149                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.379    -0.098 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[41]/Q
                         net (fo=129, routed)         7.131     7.033    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/DIB0
    SLICE_X56Y110        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/WCLK
    SLICE_X56Y110                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/CLK
                         clock pessimism              0.344     7.333    
                         clock uncertainty           -0.047     7.286    
    SLICE_X56Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155     7.131    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 3.579ns (48.092%)  route 3.863ns (51.908%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.524    -0.391    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/SCALER_CLK
    SLICE_X41Y160                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.348    -0.043 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.817     0.774    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I114[4]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.239     1.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_100__0/O
                         net (fo=1, routed)           0.000     1.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_100__0
    SLICE_X40Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     1.195 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_43__0/O
                         net (fo=1, routed)           0.869     2.064    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_43__0
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.252     2.316 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_16__0/O
                         net (fo=1, routed)           0.564     2.880    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_16__0
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.105     2.985 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_6__0/O
                         net (fo=1, routed)           0.000     2.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_6__0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.425 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.425    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2__0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.523 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.523    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2__0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.621 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000     3.621    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_159
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.719 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70__0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.817 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_69
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.915 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35__0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_34
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.273 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22__0/O[3]
                         net (fo=1, routed)           0.709     4.982    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_4_FSM_sequential_CurrentState_reg[2]_i_22__0
    SLICE_X15Y142        LUT2 (Prop_lut2_I1_O)        0.257     5.239 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState[2]_i_12__0/O
                         net (fo=1, routed)           0.000     5.239    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState[2]_i_12__0
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5__0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.886 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.522     6.408    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/ltOp
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.261     6.669 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.382     7.051    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddressCountUp
    SLICE_X14Y138        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/SCALER_CLK
    SLICE_X14Y138                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[0]/C
                         clock pessimism              0.344     7.350    
                         clock uncertainty           -0.047     7.303    
    SLICE_X14Y138        FDRE (Setup_fdre_C_CE)      -0.136     7.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[0]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 3.579ns (48.092%)  route 3.863ns (51.908%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.524    -0.391    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/SCALER_CLK
    SLICE_X41Y160                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.348    -0.043 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.817     0.774    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I114[4]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.239     1.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_100__0/O
                         net (fo=1, routed)           0.000     1.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_100__0
    SLICE_X40Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     1.195 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_43__0/O
                         net (fo=1, routed)           0.869     2.064    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_43__0
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.252     2.316 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_16__0/O
                         net (fo=1, routed)           0.564     2.880    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_16__0
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.105     2.985 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_6__0/O
                         net (fo=1, routed)           0.000     2.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_6__0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.425 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.425    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2__0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.523 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.523    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2__0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.621 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000     3.621    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_159
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.719 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70__0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.817 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_69
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.915 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35__0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_34
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.273 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22__0/O[3]
                         net (fo=1, routed)           0.709     4.982    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_4_FSM_sequential_CurrentState_reg[2]_i_22__0
    SLICE_X15Y142        LUT2 (Prop_lut2_I1_O)        0.257     5.239 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState[2]_i_12__0/O
                         net (fo=1, routed)           0.000     5.239    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState[2]_i_12__0
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5__0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.886 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.522     6.408    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/ltOp
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.261     6.669 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.382     7.051    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddressCountUp
    SLICE_X14Y138        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/SCALER_CLK
    SLICE_X14Y138                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[5]/C
                         clock pessimism              0.344     7.350    
                         clock uncertainty           -0.047     7.303    
    SLICE_X14Y138        FDRE (Setup_fdre_C_CE)      -0.136     7.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[5]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 3.579ns (48.092%)  route 3.863ns (51.908%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.524    -0.391    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/SCALER_CLK
    SLICE_X41Y160                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.348    -0.043 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.817     0.774    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I114[4]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.239     1.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_100__0/O
                         net (fo=1, routed)           0.000     1.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_100__0
    SLICE_X40Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     1.195 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_43__0/O
                         net (fo=1, routed)           0.869     2.064    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_43__0
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.252     2.316 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_16__0/O
                         net (fo=1, routed)           0.564     2.880    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_16__0
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.105     2.985 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_6__0/O
                         net (fo=1, routed)           0.000     2.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_6__0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.425 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.425    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2__0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.523 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.523    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2__0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.621 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000     3.621    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_159
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.719 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70__0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.817 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_69
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.915 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35__0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_34
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.273 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22__0/O[3]
                         net (fo=1, routed)           0.709     4.982    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_4_FSM_sequential_CurrentState_reg[2]_i_22__0
    SLICE_X15Y142        LUT2 (Prop_lut2_I1_O)        0.257     5.239 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState[2]_i_12__0/O
                         net (fo=1, routed)           0.000     5.239    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState[2]_i_12__0
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5__0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.886 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.522     6.408    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/ltOp
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.261     6.669 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.382     7.051    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddressCountUp
    SLICE_X14Y138        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/SCALER_CLK
    SLICE_X14Y138                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[6]/C
                         clock pessimism              0.344     7.350    
                         clock uncertainty           -0.047     7.303    
    SLICE_X14Y138        FDRE (Setup_fdre_C_CE)      -0.136     7.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[6]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 3.579ns (48.092%)  route 3.863ns (51.908%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.524    -0.391    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/SCALER_CLK
    SLICE_X41Y160                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.348    -0.043 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.817     0.774    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/I114[4]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.239     1.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_100__0/O
                         net (fo=1, routed)           0.000     1.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_100__0
    SLICE_X40Y156        MUXF7 (Prop_muxf7_I1_O)      0.182     1.195 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_43__0/O
                         net (fo=1, routed)           0.869     2.064    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_43__0
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.252     2.316 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_16__0/O
                         net (fo=1, routed)           0.564     2.880    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_16__0
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.105     2.985 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout[7]_i_6__0/O
                         net (fo=1, routed)           0.000     2.985    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout[7]_i_6__0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.425 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.425    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[7]_i_2__0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.523 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.523    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_DelayedDout_reg[11]_i_2__0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.621 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000     3.621    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_159
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.719 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000     3.719    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_70__0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.817 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.817    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_69
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.915 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_35__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_35__0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.013 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.013    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_34
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.273 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_22__0/O[3]
                         net (fo=1, routed)           0.709     4.982    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_4_FSM_sequential_CurrentState_reg[2]_i_22__0
    SLICE_X15Y142        LUT2 (Prop_lut2_I1_O)        0.257     5.239 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState[2]_i_12__0/O
                         net (fo=1, routed)           0.000     5.239    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState[2]_i_12__0
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.696 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.696    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/n_0_FSM_sequential_CurrentState_reg[2]_i_5__0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.886 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/FSM_sequential_CurrentState_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.522     6.408    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/ltOp
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.261     6.669 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.382     7.051    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddressCountUp
    SLICE_X14Y138        FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/SCALER_CLK
    SLICE_X14Y138                                                     r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[7]/C
                         clock pessimism              0.344     7.350    
                         clock uncertainty           -0.047     7.303    
    SLICE_X14Y138        FDRE (Setup_fdre_C_CE)      -0.136     7.167    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[7]
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.433ns (5.813%)  route 7.016ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 7.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.441    -0.474    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X2Y147                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.433    -0.041 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/Q
                         net (fo=129, routed)         7.016     6.975    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/DIC1
    SLICE_X58Y95         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.263     7.010    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/WCLK
    SLICE_X58Y95                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.338     7.348    
                         clock uncertainty           -0.047     7.301    
    SLICE_X58Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.094    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.433ns (5.828%)  route 6.997ns (94.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.441    -0.474    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X2Y147                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.433    -0.041 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/Q
                         net (fo=129, routed)         6.997     6.956    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/DIC1
    SLICE_X56Y96         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.262     7.009    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/WCLK
    SLICE_X56Y96                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.338     7.347    
                         clock uncertainty           -0.047     7.300    
    SLICE_X56Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.093    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.433ns (5.847%)  route 6.973ns (94.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.441    -0.474    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X2Y147                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.433    -0.041 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/Q
                         net (fo=129, routed)         6.973     6.932    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/DIC1
    SLICE_X56Y94         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.262     7.009    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/WCLK
    SLICE_X56Y94                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.338     7.347    
                         clock uncertainty           -0.047     7.300    
    SLICE_X56Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.093    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.433ns (5.876%)  route 6.935ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 6.992 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.441    -0.474    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X2Y144                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.433    -0.041 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/Q
                         net (fo=129, routed)         6.935     6.894    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIC1
    SLICE_X60Y143        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.245     6.992    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X60Y143                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.344     7.336    
                         clock uncertainty           -0.047     7.289    
    SLICE_X60Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.082    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 0.433ns (5.875%)  route 6.937ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.441    -0.474    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X2Y144                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.433    -0.041 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[20]/Q
                         net (fo=129, routed)         6.937     6.896    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIC1
    SLICE_X62Y146        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.248     6.995    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X62Y146                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.344     7.339    
                         clock uncertainty           -0.047     7.292    
    SLICE_X62Y146        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.085    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.637    -0.474    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X51Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/Ptr_reg[0]/Q
                         net (fo=71, routed)          0.236    -0.096    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD0
    SLICE_X50Y165        RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.909    -0.710    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y165                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.250    -0.461    
    SLICE_X50Y165        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.151    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.807%)  route 0.167ns (54.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.571    -0.540    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X9Y85                                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.167    -0.232    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X8Y85          RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.841    -0.779    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X8Y85                                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.527    
    SLICE_X8Y85          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.287    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.807%)  route 0.167ns (54.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.571    -0.540    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X9Y85                                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.167    -0.232    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/ADDRD3
    SLICE_X8Y85          RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.841    -0.779    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X8Y85                                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.252    -0.527    
    SLICE_X8Y85          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.287    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y21     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y44     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y20     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y45     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y23     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y50     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y24     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y51     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X2Y44     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X2Y43     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y107     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y108     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X2Y108     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X60Y120    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y119    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X62Y119    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.379ns (13.427%)  route 2.444ns (86.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.510    -0.405    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y174                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_fdre_C_Q)         0.379    -0.026 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           2.444     2.418    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X39Y112        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.250     2.997    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X39Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.344     3.341    
                         clock uncertainty           -0.044     3.296    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)       -0.059     3.237    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.433ns (19.021%)  route 1.843ns (80.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 2.985 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.334    -0.581    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X56Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.433    -0.148 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.843     1.695    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X39Y124        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.238     2.985    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X39Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.344     3.329    
                         clock uncertainty           -0.044     3.284    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)       -0.078     3.206    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.433ns (21.050%)  route 1.624ns (78.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 2.983 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.518    -0.397    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X58Y156                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y156        FDRE (Prop_fdre_C_Q)         0.433     0.036 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.624     1.660    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X47Y128        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.236     2.983    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X47Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.344     3.327    
                         clock uncertainty           -0.044     3.282    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.073     3.209    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.209    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.433ns (21.592%)  route 1.572ns (78.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 2.990 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.421    -0.494    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X78Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        FDRE (Prop_fdre_C_Q)         0.433    -0.061 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.572     1.511    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X41Y129        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.243     2.990    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X41Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.344     3.334    
                         clock uncertainty           -0.044     3.289    
    SLICE_X41Y129        FDRE (Setup_fdre_C_D)       -0.039     3.250    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.433ns (21.248%)  route 1.605ns (78.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 2.979 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.427    -0.488    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X76Y113                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.433    -0.055 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.605     1.550    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X57Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.232     2.979    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X57Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.403     3.382    
                         clock uncertainty           -0.044     3.338    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.047     3.291    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.291    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.379ns (19.807%)  route 1.534ns (80.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 3.078 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.589    -0.326    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X1Y178                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.379     0.053 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.534     1.587    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X1Y148         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.331     3.078    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X1Y148                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.344     3.422    
                         clock uncertainty           -0.044     3.377    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.042     3.335    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.433ns (19.860%)  route 1.747ns (80.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 3.233 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.522    -0.393    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X50Y151                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.433     0.040 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.747     1.787    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X0Y150         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.486     3.233    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X0Y150                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.411     3.644    
                         clock uncertainty           -0.044     3.599    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.059     3.540    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.540    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.398ns (21.202%)  route 1.479ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.361    -0.554    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X70Y148                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_fdre_C_Q)         0.398    -0.156 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.479     1.323    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X47Y147        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.248     2.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X47Y147                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.344     3.339    
                         clock uncertainty           -0.044     3.294    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)       -0.174     3.120    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.398ns (21.346%)  route 1.467ns (78.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 2.986 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.340    -0.575    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/CLK_0
    SLICE_X54Y130                                                     r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.398    -0.177 r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.467     1.290    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X47Y130        FDRE                                         r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.239     2.986    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/CLK_0
    SLICE_X47Y130                                                     r  MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.344     3.330    
                         clock uncertainty           -0.044     3.285    
    SLICE_X47Y130        FDRE (Setup_fdre_C_D)       -0.176     3.109    MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.109    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.433ns (21.000%)  route 1.629ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 2.993 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.356    -0.559    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X66Y137                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137        FDRE (Prop_fdre_C_Q)         0.433    -0.126 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.629     1.503    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X65Y139        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.246     2.993    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X65Y139                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.422     3.415    
                         clock uncertainty           -0.044     3.371    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)       -0.042     3.329    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.329    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.680    -0.431    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X4Y151                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X6Y149         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.868    -0.751    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X6Y149                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.059    -0.188    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.759%)  route 0.197ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.648    -0.463    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X31Y154                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.197    -0.125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/I4
    SLICE_X31Y149        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X31Y149                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.504    -0.279    
    SLICE_X31Y149        FDRE (Hold_fdre_C_D)         0.070    -0.209    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.486%)  route 0.218ns (59.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.552    -0.559    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X50Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.218    -0.194    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X53Y133        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.821    -0.799    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X53Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.295    
    SLICE_X53Y133        FDRE (Hold_fdre_C_D)         0.012    -0.283    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.024%)  route 0.267ns (61.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.551    -0.560    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.267    -0.129    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X40Y131        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X40Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X40Y131        FDRE (Hold_fdre_C_D)         0.070    -0.221    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.624%)  route 0.272ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.552    -0.559    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X54Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.272    -0.123    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X45Y132        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.504    -0.292    
    SLICE_X45Y132        FDRE (Hold_fdre_C_D)         0.071    -0.221    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.468%)  route 0.266ns (67.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.550    -0.561    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X52Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.266    -0.167    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X45Y132        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.504    -0.292    
    SLICE_X45Y132        FDRE (Hold_fdre_C_D)         0.025    -0.267    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.553    -0.558    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X53Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.308    -0.109    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/I4
    SLICE_X51Y133        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.798    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X51Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X51Y133        FDRE (Hold_fdre_C_D)         0.072    -0.222    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.971%)  route 0.292ns (64.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.552    -0.559    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X54Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.292    -0.103    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X45Y132        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.292    
    SLICE_X45Y132        FDRE (Hold_fdre_C_D)         0.076    -0.216    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.921%)  route 0.315ns (69.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.554    -0.557    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X53Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.315    -0.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/I4
    SLICE_X47Y134        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X47Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X47Y134        FDRE (Hold_fdre_C_D)         0.076    -0.215    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.474%)  route 0.286ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.556    -0.555    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X58Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.286    -0.106    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X44Y135        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X44Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.289    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.066    -0.223    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X54Y128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X66Y133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X66Y133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X57Y149    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X55Y127    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X59Y133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X59Y133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X55Y136    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y118    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X54Y130    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X54Y130    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y118    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y143    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y143    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X30Y119    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X46Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y143    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X66Y143    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X50Y125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X54Y125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X54Y125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform:           { 2 4 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X64Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X51Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X61Y128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X47Y122    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X59Y120    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X64Y144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X45Y113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X57Y111    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X52Y125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X48Y132    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X60Y117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y118    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y133    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y133    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X51Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X45Y113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X45Y113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y111    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y128    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform:           { 3 5 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X55Y149    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X29Y140    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X53Y153    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X30Y166    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X26Y156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X33Y142    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X29Y147    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X30Y166    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X0Y134     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X52Y132    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X5Y136     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X5Y136     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X45Y122    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X41Y144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X52Y132    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X75Y115    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X52Y134    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X33Y124    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X55Y149    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X37Y138    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X10Y127    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X40Y139    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X37Y138    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X63Y125    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X55Y149    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X29Y140    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X53Y153    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X53Y153    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform:           { 1 3 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X63Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X47Y123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X61Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X47Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X59Y117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X64Y145    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X47Y113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X57Y112    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X47Y123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y145    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X80Y115    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X59Y123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X35Y118    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X43Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X4Y132     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y126    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X63Y134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X47Y123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X47Y123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X61Y124    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X47Y121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X59Y117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X59Y117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y145    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X64Y145    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trigger_Delayer/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Trigger_Delayer/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.904ns (46.661%)  route 1.033ns (53.339%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 1.085 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.450    -0.465    TriggerManager_0/Trigger_Delayer/FAST_CLK
    SLICE_X72Y96                                                      r  TriggerManager_0/Trigger_Delayer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y96         FDCE (Prop_fdce_C_Q)         0.379    -0.086 r  TriggerManager_0/Trigger_Delayer/counter_reg[2]/Q
                         net (fo=6, routed)           0.245     0.159    TriggerManager_0/Trigger_Delayer/counter[2]
    SLICE_X73Y97         LUT5 (Prop_lut5_I0_O)        0.105     0.264 r  TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_8__1/O
                         net (fo=1, routed)           0.116     0.379    TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_8__1
    SLICE_X73Y97         LUT6 (Prop_lut6_I0_O)        0.105     0.484 r  TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_7__1/O
                         net (fo=1, routed)           0.205     0.690    TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_7__1
    SLICE_X73Y97         LUT5 (Prop_lut5_I4_O)        0.105     0.795 r  TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_5__1/O
                         net (fo=3, routed)           0.238     1.032    TriggerManager_0/Trigger_Delayer/n_0_trigger_s_reg_i_5__1
    SLICE_X73Y96         LUT6 (Prop_lut6_I1_O)        0.105     1.137 r  TriggerManager_0/Trigger_Delayer/trigger_s_reg_i_3__1/O
                         net (fo=2, routed)           0.230     1.367    TriggerManager_0/Trigger_Delayer/eqOp_repN
    SLICE_X73Y95         LUT6 (Prop_lut6_I4_O)        0.105     1.472 r  TriggerManager_0/Trigger_Delayer/state[1]_i_1__63/O
                         net (fo=1, routed)           0.000     1.472    TriggerManager_0/Trigger_Delayer/state_next[1]
    SLICE_X73Y95         FDCE                                         r  TriggerManager_0/Trigger_Delayer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.338     1.085    TriggerManager_0/Trigger_Delayer/FAST_CLK
    SLICE_X73Y95                                                      r  TriggerManager_0/Trigger_Delayer/state_reg[1]/C
                         clock pessimism              0.422     1.507    
                         clock uncertainty           -0.043     1.464    
    SLICE_X73Y95         FDCE (Setup_fdce_C_D)        0.032     1.496    TriggerManager_0/Trigger_Delayer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.496    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.589ns (33.129%)  route 1.189ns (66.871%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 1.069 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.379    -0.084 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.716     0.631    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X75Y100        LUT4 (Prop_lut4_I1_O)        0.105     0.736 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           0.473     1.209    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X75Y100        LUT4 (Prop_lut4_I0_O)        0.105     1.314 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.000     1.314    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X75Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.322     1.069    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X75Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.407    
                         clock uncertainty           -0.043     1.364    
    SLICE_X75Y100        FDRE (Setup_fdre_C_D)        0.033     1.397    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.484ns (28.017%)  route 1.244ns (71.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 1.069 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.450    -0.465    TriggerManager_0/FAST_CLK
    SLICE_X73Y99                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.379    -0.086 r  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=10, routed)          0.741     0.654    TriggerManager_0/Synchronizer_AdcTdcBusy/Q[2]
    SLICE_X73Y99         LUT5 (Prop_lut5_I3_O)        0.105     0.759 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.503     1.262    TriggerManager_0/n_2_Synchronizer_AdcTdcBusy
    SLICE_X76Y100        FDRE                                         r  TriggerManager_0/CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.322     1.069    TriggerManager_0/FAST_CLK
    SLICE_X76Y100                                                     r  TriggerManager_0/CurrentState_reg[3]/C
                         clock pessimism              0.338     1.407    
                         clock uncertainty           -0.043     1.364    
    SLICE_X76Y100        FDRE (Setup_fdre_C_D)       -0.004     1.360    TriggerManager_0/CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          1.360    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.589ns (35.053%)  route 1.091ns (64.947%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 1.067 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.379    -0.084 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.716     0.631    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X75Y100        LUT4 (Prop_lut4_I1_O)        0.105     0.736 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           0.375     1.112    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X73Y102        LUT4 (Prop_lut4_I0_O)        0.105     1.217 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__3/O
                         net (fo=1, routed)           0.000     1.217    TriggerManager_0/InterclockTrigger_TdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X73Y102        FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.320     1.067    TriggerManager_0/InterclockTrigger_TdcFastClear/FAST_CLK
    SLICE_X73Y102                                                     r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.405    
                         clock uncertainty           -0.043     1.362    
    SLICE_X73Y102        FDRE (Setup_fdre_C_D)        0.033     1.395    TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.395    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.589ns (35.631%)  route 1.064ns (64.369%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 1.069 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.379    -0.084 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.716     0.631    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[1]
    SLICE_X75Y100        LUT4 (Prop_lut4_I1_O)        0.105     0.736 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           0.348     1.085    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X74Y101        LUT4 (Prop_lut4_I0_O)        0.105     1.190 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000     1.190    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X74Y101        FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.322     1.069    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X74Y101                                                     r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.407    
                         clock uncertainty           -0.043     1.364    
    SLICE_X74Y101        FDRE (Setup_fdre_C_D)        0.076     1.440    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.440    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.345ns (77.434%)  route 0.392ns (22.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 1.087 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.436    -0.479    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X78Y100                                                     r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.866 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/Q
                         net (fo=1, routed)           0.392     1.258    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[127]_srl32
    SLICE_X76Y99         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.340     1.087    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X76Y99                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
                         clock pessimism              0.338     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X76Y99         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.515    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32
  -------------------------------------------------------------------
                         required time                          1.515    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.748ns (45.355%)  route 0.901ns (54.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 1.087 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/FAST_CLK
    SLICE_X74Y99                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.433    -0.030 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/Q
                         net (fo=2, routed)           0.552     0.522    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DelayedDin_0
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.105     0.627 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.122     0.748    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/I1
    SLICE_X74Y99         LUT6 (Prop_lut6_I0_O)        0.105     0.853 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_2__1/O
                         net (fo=1, routed)           0.227     1.081    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/n_0_CurrentState[0]_i_2__1
    SLICE_X77Y99         LUT6 (Prop_lut6_I0_O)        0.105     1.186 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000     1.186    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X77Y99         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.340     1.087    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.422     1.509    
                         clock uncertainty           -0.043     1.466    
    SLICE_X77Y99         FDRE (Setup_fdre_C_D)        0.033     1.499    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.345ns (77.132%)  route 0.399ns (22.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 1.087 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X74Y97                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.882 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/Q
                         net (fo=1, routed)           0.399     1.280    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[383]_srl32
    SLICE_X74Y96         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.340     1.087    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X74Y96                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/CLK
                         clock pessimism              0.422     1.509    
                         clock uncertainty           -0.043     1.466    
    SLICE_X74Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.599    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32
  -------------------------------------------------------------------
                         required time                          1.599    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.643ns (39.652%)  route 0.979ns (60.348%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 1.085 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.452    -0.463    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/FAST_CLK
    SLICE_X74Y99                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.433    -0.030 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/DelayedDin_reg/Q
                         net (fo=2, routed)           0.520     0.490    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DelayedDin_0
    SLICE_X77Y98         LUT4 (Prop_lut4_I0_O)        0.105     0.595 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[2]_i_2__2/O
                         net (fo=2, routed)           0.459     1.053    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/n_0_CurrentState[2]_i_2__2
    SLICE_X73Y99         LUT6 (Prop_lut6_I1_O)        0.105     1.158 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.158    TriggerManager_0/n_0_SynchEdgeDetector_FAST_CLEAR
    SLICE_X73Y99         FDRE                                         r  TriggerManager_0/CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.338     1.085    TriggerManager_0/FAST_CLK
    SLICE_X73Y99                                                      r  TriggerManager_0/CurrentState_reg[2]/C
                         clock pessimism              0.405     1.490    
                         clock uncertainty           -0.043     1.447    
    SLICE_X73Y99         FDRE (Setup_fdre_C_D)        0.032     1.479    TriggerManager_0/CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                          1.479    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.589ns (37.348%)  route 0.988ns (62.652%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 1.069 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.450    -0.465    TriggerManager_0/FAST_CLK
    SLICE_X73Y99                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.379    -0.086 f  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=10, routed)          0.720     0.633    TriggerManager_0/InterclockTrigger_AdcTrigger/Q[2]
    SLICE_X75Y101        LUT4 (Prop_lut4_I1_O)        0.105     0.738 r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_i_2__0/O
                         net (fo=1, routed)           0.268     1.007    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/I1
    SLICE_X74Y101        LUT4 (Prop_lut4_I0_O)        0.105     1.112 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1/O
                         net (fo=1, routed)           0.000     1.112    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_ResetTriggerIn
    SLICE_X74Y101        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.322     1.069    TriggerManager_0/InterclockTrigger_AdcTrigger/FAST_CLK
    SLICE_X74Y101                                                     r  TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.338     1.407    
                         clock uncertainty           -0.043     1.364    
    SLICE_X74Y101        FDRE (Setup_fdre_C_D)        0.072     1.436    TriggerManager_0/InterclockTrigger_AdcTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.436    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  0.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.246ns (52.200%)  route 0.225ns (47.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.592    -0.519    TriggerManager_0/FAST_CLK
    SLICE_X76Y100                                                     r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.371 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=10, routed)          0.225    -0.146    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/Q[3]
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.098    -0.048 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.048    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X77Y99         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.871    -0.749    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.509    -0.240    
    SLICE_X77Y99         FDRE (Hold_fdre_C_D)         0.092    -0.148    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/HoldOut_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.042%)  route 0.330ns (63.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.595    -0.516    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X79Y100                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.330    -0.045    TriggerManager_0/HoldExpander_0/DelayedDin
    SLICE_X80Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.000 r  TriggerManager_0/HoldExpander_0/HoldOut_i_1/O
                         net (fo=1, routed)           0.000    -0.000    TriggerManager_0/HoldExpander_0/n_0_HoldOut_i_1
    SLICE_X80Y99         FDRE                                         r  TriggerManager_0/HoldExpander_0/HoldOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.875    -0.745    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X80Y99                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                         clock pessimism              0.509    -0.236    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.121    -0.115    TriggerManager_0/HoldExpander_0/HoldOut_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CommonStopMask_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.227%)  route 0.301ns (61.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.596    -0.515    TriggerManager_0/FAST_CLK
    SLICE_X73Y99                                                      r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=10, routed)          0.301    -0.074    TriggerManager_0/CurrentState[2]
    SLICE_X75Y100        LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  TriggerManager_0/CommonStopMask_i_1/O
                         net (fo=1, routed)           0.000    -0.029    TriggerManager_0/CommonStopMask0
    SLICE_X75Y100        FDRE                                         r  TriggerManager_0/CommonStopMask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/FAST_CLK
    SLICE_X75Y100                                                     r  TriggerManager_0/CommonStopMask_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.091    -0.155    TriggerManager_0/CommonStopMask_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.869%)  route 0.347ns (65.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.598    -0.513    TriggerManager_0/SynchEdgeDetector_L1/FAST_CLK
    SLICE_X75Y99                                                      r  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/Q
                         net (fo=2, routed)           0.347    -0.025    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DelayedDin
    SLICE_X74Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.020 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/TriggerInExtended_i_1__0/O
                         net (fo=1, routed)           0.000     0.020    TriggerManager_0/InterclockTrigger_ScalerTrigger/I1
    SLICE_X74Y101        FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/InterclockTrigger_ScalerTrigger/FAST_CLK
    SLICE_X74Y101                                                     r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.125    TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/ResetHold_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.640%)  route 0.322ns (63.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.598    -0.513    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=11, routed)          0.322    -0.051    TriggerManager_0/HoldExpander_0/Delayer_0/Q[0]
    SLICE_X75Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  TriggerManager_0/HoldExpander_0/Delayer_0/ResetHold_i_1/O
                         net (fo=1, routed)           0.000    -0.006    TriggerManager_0/HoldExpander_0/n_0_Delayer_0
    SLICE_X75Y100        FDRE                                         r  TriggerManager_0/HoldExpander_0/ResetHold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X75Y100                                                     r  TriggerManager_0/HoldExpander_0/ResetHold_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.092    -0.154    TriggerManager_0/HoldExpander_0/ResetHold_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.592    -0.519    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X74Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.355 f  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.051    -0.304    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/DOUT
    SLICE_X75Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.259 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.000    -0.259    TriggerManager_0/InterclockTrigger_AdcFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X75Y100        FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X75Y100                                                     r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.249    -0.506    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.092    -0.414    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.145%)  route 0.330ns (58.855%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.598    -0.513    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=11, routed)          0.225    -0.148    TriggerManager_0/InterclockTrigger_TransmitStart/Q[0]
    SLICE_X74Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.103 r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_i_2/O
                         net (fo=1, routed)           0.106     0.003    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/I1
    SLICE_X74Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.048 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000     0.048    TriggerManager_0/InterclockTrigger_TransmitStart/n_0_Synchronizer_ResetTriggerIn
    SLICE_X74Y101        FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X74Y101                                                     r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.125    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/BusyManager_0/BUSY_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.218%)  route 0.303ns (56.782%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.598    -0.513    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.255    -0.118    TriggerManager_0/BusyManager_0/Q[1]
    SLICE_X77Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.073 f  TriggerManager_0/BusyManager_0/BUSY_i_2/O
                         net (fo=1, routed)           0.049    -0.024    TriggerManager_0/BusyManager_0/EXTERNAL_RESET_HOLD
    SLICE_X77Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.021 r  TriggerManager_0/BusyManager_0/BUSY_i_1/O
                         net (fo=1, routed)           0.000     0.021    TriggerManager_0/BusyManager_0/n_0_BUSY_i_1
    SLICE_X77Y100        FDRE                                         r  TriggerManager_0/BusyManager_0/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/BusyManager_0/FAST_CLK
    SLICE_X77Y100                                                     r  TriggerManager_0/BusyManager_0/BUSY_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.092    -0.154    TriggerManager_0/BusyManager_0/BUSY_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.798%)  route 0.335ns (59.202%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.598    -0.513    TriggerManager_0/FAST_CLK
    SLICE_X77Y99                                                      r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.198    TriggerManager_0/InterclockTrigger_ScalerFastClear/Q[0]
    SLICE_X75Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_i_2__1/O
                         net (fo=3, routed)           0.161     0.008    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/I1
    SLICE_X74Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.053 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000     0.053    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X74Y101        FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.865    -0.755    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X74Y101                                                     r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.509    -0.246    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.125    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.264%)  route 0.344ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.601    -0.510    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X78Y99                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.346 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.344    -0.002    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/temp
    SLICE_X78Y101        FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.866    -0.753    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X78Y101                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.509    -0.244    
    SLICE_X78Y101        FDCE (Hold_fdce_C_D)         0.059    -0.185    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     2.000   0.408    BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     2.000   0.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X77Y100    TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X75Y100    TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X77Y99     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X77Y99     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X73Y99     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X76Y100    TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X76Y97     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000     2.000   1.000    SLICE_X79Y101    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y99     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y99     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y99     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y99     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y97     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y97     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X78Y100    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y96     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y96     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[447]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y96     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[479]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X74Y96     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y94     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y94     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[575]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y94     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[607]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X76Y94     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_0
  To Clock:  I_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        4.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.216ns  (logic 0.484ns (21.846%)  route 1.732ns (78.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.188ns = ( 839.812 - 840.000 ) 
    Source Clock Delay      (SCD):    0.298ns = ( 833.631 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.506   833.631    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X48Y173                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y173        FDCE (Prop_fdce_C_Q)         0.379   834.010 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          1.732   835.742    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X48Y172        LUT3 (Prop_lut3_I2_O)        0.105   835.847 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.847    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X48Y172        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.394   839.812    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X48Y172                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   840.114    
                         clock uncertainty           -0.171   839.943    
    SLICE_X48Y172        FDCE (Setup_fdce_C_D)        0.030   839.973    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.973    
                         arrival time                        -835.847    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.170ns  (logic 0.484ns (22.300%)  route 1.686ns (77.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 839.809 - 840.000 ) 
    Source Clock Delay      (SCD):    0.297ns = ( 833.630 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.505   833.630    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X48Y174                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDCE (Prop_fdce_C_Q)         0.379   834.009 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.686   835.696    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X47Y174        LUT3 (Prop_lut3_I1_O)        0.105   835.801 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.801    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X47Y174        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.391   839.809    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X47Y174                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   840.111    
                         clock uncertainty           -0.171   839.940    
    SLICE_X47Y174        FDCE (Setup_fdce_C_D)        0.030   839.970    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.970    
                         arrival time                        -835.801    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.190ns  (logic 0.484ns (22.097%)  route 1.706ns (77.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 839.747 - 840.000 ) 
    Source Clock Delay      (SCD):    0.230ns = ( 833.563 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.438   833.563    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X81Y102                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDCE (Prop_fdce_C_Q)         0.379   833.942 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.706   835.649    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X80Y101        LUT3 (Prop_lut3_I1_O)        0.105   835.754 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.000   835.754    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X80Y101        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.329   839.747    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X80Y101                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   840.050    
                         clock uncertainty           -0.171   839.878    
    SLICE_X80Y101        FDCE (Setup_fdce_C_D)        0.076   839.954    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.954    
                         arrival time                        -835.754    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.776ns  (logic 0.484ns (27.246%)  route 1.292ns (72.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.253ns = ( 839.747 - 840.000 ) 
    Source Clock Delay      (SCD):    0.230ns = ( 833.563 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.438   833.563    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X81Y102                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDCE (Prop_fdce_C_Q)         0.379   833.942 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.292   835.235    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X80Y101        LUT3 (Prop_lut3_I0_O)        0.105   835.340 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.340    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X80Y101        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.329   839.747    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X80Y101                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   840.050    
                         clock uncertainty           -0.171   839.878    
    SLICE_X80Y101        FDCE (Setup_fdce_C_D)        0.072   839.950    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.950    
                         arrival time                        -835.340    
  -------------------------------------------------------------------
                         slack                                  4.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.658%)  route 0.568ns (75.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.601    -0.285    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X82Y100                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.568     0.425    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X80Y101        LUT3 (Prop_lut3_I1_O)        0.045     0.470 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.470    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X80Y101        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.868    -0.497    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X80Y101                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528     0.031    
                         clock uncertainty            0.171     0.202    
    SLICE_X80Y101        FDCE (Hold_fdce_C_D)         0.120     0.322    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.815%)  route 0.595ns (76.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.601    -0.285    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X82Y102                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.595     0.451    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X80Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.496 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.000     0.496    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X80Y101        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.868    -0.497    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X80Y101                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528     0.031    
                         clock uncertainty            0.171     0.202    
    SLICE_X80Y101        FDCE (Hold_fdce_C_D)         0.121     0.323    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.906%)  route 0.598ns (74.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.629    -0.256    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X46Y175                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDCE (Prop_fdce_C_Q)         0.164    -0.092 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.598     0.505    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X47Y174        LUT3 (Prop_lut3_I2_O)        0.045     0.550 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.550    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X47Y174        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.901    -0.465    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X47Y174                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.063    
                         clock uncertainty            0.171     0.235    
    SLICE_X47Y174        FDCE (Hold_fdce_C_D)         0.091     0.326    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.962%)  route 0.624ns (77.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.629    -0.256    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X48Y174                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.115 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.624     0.509    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X48Y172        LUT3 (Prop_lut3_I0_O)        0.045     0.554 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.554    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X48Y172        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.904    -0.462    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X48Y172                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.066    
                         clock uncertainty            0.171     0.238    
    SLICE_X48Y172        FDCE (Hold_fdce_C_D)         0.091     0.329    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      161.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.385ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.484ns (21.380%)  route 1.780ns (78.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 166.333 - 166.667 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.045     1.592    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.673 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.363     3.037    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X67Y104                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.379     3.416 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           1.780     5.195    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X64Y142        LUT6 (Prop_lut6_I2_O)        0.105     5.300 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     5.300    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X64Y142        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.248   166.333    ADC_0/ADC_Controller_0/I1
    SLICE_X64Y142                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.707    
                         clock uncertainty           -0.051   166.655    
    SLICE_X64Y142        FDCE (Setup_fdce_C_D)        0.030   166.685    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.685    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                161.385    

Slack (MET) :             165.008ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.105ns (9.169%)  route 1.040ns (90.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 166.349 - 166.667 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.377     0.169    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.379     0.548 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.040     1.588    ClockManager_0/Clk3M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.105     1.693 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.693    ClockManager_0/p_0_in
    SLICE_X51Y96         FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   166.349    ClockManager_0/I
    SLICE_X51Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.722    
                         clock uncertainty           -0.051   166.671    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.030   166.701    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.701    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                165.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.503ns  (logic 0.045ns (8.942%)  route 0.458ns (91.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns = ( 166.136 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.180ns = ( 166.487 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565   166.346    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141   166.487 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.458   166.945    ClockManager_0/Clk3M
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045   166.990 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   166.990    ClockManager_0/p_0_in
    SLICE_X51Y96         FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835   166.136    ClockManager_0/I
    SLICE_X51Y96                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.616    
                         clock uncertainty            0.051   166.667    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091   166.758    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.758    
                         arrival time                         166.990    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.997%)  route 0.209ns (50.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.565    -0.321    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.180 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488     0.308    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.334 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.563     0.897    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X62Y142                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDCE (Prop_fdce_C_Q)         0.164     1.061 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.209     1.270    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X64Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.315 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.315    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X64Y142        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.833    -0.533    ADC_0/ADC_Controller_0/I1
    SLICE_X64Y142                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480    -0.053    
    SLICE_X64Y142        FDCE (Hold_fdce_C_D)         0.091     0.038    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  1.277    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        5.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.127ns  (logic 2.307ns (22.781%)  route 7.820ns (77.219%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.118 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.118    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.383 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.383    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.383    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.121ns  (logic 2.301ns (22.735%)  route 7.820ns (77.265%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.118 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.118    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.377 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.377    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.377    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.061ns  (logic 2.241ns (22.275%)  route 7.820ns (77.725%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.118 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.118    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.317 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.317    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.317    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.043ns  (logic 2.223ns (22.135%)  route 7.820ns (77.865%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.118 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.118    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.299 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.299    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X86Y103        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y103                                                     r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.299    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.029ns  (logic 2.209ns (22.027%)  route 7.820ns (77.973%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.285 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.285    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.285    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.023ns  (logic 2.203ns (21.980%)  route 7.820ns (78.020%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.279 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.279    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.279    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        9.963ns  (logic 2.143ns (21.510%)  route 7.820ns (78.490%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   330.219 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   330.219    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.219    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        9.945ns  (logic 2.125ns (21.368%)  route 7.820ns (78.632%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.020 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.020    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   330.201 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   330.201    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y102        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.201    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        9.931ns  (logic 2.111ns (21.257%)  route 7.820ns (78.743%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   330.187 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   330.187    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y101        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.187    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        9.925ns  (logic 2.105ns (21.210%)  route 7.820ns (78.790%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 335.640 - 333.333 ) 
    Source Clock Delay      (SCD):    0.257ns = ( 320.257 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.465   320.257    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X83Y99                                                      r  UsrClkOut_O/out_sw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDCE (Prop_fdce_C_Q)         0.379   320.636 r  UsrClkOut_O/out_sw_reg[3]/Q
                         net (fo=3, routed)           1.878   322.513    UsrClkOut_O/out_sw[3]
    SLICE_X83Y100        LUT5 (Prop_lut5_I4_O)        0.105   322.618 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          2.038   324.656    UsrClkOut_O/n_0_OUT_FPGA_OBUF[3]_inst_i_3
    SLICE_X85Y100        LUT6 (Prop_lut6_I3_O)        0.105   324.761 r  UsrClkOut_O/CLK_cnt[0]_i_16/O
                         net (fo=1, routed)           1.599   326.361    UsrClkOut_O/n_0_CLK_cnt[0]_i_16
    SLICE_X87Y100        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418   326.779 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   326.779    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.877 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.304   329.181    UsrClkOut_O/load
    SLICE_X86Y98         LUT2 (Prop_lut2_I1_O)        0.105   329.286 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000   329.286    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X86Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   329.726 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.726    UsrClkOut_O/n_0_CLK_cnt_reg[4]_i_3
    SLICE_X86Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.824 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001   329.824    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   329.922 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   329.922    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   330.181 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   330.181    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.640    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   335.943    
                         clock uncertainty           -0.171   335.771    
    SLICE_X86Y101        FDCE (Setup_fdce_C_D)        0.059   335.830    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        335.830    
                         arrival time                        -330.181    
  -------------------------------------------------------------------
                         slack                                  5.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.416ns (18.333%)  route 1.853ns (81.667%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        1.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=44, routed)          1.005     0.861    UsrClkOut_O/Q[0]
    SLICE_X84Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  UsrClkOut_O/CLK_usr_i_19/O
                         net (fo=1, routed)           0.000     0.906    UsrClkOut_O/n_0_CLK_usr_i_19
    SLICE_X84Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.051 r  UsrClkOut_O/CLK_usr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.051    UsrClkOut_O/n_0_CLK_usr_reg_i_3
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.091 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.848     1.939    UsrClkOut_O/ltOp
    SLICE_X83Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.984 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     1.984    UsrClkOut_O/n_0_CLK_usr_i_1
    SLICE_X83Y101        FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.874     1.108    UsrClkOut_O/AD9220_CLK
    SLICE_X83Y101                                                     r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     1.636    
                         clock uncertainty            0.171     1.807    
    SLICE_X83Y101        FDCE (Hold_fdce_C_D)         0.091     1.898    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.490ns (20.192%)  route 1.937ns (79.808%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.898     2.031    UsrClkOut_O/load
    SLICE_X86Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.076 r  UsrClkOut_O/CLK_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     2.076    UsrClkOut_O/n_0_CLK_cnt[10]_i_2
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.142 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.142    UsrClkOut_O/n_0_CLK_cnt_reg[10]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[10]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.487ns (20.063%)  route 1.940ns (79.937%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.902     2.035    UsrClkOut_O/load
    SLICE_X86Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  UsrClkOut_O/CLK_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     2.080    UsrClkOut_O/n_0_CLK_cnt[11]_i_2
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.143 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.143    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X86Y100        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y100                                                     r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y100        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.490ns (19.711%)  route 1.996ns (80.289%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.957     2.090    UsrClkOut_O/load
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.135 r  UsrClkOut_O/CLK_cnt[18]_i_2/O
                         net (fo=1, routed)           0.000     2.135    UsrClkOut_O/n_0_CLK_cnt[18]_i_2
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.201 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.201    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y102        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.487ns (19.585%)  route 2.000ns (80.415%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.961     2.094    UsrClkOut_O/load
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.139 r  UsrClkOut_O/CLK_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     2.139    UsrClkOut_O/n_0_CLK_cnt[19]_i_2
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.202 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.202    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X86Y102        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y102                                                     r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y102        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.487ns (19.567%)  route 2.002ns (80.433%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.963     2.096    UsrClkOut_O/load
    SLICE_X86Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.141 r  UsrClkOut_O/CLK_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     2.141    UsrClkOut_O/n_0_CLK_cnt[7]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.204 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.204    UsrClkOut_O/n_0_CLK_cnt_reg[7]_i_1
    SLICE_X86Y99         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.878     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[7]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.490ns (19.636%)  route 2.005ns (80.364%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.967     2.100    UsrClkOut_O/load
    SLICE_X86Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.145 r  UsrClkOut_O/CLK_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     2.145    UsrClkOut_O/n_0_CLK_cnt[6]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.211 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.211    UsrClkOut_O/n_0_CLK_cnt_reg[6]_i_1
    SLICE_X86Y99         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.878     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[6]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.489ns (19.388%)  route 2.033ns (80.612%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.995     2.127    UsrClkOut_O/load
    SLICE_X86Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.172 r  UsrClkOut_O/CLK_cnt[13]_i_2/O
                         net (fo=1, routed)           0.000     2.172    UsrClkOut_O/n_0_CLK_cnt[13]_i_2
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.237 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.237    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.489ns (19.361%)  route 2.037ns (80.639%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.998     2.131    UsrClkOut_O/load
    SLICE_X86Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.176 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     2.176    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.241 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.241    UsrClkOut_O/n_0_CLK_cnt_reg[5]_i_1
    SLICE_X86Y99         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.878     1.111    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y99                                                      r  UsrClkOut_O/CLK_cnt_reg[5]/C
                         clock pessimism              0.528     1.639    
                         clock uncertainty            0.171     1.810    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.105     1.915    UsrClkOut_O/CLK_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.494ns (19.549%)  route 2.033ns (80.451%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.601    -0.285    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X85Y100                                                     r  UsrClkOut_O/out_sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.144 r  UsrClkOut_O/out_sw_reg[1]/Q
                         net (fo=47, routed)          1.038     0.894    UsrClkOut_O/Q[1]
    SLICE_X87Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.939 r  UsrClkOut_O/CLK_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000     0.939    UsrClkOut_O/n_0_CLK_cnt[0]_i_26
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.054 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     1.055    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.094 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.094    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.133 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.995     2.127    UsrClkOut_O/load
    SLICE_X86Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.172 r  UsrClkOut_O/CLK_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.172    UsrClkOut_O/n_0_CLK_cnt[12]_i_2
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.242 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.242    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_1
    SLICE_X86Y101        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.876     1.109    UsrClkOut_O/AD9220_CLK
    SLICE_X86Y101                                                     r  UsrClkOut_O/CLK_cnt_reg[12]/C
                         clock pessimism              0.528     1.637    
                         clock uncertainty            0.171     1.808    
    SLICE_X86Y101        FDCE (Hold_fdce_C_D)         0.105     1.913    UsrClkOut_O/CLK_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      161.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.193ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        6.438ns  (logic 0.765ns (11.883%)  route 5.673ns (88.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 334.251 - 333.333 ) 
    Source Clock Delay      (SCD):    0.151ns = ( 166.818 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.359   166.818    ADC_0/ADC_Controller_0/I1
    SLICE_X64Y142                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDCE (Prop_fdce_C_Q)         0.379   167.197 r  ADC_0/ADC_Controller_0/CurrentState_reg[1]/Q
                         net (fo=15, routed)          2.326   169.523    ADC_0/ADC_Controller_0/CurrentState[1]
    SLICE_X65Y140        LUT3 (Prop_lut3_I0_O)        0.119   169.642 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.236   171.878    ADC_0/ADC_Core_HG1/I5
    SLICE_X69Y103        LUT5 (Prop_lut5_I4_O)        0.267   172.145 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.111   173.256    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.932   334.251    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   334.624    
                         clock uncertainty           -0.051   334.573    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   334.448    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        334.448    
                         arrival time                        -173.256    
  -------------------------------------------------------------------
                         slack                                161.193    

Slack (MET) :             163.763ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        5.327ns  (logic 0.765ns (14.361%)  route 4.562ns (85.639%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 335.555 - 333.333 ) 
    Source Clock Delay      (SCD):    0.151ns = ( 166.818 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.359   166.818    ADC_0/ADC_Controller_0/I1
    SLICE_X64Y142                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y142        FDCE (Prop_fdce_C_Q)         0.379   167.197 r  ADC_0/ADC_Controller_0/CurrentState_reg[1]/Q
                         net (fo=15, routed)          2.326   169.523    ADC_0/ADC_Controller_0/CurrentState[1]
    SLICE_X65Y140        LUT3 (Prop_lut3_I0_O)        0.119   169.642 f  ADC_0/ADC_Controller_0/BUFG_AD9220_CLK_OUT_i_6/O
                         net (fo=3, routed)           2.236   171.878    ADC_0/ADC_Core_HG1/I5
    SLICE_X69Y103        LUT5 (Prop_lut5_I4_O)        0.267   172.145 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000   172.145    TriggerManager_0/BUSY
    SLICE_X69Y103        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         1.264   333.015    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.304   333.319 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.906   334.225    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.302 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.253   335.555    TriggerManager_0/AD9220_CLK
    SLICE_X69Y103                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   335.929    
                         clock uncertainty           -0.051   335.877    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)        0.030   335.907    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        335.908    
                         arrival time                        -172.145    
  -------------------------------------------------------------------
                         slack                                163.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.254ns (12.553%)  route 1.769ns (87.447%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.558    -0.328    ADC_0/ADC_Core_HG2/I4
    SLICE_X66Y114                                                     r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.164 r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          0.899     0.735    ADC_0/ADC_Core_HG2/CurrentState[2]
    SLICE_X72Y113        LUT3 (Prop_lut3_I2_O)        0.045     0.780 r  ADC_0/ADC_Core_HG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.871     1.651    ADC_0/ADC_Core_HG1/I4
    SLICE_X69Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.696 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.696    TriggerManager_0/BUSY
    SLICE_X69Y103        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.561     0.205    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.234 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.836     1.069    TriggerManager_0/AD9220_CLK
    SLICE_X69Y103                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     1.549    
    SLICE_X69Y103        FDRE (Hold_fdre_C_D)         0.091     1.640    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.254ns (9.821%)  route 2.332ns (90.179%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.558    -0.328    ADC_0/ADC_Core_HG2/I4
    SLICE_X66Y114                                                     r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.164 r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          0.899     0.735    ADC_0/ADC_Core_HG2/CurrentState[2]
    SLICE_X72Y113        LUT3 (Prop_lut3_I2_O)        0.045     0.780 r  ADC_0/ADC_Core_HG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.871     1.651    ADC_0/ADC_Core_HG1/I4
    SLICE_X69Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.696 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.563     2.259    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=339, routed)         0.835    -0.531    ClockManager_0/I
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.175    -0.356 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.566     0.210    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     0.690    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.849    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  1.410    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.425ns  (logic 0.379ns (15.631%)  route 2.046ns (84.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 6.999 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.405ns = ( 3.595 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.510     3.595    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y174                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_fdre_C_Q)         0.379     3.974 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           2.046     6.019    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X36Y112        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.252     6.999    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X36Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.252    
                         clock uncertainty           -0.167     7.086    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.027     7.059    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.141ns  (logic 0.433ns (20.222%)  route 1.708ns (79.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 3.434 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.349     3.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X50Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.433     3.867 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.708     5.575    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X48Y134        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X48Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.242    
                         clock uncertainty           -0.167     7.076    
    SLICE_X48Y134        FDRE (Setup_fdre_C_D)       -0.084     6.992    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.173ns  (logic 0.433ns (19.928%)  route 1.740ns (80.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 7.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 3.449 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.364     3.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X34Y145                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDRE (Prop_fdre_C_Q)         0.433     3.882 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.740     5.622    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X36Y140        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.254     7.001    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X36Y140                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.254    
                         clock uncertainty           -0.167     7.088    
    SLICE_X36Y140        FDRE (Setup_fdre_C_D)       -0.032     7.056    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.229ns  (logic 0.433ns (19.428%)  route 1.796ns (80.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 7.070 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 3.428 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.428    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X56Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.433     3.861 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.796     5.657    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X5Y133         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.323     7.070    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X5Y133                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.323    
                         clock uncertainty           -0.167     7.157    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)       -0.039     7.118    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.058ns  (logic 0.433ns (21.039%)  route 1.625ns (78.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.564ns = ( 3.436 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.351     3.436    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X54Y143                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_fdre_C_Q)         0.433     3.869 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.625     5.494    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X37Y142        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.255     7.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X37Y142                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.255    
                         clock uncertainty           -0.167     7.089    
    SLICE_X37Y142        FDRE (Setup_fdre_C_D)       -0.085     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.014ns  (logic 0.379ns (18.816%)  route 1.635ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 7.150 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.394ns = ( 3.606 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.521     3.606    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X64Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y159        FDRE (Prop_fdre_C_Q)         0.379     3.985 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.635     5.620    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X64Y157        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.403     7.150    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X64Y157                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.403    
                         clock uncertainty           -0.167     7.237    
    SLICE_X64Y157        FDRE (Setup_fdre_C_D)       -0.084     7.153    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.041ns  (logic 0.433ns (21.214%)  route 1.608ns (78.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 3.503 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.418     3.503    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X78Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        FDRE (Prop_fdre_C_Q)         0.433     3.936 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.608     5.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X81Y121        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.317     7.064    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X81Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.317    
                         clock uncertainty           -0.167     7.151    
    SLICE_X81Y121        FDRE (Setup_fdre_C_D)       -0.074     7.077    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.151ns  (logic 0.433ns (20.128%)  route 1.718ns (79.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 7.070 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 3.428 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.428    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X56Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.433     3.861 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.718     5.579    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X5Y133         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.323     7.070    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X5Y133                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.323    
                         clock uncertainty           -0.167     7.157    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)       -0.042     7.115    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.938ns  (logic 0.348ns (17.959%)  route 1.590ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 3.427 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.342     3.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X71Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDRE (Prop_fdre_C_Q)         0.348     3.775 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.590     5.365    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X28Y124        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X28Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.242    
                         clock uncertainty           -0.167     7.076    
    SLICE_X28Y124        FDRE (Setup_fdre_C_D)       -0.162     6.914    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.065ns  (logic 0.433ns (20.970%)  route 1.632ns (79.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 7.017 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 3.463 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.378     3.463    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X8Y79                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.433     3.896 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           1.632     5.527    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X9Y79          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.270     7.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X9Y79                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.253     7.270    
                         clock uncertainty           -0.167     7.103    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.024     7.079    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.187%)  route 0.467ns (76.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.555    -0.556    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.467     0.052    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X35Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.231    
                         clock uncertainty            0.167    -0.065    
    SLICE_X35Y120        FDRE (Hold_fdre_C_D)         0.063    -0.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.128ns (22.343%)  route 0.445ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.556    -0.555    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.445     0.018    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X43Y133        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X43Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.230    
                         clock uncertainty            0.167    -0.064    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.025    -0.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.720%)  route 0.453ns (76.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.552    -0.559    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X37Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.453     0.035    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X35Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.820    -0.800    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.235    
                         clock uncertainty            0.167    -0.069    
    SLICE_X35Y123        FDRE (Hold_fdre_C_D)         0.047    -0.022    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.128%)  route 0.469ns (76.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.555    -0.556    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X33Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.469     0.054    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X31Y121        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X31Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.231    
                         clock uncertainty            0.167    -0.065    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.061    -0.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.873%)  route 0.470ns (74.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.665    -0.446    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X78Y156                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.470     0.188    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X79Y154        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.941    -0.678    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X79Y154                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.114    
                         clock uncertainty            0.167     0.053    
    SLICE_X79Y154        FDRE (Hold_fdre_C_D)         0.078     0.131    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.492%)  route 0.486ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.561    -0.550    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X32Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.486     0.077    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X32Y134        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X32Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.167    -0.059    
    SLICE_X32Y134        FDRE (Hold_fdre_C_D)         0.076     0.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.609%)  route 0.483ns (77.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.555    -0.556    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X40Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.483     0.067    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X40Y130        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X40Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.231    
                         clock uncertainty            0.167    -0.065    
    SLICE_X40Y130        FDRE (Hold_fdre_C_D)         0.072     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.624%)  route 0.482ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.558    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X41Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.482     0.070    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[3]
    SLICE_X41Y134        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.827    -0.792    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X41Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.227    
                         clock uncertainty            0.167    -0.061    
    SLICE_X41Y134        FDRE (Hold_fdre_C_D)         0.070     0.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.933%)  route 0.474ns (77.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.564    -0.547    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.474     0.068    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X35Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X35Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.167    -0.054    
    SLICE_X35Y103        FDRE (Hold_fdre_C_D)         0.059     0.005    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.960%)  route 0.473ns (77.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.555    -0.556    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X33Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.473     0.058    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[2]
    SLICE_X33Y122        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.167    -0.066    
    SLICE_X33Y122        FDRE (Hold_fdre_C_D)         0.061    -0.005    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.066ns  (logic 0.348ns (32.640%)  route 0.718ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 2.978 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 1.428 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.343     1.428    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X59Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.348     1.776 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.718     2.494    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X58Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.231     2.978    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X58Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.231    
                         clock uncertainty           -0.164     3.067    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.189     2.878    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.878    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.193ns  (logic 0.433ns (36.300%)  route 0.760ns (63.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 3.196 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.363ns = ( 1.637 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.552     1.637    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X80Y171                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        FDRE (Prop_fdre_C_Q)         0.433     2.070 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.760     2.830    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X78Y155        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.449     3.196    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X78Y155                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.449    
                         clock uncertainty           -0.164     3.285    
    SLICE_X78Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.231    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.008ns  (logic 0.348ns (34.513%)  route 0.660ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 2.977 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 1.426 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.341     1.426    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X61Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.348     1.774 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.660     2.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X60Y125        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.230     2.977    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X60Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.230    
                         clock uncertainty           -0.164     3.066    
    SLICE_X60Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.188     2.878    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.878    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.064ns  (logic 0.379ns (35.631%)  route 0.685ns (64.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 2.984 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.565ns = ( 1.435 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.350     1.435    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X71Y118                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.379     1.814 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.685     2.499    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X70Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.237     2.984    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X70Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.237    
                         clock uncertainty           -0.164     3.073    
    SLICE_X70Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.019    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.921ns  (logic 0.348ns (37.776%)  route 0.573ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 2.977 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 1.428 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.343     1.428    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X59Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.348     1.776 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.573     2.349    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X58Y124        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.230     2.977    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X58Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.230    
                         clock uncertainty           -0.164     3.066    
    SLICE_X58Y124        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.188     2.878    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.878    
                         arrival time                          -2.349    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.036ns  (logic 0.379ns (36.569%)  route 0.657ns (63.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 2.978 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 1.426 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.341     1.426    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     1.805 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.657     2.462    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.231     2.978    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.231    
                         clock uncertainty           -0.164     3.067    
    SLICE_X60Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.026ns  (logic 0.433ns (42.191%)  route 0.593ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 2.980 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 1.431 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.346     1.431    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X60Y117                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.433     1.864 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.593     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y121        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.233     2.980    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.233    
                         clock uncertainty           -0.164     3.069    
    SLICE_X60Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.015    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.027ns  (logic 0.379ns (36.889%)  route 0.648ns (63.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 2.990 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.568ns = ( 1.432 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.347     1.432    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X39Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.379     1.811 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.648     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X38Y120        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.243     2.990    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X38Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.243    
                         clock uncertainty           -0.164     3.079    
    SLICE_X38Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.025    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.885ns  (logic 0.348ns (39.324%)  route 0.537ns (60.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 2.976 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 1.419 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.334     1.419    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X57Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.348     1.767 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.537     2.304    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X56Y125        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.229     2.976    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X56Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.229    
                         clock uncertainty           -0.164     3.065    
    SLICE_X56Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     2.874    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.874    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.015ns  (logic 0.379ns (37.339%)  route 0.636ns (62.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 2.988 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 1.433 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.348     1.433    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X40Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.379     1.812 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.636     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X38Y127        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.241     2.988    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X38Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.241    
                         clock uncertainty           -0.164     3.077    
    SLICE_X38Y127        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.023    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.023    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.438ns = ( 1.562 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.673     1.562    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X1Y168                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.804    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X2Y168         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.948    -0.671    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X2Y168                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.107    
                         clock uncertainty            0.164     0.058    
    SLICE_X2Y168         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.167    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns = ( 1.445 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.556     1.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.684    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y134        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.230    
                         clock uncertainty            0.164    -0.066    
    SLICE_X58Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.043    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns = ( 1.484 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.595     1.484    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X1Y79                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.725    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X2Y79          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.866    -0.754    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X2Y79                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.189    
                         clock uncertainty            0.164    -0.025    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.084    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.544ns = ( 1.456 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.567     1.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X59Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.697    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X60Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838    -0.782    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.217    
                         clock uncertainty            0.164    -0.053    
    SLICE_X60Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.056    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns = ( 1.481 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.592     1.481    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X1Y132                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.722    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X2Y132         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.863    -0.757    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X2Y132                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.192    
                         clock uncertainty            0.164    -0.028    
    SLICE_X2Y132         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.081    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns = ( 1.445 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.556     1.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X61Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.685    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X58Y135        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.826    -0.794    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.229    
                         clock uncertainty            0.164    -0.065    
    SLICE_X58Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.044    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns = ( 1.447 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.558     1.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X65Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.688    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X66Y135        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.828    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X66Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.164    -0.062    
    SLICE_X66Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.448ns = ( 1.552 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.663     1.552    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X81Y160                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     1.693 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.802    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X80Y159        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.940    -0.679    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.115    
                         clock uncertainty            0.164     0.050    
    SLICE_X80Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.159    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns = ( 1.447 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.558     1.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X64Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.102     1.690    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X66Y134        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.827    -0.792    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X66Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.227    
                         clock uncertainty            0.164    -0.063    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.046    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns = ( 1.443 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.554     1.443    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X48Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE (Prop_fdre_C_Q)         0.141     1.584 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.103     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X46Y132        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X46Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.164    -0.068    
    SLICE_X46Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.041    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.645    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.123ns  (logic 0.379ns (9.193%)  route 3.744ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.159 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.386ns = ( 2.614 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.529     2.614    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X27Y161                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y161        FDRE (Prop_fdre_C_Q)         0.379     2.993 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.744     6.737    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X26Y161        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.412     7.159    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X26Y161                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.412    
                         clock uncertainty           -0.164     7.248    
    SLICE_X26Y161        FDRE (Setup_fdre_C_D)       -0.059     7.189    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.952ns  (logic 0.379ns (9.590%)  route 3.573ns (90.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 3.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.403ns = ( 2.597 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.512     2.597    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X41Y171                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y171        FDRE (Prop_fdre_C_Q)         0.379     2.976 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.573     6.549    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X40Y171        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.397     7.144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X40Y171                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.397    
                         clock uncertainty           -0.164     7.233    
    SLICE_X40Y171        FDRE (Setup_fdre_C_D)       -0.059     7.174    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.951ns  (logic 0.379ns (9.592%)  route 3.572ns (90.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 3.141 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.406ns = ( 2.594 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.509     2.594    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X49Y171                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.572     6.545    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X48Y171        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.394     7.141    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X48Y171                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.394    
                         clock uncertainty           -0.164     7.230    
    SLICE_X48Y171        FDRE (Setup_fdre_C_D)       -0.059     7.171    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.922ns  (logic 0.433ns (11.039%)  route 3.489ns (88.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 3.195 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.350ns = ( 2.650 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.565     2.650    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X74Y156                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.433     3.083 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.489     6.572    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X77Y156        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.448     7.195    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X77Y156                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.448    
                         clock uncertainty           -0.164     7.284    
    SLICE_X77Y156        FDRE (Setup_fdre_C_D)       -0.027     7.257    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.867ns  (logic 0.379ns (9.801%)  route 3.488ns (90.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 3.004 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 2.452 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.367     2.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X28Y143                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.379     2.831 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.488     6.319    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X29Y143        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.257     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X29Y143                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.257    
                         clock uncertainty           -0.164     7.093    
    SLICE_X29Y143        FDRE (Setup_fdre_C_D)       -0.059     7.034    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.852ns  (logic 0.379ns (9.840%)  route 3.473ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 3.144 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 2.596 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.511     2.596    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X40Y177                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y177        FDRE (Prop_fdre_C_Q)         0.379     2.975 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.473     6.448    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X40Y178        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.397     7.144    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X40Y178                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.397    
                         clock uncertainty           -0.164     7.233    
    SLICE_X40Y178        FDRE (Setup_fdre_C_D)       -0.059     7.174    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.844ns  (logic 0.379ns (9.859%)  route 3.465ns (90.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 3.156 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.388ns = ( 2.612 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.527     2.612    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X36Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.379     2.991 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.465     6.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X37Y159        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.409     7.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X37Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.409    
                         clock uncertainty           -0.164     7.245    
    SLICE_X37Y159        FDRE (Setup_fdre_C_D)       -0.039     7.206    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.832ns  (logic 0.379ns (9.891%)  route 3.453ns (90.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 2.989 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 2.434 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.349     2.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X29Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     2.813 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.453     6.266    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X28Y125        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.242     6.989    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X28Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.242    
                         clock uncertainty           -0.164     7.078    
    SLICE_X28Y125        FDRE (Setup_fdre_C_D)       -0.059     7.019    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.843ns  (logic 0.379ns (9.862%)  route 3.464ns (90.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 2.440 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.355     2.440    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X43Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.379     2.819 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.464     6.283    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X41Y135        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.248     6.995    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X41Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.248    
                         clock uncertainty           -0.164     7.084    
    SLICE_X41Y135        FDRE (Setup_fdre_C_D)       -0.042     7.042    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.811ns  (logic 0.379ns (9.945%)  route 3.432ns (90.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.360     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X37Y138                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.379     2.824 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.432     6.256    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X36Y138        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.252     6.999    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X36Y138                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.252    
                         clock uncertainty           -0.164     7.088    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.059     7.029    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.628ns  (logic 0.141ns (8.658%)  route 1.487ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 2.454 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.565     2.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X32Y146                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y146        FDRE (Prop_fdre_C_Q)         0.141     2.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.487     4.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X31Y146        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836     3.216    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X31Y146                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.781    
                         clock uncertainty            0.164     3.945    
    SLICE_X31Y146        FDRE (Hold_fdre_C_D)         0.075     4.020    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.020    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.627ns  (logic 0.141ns (8.664%)  route 1.486ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.463ns = ( 2.537 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.648     2.537    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X32Y154                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y154        FDRE (Prop_fdre_C_Q)         0.141     2.678 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.486     4.165    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X31Y154        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.922     3.303    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X31Y154                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.867    
                         clock uncertainty            0.164     4.032    
    SLICE_X31Y154        FDRE (Hold_fdre_C_D)         0.070     4.102    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.633ns  (logic 0.141ns (8.632%)  route 1.492ns (91.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns = ( 2.528 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.639     2.528    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X40Y166                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDRE (Prop_fdre_C_Q)         0.141     2.669 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.492     4.162    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X39Y166        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.913     3.294    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X39Y166                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.858    
                         clock uncertainty            0.164     4.023    
    SLICE_X39Y166        FDRE (Hold_fdre_C_D)         0.066     4.089    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.621ns  (logic 0.141ns (8.698%)  route 1.480ns (91.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns = ( 2.437 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.548     2.437    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X52Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.141     2.578 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.480     4.058    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X53Y121        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816     3.196    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X53Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.761    
                         clock uncertainty            0.164     3.925    
    SLICE_X53Y121        FDRE (Hold_fdre_C_D)         0.058     3.983    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.983    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.633ns  (logic 0.141ns (8.634%)  route 1.492ns (91.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.551ns = ( 2.449 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.560     2.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X48Y144                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_fdre_C_Q)         0.141     2.590 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.492     4.082    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X47Y144        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.831     3.211    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X47Y144                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.776    
                         clock uncertainty            0.164     3.940    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.066     4.006    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.542%)  route 1.510ns (91.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns = ( 2.441 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.552     2.441    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X33Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.141     2.582 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.510     4.091    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X35Y124        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.818     3.199    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X35Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.764    
                         clock uncertainty            0.164     3.928    
    SLICE_X35Y124        FDRE (Hold_fdre_C_D)         0.076     4.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.004    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.647ns  (logic 0.141ns (8.562%)  route 1.506ns (91.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns = ( 2.532 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.643     2.532    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X63Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDRE (Prop_fdre_C_Q)         0.141     2.673 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.506     4.179    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X64Y159        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.919     3.300    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X64Y159                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.864    
                         clock uncertainty            0.164     4.029    
    SLICE_X64Y159        FDRE (Hold_fdre_C_D)         0.061     4.090    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.646ns  (logic 0.141ns (8.567%)  route 1.505ns (91.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.559     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X47Y141                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y141        FDRE (Prop_fdre_C_Q)         0.141     2.589 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.505     4.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X47Y139        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.828     3.209    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X47Y139                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.774    
                         clock uncertainty            0.164     3.938    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.066     4.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.004    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.633ns  (logic 0.141ns (8.633%)  route 1.492ns (91.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.559ns = ( 2.441 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.552     2.441    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X52Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.141     2.582 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.492     4.074    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X53Y132        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.820     3.200    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X53Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.765    
                         clock uncertainty            0.164     3.929    
    SLICE_X53Y132        FDRE (Hold_fdre_C_D)         0.047     3.976    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.976    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.636ns  (logic 0.141ns (8.619%)  route 1.495ns (91.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns = ( 2.435 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.546     2.435    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X55Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.141     2.576 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.495     4.071    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X57Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.813     3.194    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X57Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.759    
                         clock uncertainty            0.164     3.923    
    SLICE_X57Y123        FDRE (Hold_fdre_C_D)         0.047     3.970    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.141ns  (logic 0.379ns (33.227%)  route 0.762ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 2.986 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 0.434 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.349     0.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X59Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.379     0.813 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.762     1.575    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X60Y133        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.239     2.986    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X60Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.239    
                         clock uncertainty           -0.164     3.075    
    SLICE_X60Y133        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.025    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.127ns  (logic 0.379ns (33.626%)  route 0.748ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 2.980 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.423 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.338     0.423    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X59Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.379     0.802 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.748     1.550    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y128        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.233     2.980    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.233    
                         clock uncertainty           -0.164     3.069    
    SLICE_X58Y128        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.019    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.089ns  (logic 0.433ns (39.758%)  route 0.656ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 3.196 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 0.648 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.563     0.648    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X80Y161                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433     1.081 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.656     1.737    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X78Y155        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.449     3.196    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X78Y155                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.449    
                         clock uncertainty           -0.164     3.285    
    SLICE_X78Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.235    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.235    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.084ns  (logic 0.379ns (34.950%)  route 0.705ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 2.987 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.561ns = ( 0.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.354     0.439    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X59Y141                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.379     0.818 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.705     1.523    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y135        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.240     2.987    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.240    
                         clock uncertainty           -0.164     3.076    
    SLICE_X58Y135        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.026    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.026    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.047ns  (logic 0.379ns (36.209%)  route 0.668ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 2.987 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 0.434 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.349     0.434    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X59Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.379     0.813 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.668     1.481    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X60Y135        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.240     2.987    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X60Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.240    
                         clock uncertainty           -0.164     3.076    
    SLICE_X60Y135        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.026    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.026    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.041ns  (logic 0.379ns (36.394%)  route 0.662ns (63.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 2.980 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 0.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.344     0.429    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X61Y119                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.379     0.808 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.662     1.470    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X60Y121        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.233     2.980    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X60Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.233    
                         clock uncertainty           -0.164     3.069    
    SLICE_X60Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.019    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.037ns  (logic 0.433ns (41.770%)  route 0.604ns (58.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 3.196 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 0.648 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.563     0.648    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X80Y161                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_fdre_C_Q)         0.433     1.081 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.604     1.684    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X80Y156        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.449     3.196    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y156                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.449    
                         clock uncertainty           -0.164     3.285    
    SLICE_X80Y156        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.235    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.235    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.896ns  (logic 0.348ns (38.851%)  route 0.548ns (61.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 2.978 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 0.423 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.338     0.423    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X59Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.348     0.771 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.548     1.319    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X58Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.231     2.978    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X58Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.231    
                         clock uncertainty           -0.164     3.067    
    SLICE_X58Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.184     2.883    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.883    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.852ns  (logic 0.348ns (40.837%)  route 0.504ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 2.982 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 0.427 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.342     0.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X55Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.348     0.775 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.504     1.279    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X54Y132        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.235     2.982    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X54Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.235    
                         clock uncertainty           -0.164     3.071    
    SLICE_X54Y132        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.187     2.884    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.852ns  (logic 0.348ns (40.864%)  route 0.504ns (59.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 2.982 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 0.427 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.342     0.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X55Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.348     0.775 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.504     1.279    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X56Y130        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.235     2.982    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X56Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.235    
                         clock uncertainty           -0.164     3.071    
    SLICE_X56Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.184     2.887    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  1.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.479ns = ( 0.521 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.632     0.521    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X61Y172                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.141     0.662 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.762    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X58Y172        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.904    -0.715    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X58Y172                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.151    
                         clock uncertainty            0.164     0.014    
    SLICE_X58Y172        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.116    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns = ( 0.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.550     0.439    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X49Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.141     0.580 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.679    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X46Y128        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.818    -0.801    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X46Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.236    
                         clock uncertainty            0.164    -0.072    
    SLICE_X46Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.030    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns = ( 0.453 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.564     0.453    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X40Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.697    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X38Y85         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X38Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.164    -0.056    
    SLICE_X38Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns = ( 0.528 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.639     0.528    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X59Y162                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_fdre_C_Q)         0.141     0.669 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.778    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X58Y161        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.915    -0.704    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X58Y161                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.140    
                         clock uncertainty            0.164     0.025    
    SLICE_X58Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.127    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.548ns = ( 0.452 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.563     0.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X32Y80                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     0.593 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.696    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X30Y80         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.832    -0.788    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y80                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.223    
                         clock uncertainty            0.164    -0.059    
    SLICE_X30Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.043    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.561ns = ( 0.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.550     0.439    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X44Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.141     0.580 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.683    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X42Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.817    -0.803    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X42Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.238    
                         clock uncertainty            0.164    -0.074    
    SLICE_X42Y126        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.028    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns = ( 0.437 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.548     0.437    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X59Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141     0.578 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.686    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y122        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.817    -0.802    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.237    
                         clock uncertainty            0.164    -0.073    
    SLICE_X58Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.029    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.446ns = ( 0.554 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.665     0.554    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X75Y155                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.114     0.809    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X74Y155        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.940    -0.679    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X74Y155                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.115    
                         clock uncertainty            0.164     0.050    
    SLICE_X74Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.152    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.445 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.556     0.445    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X59Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.141     0.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.694    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X58Y134        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.825    -0.795    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X58Y134                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.230    
                         clock uncertainty            0.164    -0.066    
    SLICE_X58Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.036    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns = ( 0.449 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.560     0.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X63Y138                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141     0.590 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.698    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X62Y137        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.828    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X62Y137                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.164    -0.062    
    SLICE_X62Y137        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.040    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.484ns (10.878%)  route 3.965ns (89.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.317     3.966    Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X65Y116        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X65Y116                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.392    
                         clock uncertainty           -0.047     7.345    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.014    Scaler_0/SINGLE_SCALER_GENERATE[1].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.484ns (10.878%)  route 3.965ns (89.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.317     3.966    Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X65Y116        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X65Y116                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.392    
                         clock uncertainty           -0.047     7.345    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.014    Scaler_0/SINGLE_SCALER_GENERATE[48].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.484ns (10.878%)  route 3.965ns (89.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.317     3.966    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X65Y116        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.242     6.989    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X65Y116                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.392    
                         clock uncertainty           -0.047     7.345    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.331     7.014    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.484ns (10.949%)  route 3.936ns (89.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.288     3.937    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X64Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.241     6.988    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X64Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.391    
                         clock uncertainty           -0.047     7.344    
    SLICE_X64Y117        FDCE (Recov_fdce_C_CLR)     -0.331     7.013    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.484ns (10.949%)  route 3.936ns (89.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.288     3.937    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X64Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.241     6.988    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X64Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.403     7.391    
                         clock uncertainty           -0.047     7.344    
    SLICE_X64Y117        FDCE (Recov_fdce_C_CLR)     -0.331     7.013    Scaler_0/SINGLE_SCALER_GENERATE[5].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.484ns (10.949%)  route 3.936ns (89.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 6.988 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.288     3.937    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X64Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.241     6.988    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X64Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.403     7.391    
                         clock uncertainty           -0.047     7.344    
    SLICE_X64Y117        FDCE (Recov_fdce_C_CLR)     -0.331     7.013    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.484ns (11.550%)  route 3.706ns (88.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 6.985 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.058     3.708    Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X43Y123        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.238     6.985    Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X43Y123                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.329    
                         clock uncertainty           -0.047     7.282    
    SLICE_X43Y123        FDCE (Recov_fdce_C_CLR)     -0.331     6.951    Scaler_0/SINGLE_SCALER_GENERATE[65].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.484ns (11.591%)  route 3.692ns (88.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.043     3.693    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X48Y105        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X48Y105                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.339    
                         clock uncertainty           -0.047     7.292    
    SLICE_X48Y105        FDCE (Recov_fdce_C_CLR)     -0.331     6.961    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.484ns (11.591%)  route 3.692ns (88.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.043     3.693    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X48Y105        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X48Y105                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.344     7.339    
                         clock uncertainty           -0.047     7.292    
    SLICE_X48Y105        FDCE (Recov_fdce_C_CLR)     -0.331     6.961    Scaler_0/SINGLE_SCALER_GENERATE[19].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.484ns (11.591%)  route 3.692ns (88.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.432    -0.483    Scaler_0/SCALER_CLK
    SLICE_X77Y102                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.379    -0.104 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.648     0.544    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.105     0.649 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        3.043     3.693    Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X48Y105        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       1.248     6.995    Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X48Y105                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.339    
                         clock uncertainty           -0.047     7.292    
    SLICE_X48Y105        FDCE (Recov_fdce_C_CLR)     -0.331     6.961    Scaler_0/SINGLE_SCALER_GENERATE[28].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  3.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.131%)  route 0.375ns (66.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.291     0.041    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X75Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.863    -0.756    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X75Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.252    -0.504    
    SLICE_X75Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.131%)  route 0.375ns (66.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.291     0.041    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X75Y106        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.863    -0.756    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X75Y106                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.252    -0.504    
    SLICE_X75Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    Scaler_0/SINGLE_SCALER_GENERATE[16].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.367%)  route 0.577ns (75.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.492     0.243    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X71Y101        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.835    -0.785    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X71Y101                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.275    -0.510    
    SLICE_X71Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.367%)  route 0.577ns (75.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.492     0.243    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X71Y101        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.835    -0.785    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X71Y101                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.275    -0.510    
    SLICE_X71Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    Scaler_0/SINGLE_SCALER_GENERATE[21].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[0].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[2].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[4].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.552%)  route 0.604ns (76.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.591    -0.520    Scaler_0/SCALER_CLK
    SLICE_X75Y103                                                     r  Scaler_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  Scaler_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=13, routed)          0.085    -0.294    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[1]
    SLICE_X74Y103        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        0.519     0.270    Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X73Y122        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=19918, routed)       0.848    -0.772    Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X73Y122                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.275    -0.497    
    SLICE_X73Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    Scaler_0/SINGLE_SCALER_GENERATE[61].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       29.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.082ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 0.379ns (3.695%)  route 9.877ns (96.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.877    10.596    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y88         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y88                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X65Y88         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 29.082    

Slack (MET) :             29.082ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 0.379ns (3.695%)  route 9.877ns (96.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.877    10.596    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y88         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y88                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X65Y88         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 29.082    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_10/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.379ns (3.783%)  route 9.640ns (96.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.640    10.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_10/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.379ns (3.783%)  route 9.640ns (96.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.640    10.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_4/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_6/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.379ns (3.783%)  route 9.640ns (96.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.640    10.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_6/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_7/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 0.379ns (3.783%)  route 9.640ns (96.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.640    10.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_7/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.379ns (3.784%)  route 9.636ns (96.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.636    10.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X65Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.379ns (3.784%)  route 9.636ns (96.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.636    10.355    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X65Y87         FDCE (Recov_fdce_C_CLR)     -0.331    39.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.528ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 0.379ns (3.835%)  route 9.504ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.319ns = ( 39.681 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.504    10.223    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X66Y87         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.263    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X66Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10/C
                         clock pessimism              0.373    40.055    
                         clock uncertainty           -0.046    40.009    
    SLICE_X66Y87         FDCE (Recov_fdce_C_CLR)     -0.258    39.751    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         39.751    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 29.528    

Slack (MET) :             29.601ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_5/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.379ns (3.877%)  route 9.396ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 39.680 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.548     0.340    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.379     0.719 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         9.396    10.115    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X66Y86         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        1.262    39.680    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X66Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_5/C
                         clock pessimism              0.373    40.054    
                         clock uncertainty           -0.046    40.008    
    SLICE_X66Y86         FDCE (Recov_fdce_C_CLR)     -0.292    39.716    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/bank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         39.716    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                 29.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenEnb/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.282%)  route 0.201ns (58.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.201     0.109    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X80Y176        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenEnb/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.926    -0.440    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X80Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenEnb/C
                         clock pessimism              0.242    -0.197    
    SLICE_X80Y176        FDCE (Remov_fdce_C_CLR)     -0.067    -0.264    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenEnb
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.351%)  route 0.192ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.192     0.101    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X77Y176        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.925    -0.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X77Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_1/C
                         clock pessimism              0.242    -0.198    
    SLICE_X77Y176        FDCE (Remov_fdce_C_CLR)     -0.092    -0.290    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_1
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_3/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.351%)  route 0.192ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.192     0.101    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X77Y176        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.925    -0.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X77Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_3/C
                         clock pessimism              0.242    -0.198    
    SLICE_X77Y176        FDCE (Remov_fdce_C_CLR)     -0.092    -0.290    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data_3
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenTim_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.916%)  route 0.275ns (66.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.275     0.183    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X81Y174        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenTim_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.925    -0.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X81Y174                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenTim_1/C
                         clock pessimism              0.242    -0.198    
    SLICE_X81Y174        FDCE (Remov_fdce_C_CLR)     -0.092    -0.290    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/arpGenTim_1
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.443%)  route 0.355ns (71.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.355     0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y175        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.924    -0.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y175                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_0/C
                         clock pessimism              0.242    -0.199    
    SLICE_X73Y175        FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_0
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.443%)  route 0.355ns (71.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.355     0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y175        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.924    -0.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y175                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3/C
                         clock pessimism              0.242    -0.199    
    SLICE_X73Y175        FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_3
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.443%)  route 0.355ns (71.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.355     0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X73Y175        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.924    -0.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y175                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_6/C
                         clock pessimism              0.242    -0.199    
    SLICE_X73Y175        FDCE (Remov_fdce_C_CLR)     -0.092    -0.291    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX31Data_6
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/startTcpRst/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.230%)  route 0.358ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.358     0.267    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X72Y175        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/startTcpRst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.924    -0.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y175                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/startTcpRst/C
                         clock pessimism              0.242    -0.199    
    SLICE_X72Y175        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.294    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/startTcpRst
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/tcpRst/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.230%)  route 0.358ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.358     0.267    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X72Y175        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/tcpRst/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.924    -0.442    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X72Y175                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/tcpRst/C
                         clock pessimism              0.242    -0.199    
    SLICE_X72Y175        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.294    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/tcpRst
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.832%)  route 0.366ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.653    -0.232    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X79Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDPE (Prop_fdpe_C_Q)         0.141    -0.091 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.366     0.274    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X75Y176        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4850, routed)        0.925    -0.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X75Y176                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_0/C
                         clock pessimism              0.242    -0.198    
    SLICE_X75Y176        FDCE (Remov_fdce_C_CLR)     -0.092    -0.290    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data_0
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.565    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.484ns (42.815%)  route 0.646ns (57.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 1.072 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.436    -0.479    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X79Y100                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.100 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.344     0.244    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X79Y101        LUT3 (Prop_lut3_I1_O)        0.105     0.349 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.302     0.651    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X79Y101        FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.325     1.072    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X79Y101                                                     r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.421     1.493    
                         clock uncertainty           -0.043     1.450    
    SLICE_X79Y101        FDCE (Recov_fdce_C_CLR)     -0.331     1.119    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.484ns (42.815%)  route 0.646ns (57.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 1.072 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.436    -0.479    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X79Y100                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.100 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.344     0.244    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X79Y101        LUT3 (Prop_lut3_I1_O)        0.105     0.349 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.302     0.651    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X79Y101        FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          1.325     1.072    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X79Y101                                                     r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.421     1.493    
                         clock uncertainty           -0.043     1.450    
    SLICE_X79Y101        FDCE (Recov_fdce_C_CLR)     -0.331     1.119    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.582%)  route 0.221ns (51.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.595    -0.516    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X78Y101                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.094    -0.258    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.045    -0.213 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.127    -0.086    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X79Y101        FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.866    -0.753    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X79Y101                                                     r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.250    -0.503    
    SLICE_X79Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.582%)  route 0.221ns (51.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.595    -0.516    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X78Y101                                                     r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.094    -0.258    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.045    -0.213 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.127    -0.086    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X79Y101        FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=91, routed)          0.866    -0.753    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X79Y101                                                     r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.250    -0.503    
    SLICE_X79Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.509    





