

================================================================
== Vitis HLS Report for 'fxp_sqrt_89_34_177_67_s'
================================================================
* Date:           Mon Jun 26 15:21:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  9.679 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  9.100 us|  9.100 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |       89|       89|         1|          1|          4|    89|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%Q_V_2 = alloca i32 1"   --->   Operation 4 'alloca' 'Q_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_V = alloca i32 1"   --->   Operation 6 'alloca' 'A_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1"   --->   Operation 7 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_val_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %in_val_V_read" [src/headers/fxp_sqrt.h:63]   --->   Operation 8 'read' 'in_val_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln449 = zext i177 %in_val_V_read_1"   --->   Operation 9 'zext' 'zext_ln449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln85 = store i7 0, i7 %i_04" [src/headers/fxp_sqrt.h:85]   --->   Operation 10 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln85 = store i176 0, i176 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 11 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln85 = store i178 %zext_ln449, i178 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 12 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln85 = store i89 0, i89 %Q_V_2" [src/headers/fxp_sqrt.h:85]   --->   Operation 13 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [src/headers/fxp_sqrt.h:85]   --->   Operation 14 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.67>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i7 %i_04" [src/headers/fxp_sqrt.h:85]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln85 = icmp_eq  i7 %i, i7 89" [src/headers/fxp_sqrt.h:85]   --->   Operation 16 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i_13 = add i7 %i, i7 1" [src/headers/fxp_sqrt.h:85]   --->   Operation 18 'add' 'i_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.split_ifconv, void %for.end" [src/headers/fxp_sqrt.h:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%Q_V_2_load = load i89 %Q_V_2"   --->   Operation 20 'load' 'Q_V_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load = load i178 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_V_load = load i176 %A_V"   --->   Operation 22 'load' 'A_V_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_24" [src/headers/fxp_sqrt.h:86]   --->   Operation 23 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31"   --->   Operation 24 'specloopname' 'specloopname_ln1016' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp2 = partselect i2 @_ssdm_op_PartSelect.i2.i178.i32.i32, i178 %p_Val2_load, i32 176, i32 177"   --->   Operation 25 'partselect' 'tmp2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i178 @_ssdm_op_BitConcatenate.i178.i176.i2, i176 %A_V_load, i2 %tmp2"   --->   Operation 26 'bitconcatenate' 'p_Result_29' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%X_V = shl i178 %p_Val2_load, i178 2"   --->   Operation 27 'shl' 'X_V' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i89 %Q_V_2_load"   --->   Operation 28 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_op_assign = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln312, i2 1"   --->   Operation 29 'bitconcatenate' 'i_op_assign' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i64 %i_op_assign"   --->   Operation 30 'zext' 'zext_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (6.81ns)   --->   "%T_V = sub i178 %p_Result_29, i178 %zext_ln75"   --->   Operation 31 'sub' 'T_V' <Predicate = (!icmp_ln85)> <Delay = 6.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%trunc_ln1027 = trunc i89 %Q_V_2_load"   --->   Operation 32 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%Q_V_3 = shl i89 %Q_V_2_load, i89 1"   --->   Operation 33 'shl' 'Q_V_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %T_V, i32 177"   --->   Operation 34 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%p_Result_30 = bitconcatenate i89 @_ssdm_op_BitConcatenate.i89.i88.i1, i88 %trunc_ln1027, i1 1"   --->   Operation 35 'bitconcatenate' 'p_Result_30' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.05ns) (out node of the LUT)   --->   "%Q_V_1 = select i1 %p_Result_s, i89 %Q_V_3, i89 %p_Result_30"   --->   Operation 36 'select' 'Q_V_1' <Predicate = (!icmp_ln85)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i176 %A_V_load"   --->   Operation 37 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i174.i2, i174 %trunc_ln642, i2 %tmp2"   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln642_1 = trunc i178 %T_V"   --->   Operation 39 'trunc' 'trunc_ln642_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.27ns)   --->   "%A_V_3 = select i1 %p_Result_s, i176 %tmp_s, i176 %trunc_ln642_1"   --->   Operation 40 'select' 'A_V_3' <Predicate = (!icmp_ln85)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i7 %i_13, i7 %i_04" [src/headers/fxp_sqrt.h:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln85 = store i176 %A_V_3, i176 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln85 = store i178 %X_V, i178 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln85 = store i89 %Q_V_1, i89 %Q_V_2" [src/headers/fxp_sqrt.h:85]   --->   Operation 44 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [src/headers/fxp_sqrt.h:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%Q_V_2_load_1 = load i89 %Q_V_2" [src/headers/fxp_sqrt.h:120]   --->   Operation 46 'load' 'Q_V_2_load_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln120 = ret i89 %Q_V_2_load_1" [src/headers/fxp_sqrt.h:120]   --->   Operation 47 'ret' 'ret_ln120' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Q_V_2                 (alloca           ) [ 011]
p_Val2_s              (alloca           ) [ 011]
A_V                   (alloca           ) [ 011]
i_04                  (alloca           ) [ 011]
in_val_V_read_1       (read             ) [ 000]
zext_ln449            (zext             ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
br_ln85               (br               ) [ 000]
i                     (load             ) [ 000]
icmp_ln85             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
i_13                  (add              ) [ 000]
br_ln85               (br               ) [ 000]
Q_V_2_load            (load             ) [ 000]
p_Val2_load           (load             ) [ 000]
A_V_load              (load             ) [ 000]
specpipeline_ln86     (specpipeline     ) [ 000]
specloopname_ln1016   (specloopname     ) [ 000]
tmp2                  (partselect       ) [ 000]
p_Result_29           (bitconcatenate   ) [ 000]
X_V                   (shl              ) [ 000]
trunc_ln312           (trunc            ) [ 000]
i_op_assign           (bitconcatenate   ) [ 000]
zext_ln75             (zext             ) [ 000]
T_V                   (sub              ) [ 000]
trunc_ln1027          (trunc            ) [ 000]
Q_V_3                 (shl              ) [ 000]
p_Result_s            (bitselect        ) [ 000]
p_Result_30           (bitconcatenate   ) [ 000]
Q_V_1                 (select           ) [ 000]
trunc_ln642           (trunc            ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
trunc_ln642_1         (trunc            ) [ 000]
A_V_3                 (select           ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
store_ln85            (store            ) [ 000]
br_ln85               (br               ) [ 000]
Q_V_2_load_1          (load             ) [ 000]
ret_ln120             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i177"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i178.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i178.i176.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i178.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i89.i88.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i174.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="Q_V_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_V_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_Val2_s_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="A_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_04_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_04/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_val_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="177" slack="0"/>
<pin id="74" dir="0" index="1" bw="177" slack="0"/>
<pin id="75" dir="1" index="2" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_val_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln449_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="177" slack="0"/>
<pin id="80" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln449/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln85_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln85_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="176" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln85_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="177" slack="0"/>
<pin id="94" dir="0" index="1" bw="178" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln85_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="89" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="1"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln85_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_13_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="Q_V_2_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="89" slack="1"/>
<pin id="119" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_V_2_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Val2_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="178" slack="1"/>
<pin id="122" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="A_V_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="176" slack="1"/>
<pin id="125" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="178" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="0" index="3" bw="9" slack="0"/>
<pin id="131" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Result_29_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="178" slack="0"/>
<pin id="138" dir="0" index="1" bw="176" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="X_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="178" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="X_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln312_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="89" slack="0"/>
<pin id="152" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln312/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_op_assign_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="62" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln75_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="T_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="178" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="T_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln1027_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="89" slack="0"/>
<pin id="174" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Q_V_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="89" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="Q_V_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="178" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_30_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="89" slack="0"/>
<pin id="192" dir="0" index="1" bw="88" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Q_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="89" slack="0"/>
<pin id="201" dir="0" index="2" bw="89" slack="0"/>
<pin id="202" dir="1" index="3" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Q_V_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln642_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="176" slack="0"/>
<pin id="208" dir="1" index="1" bw="174" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="176" slack="0"/>
<pin id="212" dir="0" index="1" bw="174" slack="0"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln642_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="178" slack="0"/>
<pin id="220" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="A_V_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="176" slack="0"/>
<pin id="225" dir="0" index="2" bw="176" slack="0"/>
<pin id="226" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_V_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln85_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln85_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="176" slack="0"/>
<pin id="237" dir="0" index="1" bw="176" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln85_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="178" slack="0"/>
<pin id="242" dir="0" index="1" bw="178" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln85_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="89" slack="0"/>
<pin id="247" dir="0" index="1" bw="89" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Q_V_2_load_1_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="89" slack="1"/>
<pin id="252" dir="1" index="1" bw="89" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_V_2_load_1/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="Q_V_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="89" slack="0"/>
<pin id="255" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opset="Q_V_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_Val2_s_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="178" slack="0"/>
<pin id="263" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="268" class="1005" name="A_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="176" slack="0"/>
<pin id="270" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opset="A_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_04_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_04 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="123" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="126" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="120" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="117" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="136" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="117" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="117" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="166" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="172" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="182" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="176" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="190" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="123" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="126" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="166" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="182" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="210" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="111" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="222" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="144" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="198" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="60" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="271"><net_src comp="64" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="278"><net_src comp="68" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fxp_sqrt<89, 34, 177, 67> : in_val_V_read | {1 }
  - Chain level:
	State 1
		store_ln85 : 1
		store_ln85 : 1
		store_ln85 : 1
		store_ln85 : 1
	State 2
		icmp_ln85 : 1
		i_13 : 1
		br_ln85 : 2
		tmp2 : 1
		p_Result_29 : 2
		X_V : 1
		trunc_ln312 : 1
		i_op_assign : 2
		zext_ln75 : 3
		T_V : 4
		trunc_ln1027 : 1
		Q_V_3 : 1
		p_Result_s : 5
		p_Result_30 : 2
		Q_V_1 : 6
		trunc_ln642 : 1
		tmp_s : 2
		trunc_ln642_1 : 5
		A_V_3 : 6
		store_ln85 : 2
		store_ln85 : 7
		store_ln85 : 1
		store_ln85 : 7
		ret_ln120 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |        Q_V_1_fu_198        |    0    |    89   |
|          |        A_V_3_fu_222        |    0    |   176   |
|----------|----------------------------|---------|---------|
|    sub   |         T_V_fu_166         |    0    |   185   |
|----------|----------------------------|---------|---------|
|    add   |         i_13_fu_111        |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln85_fu_105      |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   | in_val_V_read_1_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln449_fu_78      |    0    |    0    |
|          |      zext_ln75_fu_162      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp2_fu_126        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     p_Result_29_fu_136     |    0    |    0    |
|bitconcatenate|     i_op_assign_fu_154     |    0    |    0    |
|          |     p_Result_30_fu_190     |    0    |    0    |
|          |        tmp_s_fu_210        |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |         X_V_fu_144         |    0    |    0    |
|          |        Q_V_3_fu_176        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln312_fu_150     |    0    |    0    |
|   trunc  |     trunc_ln1027_fu_172    |    0    |    0    |
|          |     trunc_ln642_fu_206     |    0    |    0    |
|          |    trunc_ln642_1_fu_218    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_182     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   474   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   A_V_reg_268  |   176  |
|  Q_V_2_reg_253 |   89   |
|  i_04_reg_275  |    7   |
|p_Val2_s_reg_261|   178  |
+----------------+--------+
|      Total     |   450  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   474  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   450  |    -   |
+-----------+--------+--------+
|   Total   |   450  |   474  |
+-----------+--------+--------+
