$date
	Tue Jul 12 21:52:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! led [7:0] $end
$var reg 1 " button1 $end
$var reg 1 # button2 $end
$var reg 1 $ button3 $end
$var reg 1 % button4 $end
$var reg 1 & clock $end
$var reg 1 ' mode $end
$var reg 1 ( reset $end
$scope module vm $end
$var wire 1 ) anyvote $end
$var wire 1 * button1 $end
$var wire 1 + button2 $end
$var wire 1 , button3 $end
$var wire 1 - button4 $end
$var wire 8 . cand1_vote [7:0] $end
$var wire 8 / cand2_vote [7:0] $end
$var wire 8 0 cand3_vote [7:0] $end
$var wire 8 1 cand4_vote [7:0] $end
$var wire 1 2 clock $end
$var wire 8 3 led [7:0] $end
$var wire 1 4 mode $end
$var wire 1 5 reset $end
$var wire 1 6 valid_vote_1 $end
$var wire 1 7 valid_vote_2 $end
$var wire 1 8 valid_vote_3 $end
$var wire 1 9 valid_vote_4 $end
$scope module bc1 $end
$var wire 1 * button $end
$var wire 1 2 clock $end
$var wire 1 5 reset $end
$var reg 4 : counter [3:0] $end
$var reg 1 ; valid_vote $end
$upscope $end
$scope module bc2 $end
$var wire 1 + button $end
$var wire 1 2 clock $end
$var wire 1 5 reset $end
$var reg 4 < counter [3:0] $end
$var reg 1 = valid_vote $end
$upscope $end
$scope module bc3 $end
$var wire 1 , button $end
$var wire 1 2 clock $end
$var wire 1 5 reset $end
$var reg 4 > counter [3:0] $end
$var reg 1 ? valid_vote $end
$upscope $end
$scope module bc4 $end
$var wire 1 - button $end
$var wire 1 2 clock $end
$var wire 1 5 reset $end
$var reg 4 @ counter [3:0] $end
$var reg 1 A valid_vote $end
$upscope $end
$scope module vl $end
$var wire 1 6 cand1_valid_vote $end
$var wire 1 7 cand2_valid_vote $end
$var wire 1 8 cand3_valid_vote $end
$var wire 1 9 cand4_valid_vote $end
$var wire 1 2 clock $end
$var wire 1 4 mode $end
$var wire 1 5 reset $end
$var reg 8 B cand1_vote_recieved [7:0] $end
$var reg 8 C cand2_vote_recieved [7:0] $end
$var reg 8 D cand3_vote_recieved [7:0] $end
$var reg 8 E cand4_vote_recieved [7:0] $end
$upscope $end
$scope module LC $end
$var wire 1 6 cand1_button_press $end
$var wire 8 F cand1_vote [7:0] $end
$var wire 1 7 cand2_button_press $end
$var wire 8 G cand2_vote [7:0] $end
$var wire 1 8 cand3_button_press $end
$var wire 8 H cand3_vote [7:0] $end
$var wire 1 9 cand4_button_press $end
$var wire 8 I cand4_vote [7:0] $end
$var wire 1 2 clock $end
$var wire 1 4 mode $end
$var wire 1 5 reset $end
$var wire 1 ) valid_vote $end
$var reg 8 J leds [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
xA
bx @
x?
bx >
x=
bx <
x;
bx :
x9
x8
x7
x6
15
04
bx 3
02
bx 1
bx 0
bx /
bx .
0-
0,
0+
0*
x)
1(
0'
0&
0%
0$
0#
0"
bx !
$end
#5000
0)
b0 :
0;
06
b0 <
0=
07
b0 >
0?
08
b0 @
0A
09
b0 E
b0 1
b0 I
b0 D
b0 0
b0 H
b0 C
b0 /
b0 G
b0 B
b0 .
b0 F
b0 J
b0 !
b0 3
1&
12
#10000
0&
02
1"
1*
0(
05
#15000
b1 :
1&
12
#20000
0&
02
#25000
b10 :
1&
12
#30000
0&
02
#35000
b11 :
1&
12
#40000
0&
02
#45000
b100 :
1&
12
#50000
0&
02
#55000
b101 :
1&
12
#60000
0&
02
#65000
b110 :
1&
12
#70000
0&
02
#75000
b111 :
1&
12
#80000
0&
02
#85000
b1000 :
1&
12
#90000
0&
02
#95000
b1001 :
1&
12
#100000
0&
02
#105000
b1010 :
1&
12
#110000
0&
02
#115000
1)
1;
16
b1011 :
1&
12
#120000
0&
02
#125000
b0 :
b1 B
b1 .
b1 F
b11111111 J
b11111111 !
b11111111 3
0)
0;
06
1&
12
#130000
0&
02
#135000
b0 J
b0 !
b0 3
b1 :
1&
12
#140000
0&
02
#145000
b10 :
1&
12
#150000
0&
02
#155000
b11 :
1&
12
#160000
0&
02
0"
0*
#165000
b0 :
1&
12
#170000
0&
02
1"
1*
#175000
b1 :
1&
12
#180000
0&
02
#185000
b10 :
1&
12
#190000
0&
02
#195000
b11 :
1&
12
#200000
0&
02
#205000
b100 :
1&
12
#210000
0&
02
#215000
b101 :
1&
12
#220000
0&
02
#225000
b110 :
1&
12
#230000
0&
02
#235000
b111 :
1&
12
#240000
0&
02
#245000
b1000 :
1&
12
#250000
0&
02
#255000
b1001 :
1&
12
#260000
0&
02
#265000
b1010 :
1&
12
#270000
0&
02
#275000
1)
1;
16
b1011 :
1&
12
#280000
0&
02
#285000
b0 :
b10 B
b10 .
b10 F
b11111111 J
b11111111 !
b11111111 3
0)
0;
06
1&
12
#290000
0&
02
#295000
b0 J
b0 !
b0 3
b1 :
1&
12
#300000
0&
02
#305000
b10 :
1&
12
#310000
0&
02
#315000
b11 :
1&
12
#320000
0&
02
0"
0*
#325000
b0 :
1&
12
#330000
0&
02
1"
1*
#335000
b1 :
1&
12
#340000
0&
02
#345000
b10 :
1&
12
#350000
0&
02
#355000
b11 :
1&
12
#360000
0&
02
#365000
b100 :
1&
12
#370000
0&
02
#375000
b101 :
1&
12
#380000
0&
02
#385000
b110 :
1&
12
#390000
0&
02
#395000
b111 :
1&
12
#400000
0&
02
#405000
b1000 :
1&
12
#410000
0&
02
#415000
b1001 :
1&
12
#420000
0&
02
#425000
b1010 :
1&
12
#430000
0&
02
#435000
1)
1;
16
b1011 :
1&
12
#440000
0&
02
#445000
b0 :
b11 B
b11 .
b11 F
b11111111 J
b11111111 !
b11111111 3
0)
0;
06
1&
12
#450000
0&
02
#455000
b0 J
b0 !
b0 3
b1 :
1&
12
#460000
0&
02
#465000
b10 :
1&
12
#470000
0&
02
#475000
b11 :
1&
12
#480000
0&
02
0"
0*
#485000
b0 :
1&
12
#490000
0&
02
1"
1*
1'
14
#495000
b1 :
1&
12
#500000
0&
02
#505000
b10 :
1&
12
#510000
0&
02
#515000
b11 :
1&
12
#520000
0&
02
#525000
b100 :
1&
12
#530000
0&
02
#535000
b101 :
1&
12
#540000
0&
02
#545000
b110 :
1&
12
#550000
0&
02
#555000
b111 :
1&
12
#560000
0&
02
#565000
b1000 :
1&
12
#570000
0&
02
#575000
b1001 :
1&
12
#580000
0&
02
#585000
b1010 :
1&
12
#590000
0&
02
#595000
1)
1;
16
b1011 :
1&
12
#600000
0&
02
#605000
b0 :
b11 J
b11 !
b11 3
0)
0;
06
1&
12
#610000
0&
02
#615000
b0 J
b0 !
b0 3
b1 :
1&
12
#620000
0&
02
#625000
b10 :
1&
12
#630000
0&
02
#635000
b11 :
1&
12
#640000
0&
02
#645000
b100 :
1&
12
#650000
0&
02
#655000
b101 :
1&
12
#660000
0&
02
#665000
b110 :
1&
12
#670000
0&
02
#675000
b111 :
1&
12
#680000
0&
02
#685000
b1000 :
1&
12
#690000
0&
02
0"
0*
