# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RF_32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32 {C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/RF_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Dec 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32" C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/RF_32.v 
# -- Compiling module RF_32
# 
# Top level modules:
# 	RF_32
# End time: 23:37:02 on Dec 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32 {C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/dff_pos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Dec 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32" C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/dff_pos.v 
# -- Compiling module DFF_pos
# 
# Top level modules:
# 	DFF_pos
# End time: 23:37:02 on Dec 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32 {C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/RF_32_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Dec 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32" C:/Users/kajal/OneDrive/Desktop/EDL/Verilog/RF_32/RF_32_TB.v 
# -- Compiling module RF_32_TB
# 
# Top level modules:
# 	RF_32_TB
# End time: 23:37:02 on Dec 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  RF_32_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" RF_32_TB 
# Start time: 23:37:02 on Dec 11,2024
# Loading work.RF_32_TB
# Loading work.RF_32
# Loading work.DFF_pos
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 23:40:36 on Dec 11,2024, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
