#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558f81a1c4e0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -9;
v0x558f81a88a10_0 .var "clk", 0 0;
v0x558f81a88b60_0 .var "data_in", 7 0;
v0x558f81a88c20_0 .net "data_out", 7 0, v0x558f81a86f50_0;  1 drivers
v0x558f81a88cc0_0 .net "overflow", 0 0, v0x558f81a865c0_0;  1 drivers
v0x558f81a88db0_0 .var "read_en", 0 0;
v0x558f81a88ef0_0 .var "reset", 0 0;
v0x558f81a89020_0 .net "underflow", 0 0, v0x558f81a87e50_0;  1 drivers
v0x558f81a890c0_0 .var "write_en", 0 0;
S_0x558f81a564f0 .scope module, "uut" "top" 2 15, 3 5 0, S_0x558f81a1c4e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_en";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "underflow";
v0x558f81a87fb0_0 .net "clk", 0 0, v0x558f81a88a10_0;  1 drivers
v0x558f81a88070_0 .net "data_in", 7 0, v0x558f81a88b60_0;  1 drivers
v0x558f81a88130_0 .net "data_out", 7 0, v0x558f81a86f50_0;  alias, 1 drivers
v0x558f81a88230_0 .net "overflow", 0 0, v0x558f81a865c0_0;  alias, 1 drivers
v0x558f81a88300_0 .net "ptr_of", 4 0, v0x558f81a86660_0;  1 drivers
v0x558f81a88440_0 .net "ptr_uf", 4 0, v0x558f81a87b00_0;  1 drivers
v0x558f81a88530_0 .net "read_en", 0 0, v0x558f81a88db0_0;  1 drivers
v0x558f81a885d0_0 .net "read_en_o", 0 0, v0x558f81a87c70_0;  1 drivers
v0x558f81a886c0_0 .net "reset", 0 0, v0x558f81a88ef0_0;  1 drivers
v0x558f81a88760_0 .net "underflow", 0 0, v0x558f81a87e50_0;  alias, 1 drivers
v0x558f81a88800_0 .net "write_en", 0 0, v0x558f81a890c0_0;  1 drivers
v0x558f81a888a0_0 .net "write_en_o", 0 0, v0x558f81a86910_0;  1 drivers
S_0x558f81a56750 .scope module, "fifo_input_control1" "fifo_input_control" 3 14, 4 1 0, S_0x558f81a564f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "write_en";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "write_en_o";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 5 "ptr";
v0x558f81a1ad70_0 .net "clk", 0 0, v0x558f81a88a10_0;  alias, 1 drivers
v0x558f81a864e0_0 .var "count", 4 0;
v0x558f81a865c0_0 .var "overflow", 0 0;
v0x558f81a86660_0 .var "ptr", 4 0;
v0x558f81a86740_0 .net "reset", 0 0, v0x558f81a88ef0_0;  alias, 1 drivers
v0x558f81a86850_0 .net "write_en", 0 0, v0x558f81a890c0_0;  alias, 1 drivers
v0x558f81a86910_0 .var "write_en_o", 0 0;
E_0x558f81a5d300 .event anyedge, v0x558f81a1ad70_0;
S_0x558f81a86a90 .scope module, "fifo_inst" "fifo" 3 26, 5 1 0, S_0x558f81a564f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 5 "ptr_in";
    .port_info 2 /INPUT 5 "ptr_out";
    .port_info 3 /INPUT 1 "en_read";
    .port_info 4 /INPUT 1 "en_write";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 8 "data_out";
v0x558f81a86dd0_0 .net "clk", 0 0, v0x558f81a88a10_0;  alias, 1 drivers
v0x558f81a86e90_0 .net "data_in", 7 0, v0x558f81a88b60_0;  alias, 1 drivers
v0x558f81a86f50_0 .var "data_out", 7 0;
v0x558f81a87040_0 .net "en_read", 0 0, v0x558f81a87c70_0;  alias, 1 drivers
v0x558f81a87100_0 .net "en_write", 0 0, v0x558f81a86910_0;  alias, 1 drivers
v0x558f81a871f0_0 .var/i "i", 31 0;
v0x558f81a872b0_0 .net "ptr_in", 4 0, v0x558f81a86660_0;  alias, 1 drivers
v0x558f81a873a0_0 .net "ptr_out", 4 0, v0x558f81a87b00_0;  alias, 1 drivers
v0x558f81a87460 .array "register", 0 15, 7 0;
v0x558f81a87520_0 .net "reset", 0 0, v0x558f81a88ef0_0;  alias, 1 drivers
E_0x558f81a5bfa0 .event posedge, v0x558f81a1ad70_0;
S_0x558f81a876d0 .scope module, "fifo_output_control2" "fifo_output_control" 3 20, 6 2 0, S_0x558f81a564f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "read_en";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "read_en_o";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 5 "ptr";
v0x558f81a87930_0 .net "clk", 0 0, v0x558f81a88a10_0;  alias, 1 drivers
v0x558f81a87a20_0 .var "count", 4 0;
v0x558f81a87b00_0 .var "ptr", 4 0;
v0x558f81a87bd0_0 .net "read_en", 0 0, v0x558f81a88db0_0;  alias, 1 drivers
v0x558f81a87c70_0 .var "read_en_o", 0 0;
v0x558f81a87d60_0 .net "reset", 0 0, v0x558f81a88ef0_0;  alias, 1 drivers
v0x558f81a87e50_0 .var "underflow", 0 0;
    .scope S_0x558f81a56750;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f81a864e0_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x558f81a56750;
T_1 ;
    %wait E_0x558f81a5d300;
    %load/vec4 v0x558f81a86740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558f81a864e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558f81a86660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a865c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a86910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558f81a86850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558f81a864e0_0;
    %cmpi/ne 15, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f81a86910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a865c0_0, 0;
    %load/vec4 v0x558f81a864e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x558f81a864e0_0, 0;
    %load/vec4 v0x558f81a864e0_0;
    %assign/vec4 v0x558f81a86660_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f81a865c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a86910_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a86910_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558f81a876d0;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558f81a87a20_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x558f81a876d0;
T_3 ;
    %wait E_0x558f81a5bfa0;
    %load/vec4 v0x558f81a87d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558f81a87a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558f81a87b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a87e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558f81a87bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x558f81a87b00_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a87e50_0, 0;
    %load/vec4 v0x558f81a87a20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x558f81a87a20_0, 0;
    %load/vec4 v0x558f81a87a20_0;
    %assign/vec4 v0x558f81a87b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f81a87c70_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f81a87e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a87c70_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f81a87c70_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558f81a86a90;
T_4 ;
    %wait E_0x558f81a5bfa0;
    %load/vec4 v0x558f81a87520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f81a871f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x558f81a871f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x558f81a871f0_0;
    %store/vec4a v0x558f81a87460, 4, 0;
    %load/vec4 v0x558f81a871f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f81a871f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f81a86f50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558f81a87100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x558f81a86e90_0;
    %load/vec4 v0x558f81a872b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f81a87460, 0, 4;
T_4.4 ;
    %load/vec4 v0x558f81a87040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x558f81a873a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x558f81a87460, 4;
    %assign/vec4 v0x558f81a86f50_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f81a86f50_0, 0;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558f81a1c4e0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x558f81a88a10_0;
    %inv;
    %store/vec4 v0x558f81a88a10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558f81a1c4e0;
T_6 ;
    %vpi_call 2 28 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558f81a1c4e0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x558f81a1c4e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88ef0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x558f81a88b60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a890c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f81a88db0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./fifo_input_control.v";
    "./fifo.v";
    "./fifo_output_control_unit.v";
