0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,1699901659,verilog,,,,design_1_fifo_generator_0_0,,,,,,,,
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1699884936,vhdl,,,,design_1_xadc_wiz_0_0,,,,,,,,
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,1697792496,verilog,,C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,,design_1_xlslice_0_0,,,,,,,,
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/sim/design_1.vhd,1699901658,vhdl,,,,design_1,,,,,,,,
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd,1699901650,vhdl,,,,prueba_xadc_tb,,,,,,,,
