bin2bcd.sv,systemverilog,xil_defaultlib,../../../../dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv,
bin2bcd_0.sv,systemverilog,xil_defaultlib,../../../../dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
