#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr  3 16:00:07 2020
# Process ID: 4636
# Current directory: K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/design_1_wrapper.vds
# Journal file: K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/ECE532/prj/IP/camera_vga/camera_vga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:vga444:1.0'. The one found in IP location 'k:/ECE532/prj/IP/camera_vga/camera_vga/ip_repo/VGA/VGA.srcs/sources_1/new' will take precedence over the same IP in location k:/ECE532/prj/IP/camera_vga/camera_vga/ip_repo/hdrvga
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/design_1.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.250 ; gain = 101.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_slave_0_0' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_slave_0_0' (1#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (2#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (3#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_control_0_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_control_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_control_0_1' (4#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_control_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_hdrvga_v2_0_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_hdrvga_v2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hdrvga_v2_0_1' (5#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_hdrvga_v2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_2to1_0_3' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_mux_2to1_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_2to1_0_3' (6#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_mux_2to1_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_capture_0_0' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_ov7670_capture_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_capture_0_0' (7#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_ov7670_capture_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_controller_0_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_ov7670_controller_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_controller_0_1' (8#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_ov7670_controller_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ov7670_controller_0' of module 'design_1_ov7670_controller_0_1' requires 9 connections, but only 8 given [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v:275]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_2to1_1_1' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_mux_2to1_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_2to1_1_1' (9#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_mux_2to1_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1to2_0_0' [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_xbar_1to2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1to2_0_0' (10#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/.Xil/Vivado-4636-School/realtime/design_1_xbar_1to2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (11#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (12#1) [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[6]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[5]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[4]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 443.973 ; gain = 156.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 443.973 ; gain = 156.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 443.973 ; gain = 156.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0_in_context.xdc] for cell 'design_1_i/ov7670_capture_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0_in_context.xdc] for cell 'design_1_i/ov7670_capture_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_control_0_1/design_1_control_0_1/design_1_control_0_1_in_context.xdc] for cell 'design_1_i/control_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_control_0_1/design_1_control_0_1/design_1_control_0_1_in_context.xdc] for cell 'design_1_i/control_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_xbar_1to2_0_0/design_1_xbar_1to2_0_0/design_1_xbar_1to2_0_0_in_context.xdc] for cell 'design_1_i/xbar_1to2_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_xbar_1to2_0_0/design_1_xbar_1to2_0_0/design_1_xbar_1to2_0_0_in_context.xdc] for cell 'design_1_i/xbar_1to2_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_1/design_1_ov7670_controller_0_1/design_1_ov7670_controller_0_1_in_context.xdc] for cell 'design_1_i/ov7670_controller_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_1/design_1_ov7670_controller_0_1/design_1_ov7670_controller_0_1_in_context.xdc] for cell 'design_1_i/ov7670_controller_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_mux_2to1_0_3/design_1_mux_2to1_0_3/design_1_mux_2to1_0_3_in_context.xdc] for cell 'design_1_i/out_data_ctrl'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_mux_2to1_0_3/design_1_mux_2to1_0_3/design_1_mux_2to1_0_3_in_context.xdc] for cell 'design_1_i/out_data_ctrl'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_mux_2to1_1_1/design_1_mux_2to1_1_1/design_1_mux_2to1_1_1_in_context.xdc] for cell 'design_1_i/start_ctrl'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_mux_2to1_1_1/design_1_mux_2to1_1_1/design_1_mux_2to1_1_1_in_context.xdc] for cell 'design_1_i/start_ctrl'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_axi_slave_0_0/design_1_axi_slave_0_0/design_1_axi_slave_0_0_in_context.xdc] for cell 'design_1_i/axi_slave_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_axi_slave_0_0/design_1_axi_slave_0_0/design_1_axi_slave_0_0_in_context.xdc] for cell 'design_1_i/axi_slave_0'
Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_hdrvga_v2_0_1/design_1_hdrvga_v2_0_1/design_1_hdrvga_v2_0_1_in_context.xdc] for cell 'design_1_i/hdrvga_v2_0'
Finished Parsing XDC File [k:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/sources_1/bd/design_1/ip/design_1_hdrvga_v2_0_1/design_1_hdrvga_v2_0_1/design_1_hdrvga_v2_0_1_in_context.xdc] for cell 'design_1_i/hdrvga_v2_0'
Parsing XDC File [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'out_sel[0]'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'out_sel[1]'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'cc_reset'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'prog_reset'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'cf_reset'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'prog_trig'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'program_done'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'capture_done'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'start'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'cc_out'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'prog_out'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'cf_out'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'we_enable'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'cf'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ov7670_pclk'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk'. [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc:56]
Finished Parsing XDC File [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 734.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 734.551 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 734.551 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xbar_1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/out_data_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/start_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdrvga_v2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 734.551 ; gain = 446.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 734.551 ; gain = 446.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[9]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[8]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[7]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[6]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[5]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[4]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 734.551 ; gain = 446.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 767.637 ; gain = 479.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 767.711 ; gain = 479.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 767.816 ; gain = 480.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_axi_slave_0_0         |         1|
|2     |design_1_blk_mem_gen_0_0       |         1|
|3     |design_1_blk_mem_gen_0_1       |         1|
|4     |design_1_control_0_1           |         1|
|5     |design_1_hdrvga_v2_0_1         |         1|
|6     |design_1_mux_2to1_0_3          |         1|
|7     |design_1_ov7670_capture_0_0    |         1|
|8     |design_1_ov7670_controller_0_1 |         1|
|9     |design_1_mux_2to1_1_1          |         1|
|10    |design_1_xbar_1to2_0_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_axi_slave_0_0         |     1|
|2     |design_1_blk_mem_gen_0_0       |     1|
|3     |design_1_blk_mem_gen_0_1       |     1|
|4     |design_1_control_0_1           |     1|
|5     |design_1_hdrvga_v2_0_1         |     1|
|6     |design_1_mux_2to1_0_3          |     1|
|7     |design_1_mux_2to1_1_1          |     1|
|8     |design_1_ov7670_capture_0_0    |     1|
|9     |design_1_ov7670_controller_0_1 |     1|
|10    |design_1_xbar_1to2_0_0         |     1|
|11    |IBUF                           |    72|
|12    |OBUF                           |    64|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   346|
|2     |  design_1_i |design_1 |   210|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 768.945 ; gain = 481.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 768.945 ; gain = 190.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 768.945 ; gain = 481.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 56 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 788.281 ; gain = 512.031
INFO: [Common 17-1381] The checkpoint 'K:/ECE532/prj/IP/camera_vga/camera_vga/camera_vga.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 788.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  3 16:00:50 2020...
