Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDS_wrapper_behav xil_defaultlib.DDS_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_pselect_f
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_pselect_f__...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_address_dec...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_slave_attac...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_axi_lite_ip...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_baudrate
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_cdc_sync
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_cntr_incr_d...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_dynshreg_f_...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_srl_fifo_rb...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_srl_fifo_f_...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_uartlite_rx
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_cntr_incr_d...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_dynshreg_f
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_srl_fifo_rb...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_srl_fifo_f
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_uartlite_tx
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_uartlite_co...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0_axi_uartlit...
Compiling module xil_defaultlib.DDS_axi_uartlite_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.DDS_clk_wiz_0_0_DDS_clk_wiz_0_0_...
Compiling module xil_defaultlib.DDS_clk_wiz_0_0
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DDS_dds_compiler_0_1
Compiling module xil_defaultlib.DDS_dds_compiler_1_0
Compiling module xil_defaultlib.DDS_ila_0_0
Compiling module xil_defaultlib.DDS_ila_0_1
Compiling module xil_defaultlib.DDS_ila_2_1
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_FDC_1
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_FDRE_1
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_SRL16E
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_SRL16E__parameter...
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_SRL16E__parameter...
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_SRL16E__parameter...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.DDS_mdm_1_1_JTAG_CONTROL
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.DDS_mdm_1_1_MDM_Core
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=1,PRESELECT_I0...
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_BUFGCE_1
Compiling module unisims_ver.BSCANE2(JTAG_CHAIN=2)
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_BSCANE2
Compiling module xil_defaultlib.DDS_mdm_1_1_MB_LUT1
Compiling module xil_defaultlib.DDS_mdm_1_1_MDM
Compiling module xil_defaultlib.DDS_mdm_1_1
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.VCC
Compiling module unisims_ver.AND2B1L
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.DDS_microblaze_0_1
Compiling module xil_defaultlib.s00_couplers_imp_UN5LS7
Compiling module xil_defaultlib.DDS_microblaze_0_axi_periph_0
Compiling module xil_defaultlib.DDS_dlmb_bram_if_cntlr_1_lmb_bra...
Compiling module xil_defaultlib.DDS_dlmb_bram_if_cntlr_1
Compiling module xil_defaultlib.DDS_dlmb_v10_1_lmb_v10
Compiling module xil_defaultlib.DDS_dlmb_v10_1
Compiling module xil_defaultlib.DDS_ilmb_bram_if_cntlr_1_lmb_bra...
Compiling module xil_defaultlib.DDS_ilmb_bram_if_cntlr_1
Compiling module xil_defaultlib.DDS_ilmb_v10_1_lmb_v10
Compiling module xil_defaultlib.DDS_ilmb_v10_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.DDS_lmb_bram_1
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_D5...
Compiling module xil_defaultlib.DDS_mult_gen_0_0
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_cdc_syn...
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_cdc_syn...
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_lpf
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_upcnt_n
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_sequenc...
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0_proc_sy...
Compiling module xil_defaultlib.DDS_rst_clk_wiz_0_100M_0
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.DDS_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot DDS_wrapper_behav
