{"vcs1":{"timestamp_begin":1678939604.214455513, "rt":0.42, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1678939604.701781073, "rt":0.43, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1678939605.185331467, "rt":0.24, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678939603.879529873}
{"VCS_COMP_START_TIME": 1678939603.879529873}
{"VCS_COMP_END_TIME": 1678939605.489609620}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338976}}
{"stitch_vcselab": {"peak_mem": 238956}}
