BHND_PMU1_PLL0_PC1_M1DIV,VAR_0
BHND_PMU1_PLL0_PC1_M2DIV,VAR_1
BHND_PMU1_PLL0_PC1_M3DIV,VAR_2
BHND_PMU1_PLL0_PC1_M4DIV,VAR_3
BHND_PMU1_PLL0_PC2_M5DIV,VAR_4
BHND_PMU1_PLL0_PC2_M5DIV_MASK,VAR_5
BHND_PMU1_PLL0_PC2_M6DIV,VAR_6
BHND_PMU1_PLL0_PC2_M6DIV_MASK,VAR_7
BHND_PMU1_PLL0_PLLCTL1,VAR_8
BHND_PMU1_PLL0_PLLCTL2,VAR_9
BHND_PMU_PLL_WRITE,FUNC_0
BHND_PMU_SET_BITS,FUNC_1
PMU_CST4330_SDIOD_CHIPMODE,FUNC_2
bhnd_pmu1_pllfvco0,FUNC_3
bhnd_pmu_set_4330_plldivs,FUNC_4
sc,VAR_10
FVCO,VAR_11
m1div,VAR_12
m2div,VAR_13
m3div,VAR_14
m4div,VAR_15
m5div,VAR_16
m6div,VAR_17
pllc1,VAR_18
pllc2,VAR_19
