#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Sep  5 14:34:42 2020
# Process ID: 401236
# Current directory: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1
# Command line: vivado -log axis_dma_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source axis_dma_design_wrapper.tcl -notrace
# Log file: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper.vdi
# Journal file: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source axis_dma_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.641 ; gain = 296.148 ; free physical = 1592 ; free virtual = 6828
Command: link_design -top axis_dma_design_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_bram_ctrl_0_0/axis_dma_design_axi_bram_ctrl_0_0.dcp' for cell 'axis_dma_design_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_bram_ctrl_0_bram_0/axis_dma_design_axi_bram_ctrl_0_bram_0.dcp' for cell 'axis_dma_design_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1.dcp' for cell 'axis_dma_design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_gpio_0_0/axis_dma_design_axi_gpio_0_0.dcp' for cell 'axis_dma_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_timer_0_0/axis_dma_design_axi_timer_0_0.dcp' for cell 'axis_dma_design_i/axi_timer_FreeRTOS'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_uartlite_0_0/axis_dma_design_axi_uartlite_0_0.dcp' for cell 'axis_dma_design_i/axi_uartlite_FreeRTOS'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axis_data_fifo_0_0/axis_dma_design_axis_data_fifo_0_0.dcp' for cell 'axis_dma_design_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axis_tx_esc_protocol_0_1/axis_dma_design_axis_tx_esc_protocol_0_1.dcp' for cell 'axis_dma_design_i/axis_tx_esc_protocol_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axis_tx_protocol_crc_0_0/axis_dma_design_axis_tx_protocol_crc_0_0.dcp' for cell 'axis_dma_design_i/axis_tx_protocol_crc_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.dcp' for cell 'axis_dma_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_dshot_axi_0_0/axis_dma_design_dshot_axi_0_0.dcp' for cell 'axis_dma_design_i/dshot_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_mdm_1_0/axis_dma_design_mdm_1_0.dcp' for cell 'axis_dma_design_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_0/axis_dma_design_microblaze_0_0.dcp' for cell 'axis_dma_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_axi_intc_0/axis_dma_design_microblaze_0_axi_intc_0.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_pwm_capture_0_0/axis_dma_design_pwm_capture_0_0.dcp' for cell 'axis_dma_design_i/pwm_capture_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_rst_clk_wiz_0_120M_0/axis_dma_design_rst_clk_wiz_0_120M_0.dcp' for cell 'axis_dma_design_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_simple_mux_0_0/axis_dma_design_simple_mux_0_0.dcp' for cell 'axis_dma_design_i/simple_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_simple_mux_0_1/axis_dma_design_simple_mux_0_1.dcp' for cell 'axis_dma_design_i/simple_mux_1'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_uart_axis_0_0/axis_dma_design_uart_axis_0_0.dcp' for cell 'axis_dma_design_i/uart_axis_0'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_xbar_0/axis_dma_design_xbar_0.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_0/axis_dma_design_auto_pc_0.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_1/axis_dma_design_auto_pc_1.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_2/axis_dma_design_auto_pc_2.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_3/axis_dma_design_auto_pc_3.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_4/axis_dma_design_auto_pc_4.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_5/axis_dma_design_auto_pc_5.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_6/axis_dma_design_auto_pc_6.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_auto_pc_7/axis_dma_design_auto_pc_7.dcp' for cell 'axis_dma_design_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_dlmb_bram_if_cntlr_0/axis_dma_design_dlmb_bram_if_cntlr_0.dcp' for cell 'axis_dma_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_dlmb_v10_0/axis_dma_design_dlmb_v10_0.dcp' for cell 'axis_dma_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_ilmb_bram_if_cntlr_0/axis_dma_design_ilmb_bram_if_cntlr_0.dcp' for cell 'axis_dma_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_ilmb_v10_0/axis_dma_design_ilmb_v10_0.dcp' for cell 'axis_dma_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_lmb_bram_0/axis_dma_design_lmb_bram_0.dcp' for cell 'axis_dma_design_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2413.641 ; gain = 0.000 ; free physical = 1287 ; free virtual = 6527
INFO: [Netlist 29-17] Analyzing 719 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0_board.xdc] for cell 'axis_dma_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0_board.xdc] for cell 'axis_dma_design_i/clk_wiz_0/inst'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.xdc] for cell 'axis_dma_design_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2836.152 ; gain = 422.512 ; free physical = 823 ; free virtual = 6078
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_clk_wiz_0_0/axis_dma_design_clk_wiz_0_0.xdc] for cell 'axis_dma_design_i/clk_wiz_0/inst'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_0/axis_dma_design_microblaze_0_0.xdc] for cell 'axis_dma_design_i/microblaze_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_0/axis_dma_design_microblaze_0_0.xdc] for cell 'axis_dma_design_i/microblaze_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_axi_intc_0/axis_dma_design_microblaze_0_axi_intc_0.xdc] for cell 'axis_dma_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_axi_intc_0/axis_dma_design_microblaze_0_axi_intc_0.xdc] for cell 'axis_dma_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_mdm_1_0/axis_dma_design_mdm_1_0.xdc] for cell 'axis_dma_design_i/mdm_1/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_mdm_1_0/axis_dma_design_mdm_1_0.xdc] for cell 'axis_dma_design_i/mdm_1/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_rst_clk_wiz_0_120M_0/axis_dma_design_rst_clk_wiz_0_120M_0_board.xdc] for cell 'axis_dma_design_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_rst_clk_wiz_0_120M_0/axis_dma_design_rst_clk_wiz_0_120M_0_board.xdc] for cell 'axis_dma_design_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_rst_clk_wiz_0_120M_0/axis_dma_design_rst_clk_wiz_0_120M_0.xdc] for cell 'axis_dma_design_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_rst_clk_wiz_0_120M_0/axis_dma_design_rst_clk_wiz_0_120M_0.xdc] for cell 'axis_dma_design_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_uartlite_0_0/axis_dma_design_axi_uartlite_0_0_board.xdc] for cell 'axis_dma_design_i/axi_uartlite_FreeRTOS/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_uartlite_0_0/axis_dma_design_axi_uartlite_0_0_board.xdc] for cell 'axis_dma_design_i/axi_uartlite_FreeRTOS/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_uartlite_0_0/axis_dma_design_axi_uartlite_0_0.xdc] for cell 'axis_dma_design_i/axi_uartlite_FreeRTOS/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_uartlite_0_0/axis_dma_design_axi_uartlite_0_0.xdc] for cell 'axis_dma_design_i/axi_uartlite_FreeRTOS/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_timer_0_0/axis_dma_design_axi_timer_0_0.xdc] for cell 'axis_dma_design_i/axi_timer_FreeRTOS/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_timer_0_0/axis_dma_design_axi_timer_0_0.xdc] for cell 'axis_dma_design_i/axi_timer_FreeRTOS/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1.xdc] for cell 'axis_dma_design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1.xdc] for cell 'axis_dma_design_i/axi_dma_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_gpio_0_0/axis_dma_design_axi_gpio_0_0_board.xdc] for cell 'axis_dma_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_gpio_0_0/axis_dma_design_axi_gpio_0_0_board.xdc] for cell 'axis_dma_design_i/axi_gpio_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_gpio_0_0/axis_dma_design_axi_gpio_0_0.xdc] for cell 'axis_dma_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_gpio_0_0/axis_dma_design_axi_gpio_0_0.xdc] for cell 'axis_dma_design_i/axi_gpio_0/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/Cmod-S7-25-Master.xdc]
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_axi_intc_0/axis_dma_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'axis_dma_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_axi_intc_0/axis_dma_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'axis_dma_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1_clocks.xdc] for cell 'axis_dma_design_i/axi_dma_0/U0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_axi_dma_0_1/axis_dma_design_axi_dma_0_1_clocks.xdc] for cell 'axis_dma_design_i/axi_dma_0/U0'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'axis_dma_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 23 instances

46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3148.305 ; gain = 734.664 ; free physical = 833 ; free virtual = 6088
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 825 ; free virtual = 6081

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16dc0bc7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 807 ; free virtual = 6063

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 46 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f03dc3e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 664 ; free virtual = 5920
INFO: [Opt 31-389] Phase Retarget created 122 cells and removed 206 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 21735ea4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 642 ; free virtual = 5898
INFO: [Opt 31-389] Phase Constant propagation created 690 cells and removed 1747 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19d7adc00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 636 ; free virtual = 5892
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 4536 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 40 load(s) on clock net axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 16ba365f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 637 ; free virtual = 5893
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16ba365f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 637 ; free virtual = 5893
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 236a49880

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 637 ; free virtual = 5893
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             122  |             206  |                                              3  |
|  Constant propagation         |             690  |            1747  |                                              1  |
|  Sweep                        |               8  |            4536  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 637 ; free virtual = 5893
Ending Logic Optimization Task | Checksum: 21dff1f17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3148.305 ; gain = 0.000 ; free physical = 637 ; free virtual = 5893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 72 newly gated: 0 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: 26fb4dfe3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 591 ; free virtual = 5850
Ending Power Optimization Task | Checksum: 26fb4dfe3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3396.914 ; gain = 248.609 ; free physical = 609 ; free virtual = 5867

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13cd80841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 626 ; free virtual = 5886
Ending Final Cleanup Task | Checksum: 13cd80841

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 625 ; free virtual = 5885

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 625 ; free virtual = 5885
Ending Netlist Obfuscation Task | Checksum: 13cd80841

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 625 ; free virtual = 5885
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3396.914 ; gain = 248.609 ; free physical = 625 ; free virtual = 5885
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 614 ; free virtual = 5876
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_dma_design_wrapper_drc_opted.rpt -pb axis_dma_design_wrapper_drc_opted.pb -rpx axis_dma_design_wrapper_drc_opted.rpx
Command: report_drc -file axis_dma_design_wrapper_drc_opted.rpt -pb axis_dma_design_wrapper_drc_opted.pb -rpx axis_dma_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 594 ; free virtual = 5862
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b1ef7c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 594 ; free virtual = 5862
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 594 ; free virtual = 5862

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14cbeb7aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 576 ; free virtual = 5847

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 159efcf9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 568 ; free virtual = 5840

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 159efcf9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 568 ; free virtual = 5840
Phase 1 Placer Initialization | Checksum: 159efcf9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 567 ; free virtual = 5840

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e0dd53f4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 543 ; free virtual = 5816

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 703 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 2, total 15, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 266 nets or cells. Created 15 new cells, deleted 251 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 536 ; free virtual = 5811

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |            251  |                   266  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |            251  |                   266  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 24621e404

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 536 ; free virtual = 5810
Phase 2.2 Global Placement Core | Checksum: 22f416b0c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 535 ; free virtual = 5810
Phase 2 Global Placement | Checksum: 22f416b0c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 541 ; free virtual = 5816

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d744591a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 540 ; free virtual = 5815

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f7fa93b5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 539 ; free virtual = 5815

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f97be0ad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 540 ; free virtual = 5815

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ccbe19e5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 540 ; free virtual = 5815

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 207e0230e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 536 ; free virtual = 5812

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 213d2b711

Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 530 ; free virtual = 5804

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f4d430e5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 531 ; free virtual = 5805

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e6ad90d9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 531 ; free virtual = 5805

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d1f21891

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 531 ; free virtual = 5801
Phase 3 Detail Placement | Checksum: 1d1f21891

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 531 ; free virtual = 5801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156d1fdd4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.402 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16273c4dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 518 ; free virtual = 5794
INFO: [Place 46-33] Processed net axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13389accb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 5793
Phase 4.1.1.1 BUFG Insertion | Checksum: 156d1fdd4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 5793
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 229277918

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 5793
Phase 4.1 Post Commit Optimization | Checksum: 229277918

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 5793

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 229277918

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 517 ; free virtual = 5793

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 229277918

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 516 ; free virtual = 5792

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 516 ; free virtual = 5792
Phase 4.4 Final Placement Cleanup | Checksum: 228dbd166

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 516 ; free virtual = 5792
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 228dbd166

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 516 ; free virtual = 5792
Ending Placer Task | Checksum: 1d5c5060f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 516 ; free virtual = 5792
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 531 ; free virtual = 5807
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 487 ; free virtual = 5784
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file axis_dma_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 506 ; free virtual = 5791
INFO: [runtcl-4] Executing : report_utilization -file axis_dma_design_wrapper_utilization_placed.rpt -pb axis_dma_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file axis_dma_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 505 ; free virtual = 5790
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 444 ; free virtual = 5756
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da575ae6 ConstDB: 0 ShapeSum: fb6dab29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ae3b9548

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 382 ; free virtual = 5676
Post Restoration Checksum: NetGraph: 20be96e5 NumContArr: 8d7cfe63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae3b9548

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 387 ; free virtual = 5681

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ae3b9548

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 354 ; free virtual = 5649

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ae3b9548

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 354 ; free virtual = 5649
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 197678027

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 335 ; free virtual = 5630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.650  | TNS=0.000  | WHS=-0.294 | THS=-223.657|

Phase 2 Router Initialization | Checksum: 189f17d7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 333 ; free virtual = 5628

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0056899 %
  Global Horizontal Routing Utilization  = 0.000257998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16200
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16200
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a3973a4b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 332 ; free virtual = 5627

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2661
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13841fad7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 330 ; free virtual = 5626

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12c0e3317

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 327 ; free virtual = 5623
Phase 4 Rip-up And Reroute | Checksum: 12c0e3317

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 327 ; free virtual = 5623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fb68891d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: fb68891d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fb68891d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623
Phase 5 Delay and Skew Optimization | Checksum: fb68891d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18f729934

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17407289c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623
Phase 6 Post Hold Fix | Checksum: 17407289c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.2453 %
  Global Horizontal Routing Utilization  = 15.6863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 157353626

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 157353626

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 326 ; free virtual = 5623

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12e4df39e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:32 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 328 ; free virtual = 5624

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.445  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12e4df39e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 328 ; free virtual = 5624
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 369 ; free virtual = 5665

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 369 ; free virtual = 5665
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3396.914 ; gain = 0.000 ; free physical = 325 ; free virtual = 5654
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file axis_dma_design_wrapper_drc_routed.rpt -pb axis_dma_design_wrapper_drc_routed.pb -rpx axis_dma_design_wrapper_drc_routed.rpx
Command: report_drc -file axis_dma_design_wrapper_drc_routed.rpt -pb axis_dma_design_wrapper_drc_routed.pb -rpx axis_dma_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file axis_dma_design_wrapper_methodology_drc_routed.rpt -pb axis_dma_design_wrapper_methodology_drc_routed.pb -rpx axis_dma_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file axis_dma_design_wrapper_methodology_drc_routed.rpt -pb axis_dma_design_wrapper_methodology_drc_routed.pb -rpx axis_dma_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/impl_1/axis_dma_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file axis_dma_design_wrapper_power_routed.rpt -pb axis_dma_design_wrapper_power_summary_routed.pb -rpx axis_dma_design_wrapper_power_routed.rpx
Command: report_power -file axis_dma_design_wrapper_power_routed.rpt -pb axis_dma_design_wrapper_power_summary_routed.pb -rpx axis_dma_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
152 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file axis_dma_design_wrapper_route_status.rpt -pb axis_dma_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file axis_dma_design_wrapper_timing_summary_routed.rpt -pb axis_dma_design_wrapper_timing_summary_routed.pb -rpx axis_dma_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file axis_dma_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file axis_dma_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file axis_dma_design_wrapper_bus_skew_routed.rpt -pb axis_dma_design_wrapper_bus_skew_routed.pb -rpx axis_dma_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_design_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axis_dma_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force axis_dma_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3647872 bits.
Writing bitstream ./axis_dma_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3664.793 ; gain = 214.184 ; free physical = 489 ; free virtual = 5619
INFO: [Common 17-206] Exiting Vivado at Sat Sep  5 14:37:36 2020...
