#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Pixy_UART_IntClock */
#define Pixy_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Pixy_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Pixy_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Pixy_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Pixy_UART_IntClock__INDEX 0x06u
#define Pixy_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Pixy_UART_IntClock__PM_ACT_MSK 0x40u
#define Pixy_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Pixy_UART_IntClock__PM_STBY_MSK 0x40u

/* TiltTime_TimerUDB */
#define TiltTime_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TiltTime_TimerUDB_rstSts_stsreg__0__POS 0
#define TiltTime_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define TiltTime_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define TiltTime_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define TiltTime_TimerUDB_rstSts_stsreg__1__POS 1
#define TiltTime_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TiltTime_TimerUDB_rstSts_stsreg__2__POS 2
#define TiltTime_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TiltTime_TimerUDB_rstSts_stsreg__3__POS 3
#define TiltTime_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define TiltTime_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define TiltTime_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define TiltTime_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define TiltTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define TiltTime_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define TiltTime_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define TiltTime_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define TiltTime_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define TiltTime_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define TiltTime_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define TiltTime_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define TiltTime_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TiltTime_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define TiltTime_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define TiltTime_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define TiltTime_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define TiltTime_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define TiltTime_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define TiltTime_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define TiltTime_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define TiltTime_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define TiltTime_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define TiltTime_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define TiltTime_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define TiltTime_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define TiltTime_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB09_F1

/* BL_HBridge_PWMHW */
#define BL_HBridge_PWMHW__CAP0 CYREG_TMR0_CAP0
#define BL_HBridge_PWMHW__CAP1 CYREG_TMR0_CAP1
#define BL_HBridge_PWMHW__CFG0 CYREG_TMR0_CFG0
#define BL_HBridge_PWMHW__CFG1 CYREG_TMR0_CFG1
#define BL_HBridge_PWMHW__CFG2 CYREG_TMR0_CFG2
#define BL_HBridge_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define BL_HBridge_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define BL_HBridge_PWMHW__PER0 CYREG_TMR0_PER0
#define BL_HBridge_PWMHW__PER1 CYREG_TMR0_PER1
#define BL_HBridge_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BL_HBridge_PWMHW__PM_ACT_MSK 0x01u
#define BL_HBridge_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BL_HBridge_PWMHW__PM_STBY_MSK 0x01u
#define BL_HBridge_PWMHW__RT0 CYREG_TMR0_RT0
#define BL_HBridge_PWMHW__RT1 CYREG_TMR0_RT1
#define BL_HBridge_PWMHW__SR0 CYREG_TMR0_SR0

/* BR_HBridge_PWMHW */
#define BR_HBridge_PWMHW__CAP0 CYREG_TMR1_CAP0
#define BR_HBridge_PWMHW__CAP1 CYREG_TMR1_CAP1
#define BR_HBridge_PWMHW__CFG0 CYREG_TMR1_CFG0
#define BR_HBridge_PWMHW__CFG1 CYREG_TMR1_CFG1
#define BR_HBridge_PWMHW__CFG2 CYREG_TMR1_CFG2
#define BR_HBridge_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define BR_HBridge_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define BR_HBridge_PWMHW__PER0 CYREG_TMR1_PER0
#define BR_HBridge_PWMHW__PER1 CYREG_TMR1_PER1
#define BR_HBridge_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BR_HBridge_PWMHW__PM_ACT_MSK 0x02u
#define BR_HBridge_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BR_HBridge_PWMHW__PM_STBY_MSK 0x02u
#define BR_HBridge_PWMHW__RT0 CYREG_TMR1_RT0
#define BR_HBridge_PWMHW__RT1 CYREG_TMR1_RT1
#define BR_HBridge_PWMHW__SR0 CYREG_TMR1_SR0

/* FL_HBridge_PWMHW */
#define FL_HBridge_PWMHW__CAP0 CYREG_TMR2_CAP0
#define FL_HBridge_PWMHW__CAP1 CYREG_TMR2_CAP1
#define FL_HBridge_PWMHW__CFG0 CYREG_TMR2_CFG0
#define FL_HBridge_PWMHW__CFG1 CYREG_TMR2_CFG1
#define FL_HBridge_PWMHW__CFG2 CYREG_TMR2_CFG2
#define FL_HBridge_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define FL_HBridge_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define FL_HBridge_PWMHW__PER0 CYREG_TMR2_PER0
#define FL_HBridge_PWMHW__PER1 CYREG_TMR2_PER1
#define FL_HBridge_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define FL_HBridge_PWMHW__PM_ACT_MSK 0x04u
#define FL_HBridge_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define FL_HBridge_PWMHW__PM_STBY_MSK 0x04u
#define FL_HBridge_PWMHW__RT0 CYREG_TMR2_RT0
#define FL_HBridge_PWMHW__RT1 CYREG_TMR2_RT1
#define FL_HBridge_PWMHW__SR0 CYREG_TMR2_SR0

/* FR_HBridge_PWMHW */
#define FR_HBridge_PWMHW__CAP0 CYREG_TMR3_CAP0
#define FR_HBridge_PWMHW__CAP1 CYREG_TMR3_CAP1
#define FR_HBridge_PWMHW__CFG0 CYREG_TMR3_CFG0
#define FR_HBridge_PWMHW__CFG1 CYREG_TMR3_CFG1
#define FR_HBridge_PWMHW__CFG2 CYREG_TMR3_CFG2
#define FR_HBridge_PWMHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define FR_HBridge_PWMHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define FR_HBridge_PWMHW__PER0 CYREG_TMR3_PER0
#define FR_HBridge_PWMHW__PER1 CYREG_TMR3_PER1
#define FR_HBridge_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define FR_HBridge_PWMHW__PM_ACT_MSK 0x08u
#define FR_HBridge_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define FR_HBridge_PWMHW__PM_STBY_MSK 0x08u
#define FR_HBridge_PWMHW__RT0 CYREG_TMR3_RT0
#define FR_HBridge_PWMHW__RT1 CYREG_TMR3_RT1
#define FR_HBridge_PWMHW__SR0 CYREG_TMR3_SR0

/* PanTime_TimerUDB */
#define PanTime_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PanTime_TimerUDB_rstSts_stsreg__0__POS 0
#define PanTime_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PanTime_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PanTime_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define PanTime_TimerUDB_rstSts_stsreg__1__POS 1
#define PanTime_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PanTime_TimerUDB_rstSts_stsreg__2__POS 2
#define PanTime_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PanTime_TimerUDB_rstSts_stsreg__3__POS 3
#define PanTime_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define PanTime_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PanTime_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PanTime_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PanTime_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PanTime_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PanTime_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PanTime_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PanTime_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PanTime_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PanTime_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PanTime_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PanTime_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PanTime_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PanTime_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PanTime_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PanTime_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PanTime_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PanTime_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PanTime_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PanTime_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PanTime_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PanTime_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PanTime_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PanTime_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PanTime_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PanTime_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PanTime_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PanTime_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PanTime_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PanTime_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PanTime_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* Pixy_UART_BUART */
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Pixy_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Pixy_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define Pixy_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Pixy_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Pixy_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Pixy_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define Pixy_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define Pixy_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Pixy_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define Pixy_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define Pixy_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Pixy_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Pixy_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define Pixy_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define Pixy_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Pixy_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Pixy_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define Pixy_UART_BUART_sRX_RxSts__3__POS 3
#define Pixy_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define Pixy_UART_BUART_sRX_RxSts__4__POS 4
#define Pixy_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define Pixy_UART_BUART_sRX_RxSts__5__POS 5
#define Pixy_UART_BUART_sRX_RxSts__MASK 0x38u
#define Pixy_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define Pixy_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Pixy_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x05u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x20u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x20u

/* tilt_reset_clk */
#define tilt_reset_clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define tilt_reset_clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define tilt_reset_clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define tilt_reset_clk__CFG2_SRC_SEL_MASK 0x07u
#define tilt_reset_clk__INDEX 0x01u
#define tilt_reset_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define tilt_reset_clk__PM_ACT_MSK 0x02u
#define tilt_reset_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define tilt_reset_clk__PM_STBY_MSK 0x02u

/* pan_reset_clk */
#define pan_reset_clk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define pan_reset_clk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define pan_reset_clk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define pan_reset_clk__CFG2_SRC_SEL_MASK 0x07u
#define pan_reset_clk__INDEX 0x04u
#define pan_reset_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define pan_reset_clk__PM_ACT_MSK 0x10u
#define pan_reset_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define pan_reset_clk__PM_STBY_MSK 0x10u

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x02u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x04u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x04u

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* Analog_int */
#define Analog_int__ES2_PATCH 0
#define Analog_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define Analog_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define Analog_int__INTC_MASK 0x20u
#define Analog_int__INTC_NUMBER 29
#define Analog_int__INTC_PRIOR_NUM 7
#define Analog_int__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define Analog_int__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define Analog_int__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define Analog_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* Tilt_Reset */
#define Tilt_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Tilt_Reset_Sync_ctrl_reg__0__POS 0
#define Tilt_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Tilt_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Tilt_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Tilt_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Tilt_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Tilt_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Tilt_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Tilt_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Tilt_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Tilt_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Tilt_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Tilt_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Tilt_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Tilt_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Tilt_Reset_Sync_ctrl_reg__MASK 0x01u
#define Tilt_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Tilt_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Tilt_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* Pan_Reset */
#define Pan_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Pan_Reset_Sync_ctrl_reg__0__POS 0
#define Pan_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Pan_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Pan_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Pan_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define Pan_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Pan_Reset_Sync_ctrl_reg__MASK 0x01u
#define Pan_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Pan_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Pan_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* ADC_DSM4 */
#define ADC_DSM4__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM4__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM4__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM4__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM4__CLK CYREG_DSM0_CLK
#define ADC_DSM4__CR0 CYREG_DSM0_CR0
#define ADC_DSM4__CR1 CYREG_DSM0_CR1
#define ADC_DSM4__CR10 CYREG_DSM0_CR10
#define ADC_DSM4__CR11 CYREG_DSM0_CR11
#define ADC_DSM4__CR12 CYREG_DSM0_CR12
#define ADC_DSM4__CR13 CYREG_DSM0_CR13
#define ADC_DSM4__CR14 CYREG_DSM0_CR14
#define ADC_DSM4__CR15 CYREG_DSM0_CR15
#define ADC_DSM4__CR16 CYREG_DSM0_CR16
#define ADC_DSM4__CR17 CYREG_DSM0_CR17
#define ADC_DSM4__CR2 CYREG_DSM0_CR2
#define ADC_DSM4__CR3 CYREG_DSM0_CR3
#define ADC_DSM4__CR4 CYREG_DSM0_CR4
#define ADC_DSM4__CR5 CYREG_DSM0_CR5
#define ADC_DSM4__CR6 CYREG_DSM0_CR6
#define ADC_DSM4__CR7 CYREG_DSM0_CR7
#define ADC_DSM4__CR8 CYREG_DSM0_CR8
#define ADC_DSM4__CR9 CYREG_DSM0_CR9
#define ADC_DSM4__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM4__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM4__MISC CYREG_DSM0_MISC
#define ADC_DSM4__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM4__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM4__REF0 CYREG_DSM0_REF0
#define ADC_DSM4__REF1 CYREG_DSM0_REF1
#define ADC_DSM4__REF2 CYREG_DSM0_REF2
#define ADC_DSM4__REF3 CYREG_DSM0_REF3
#define ADC_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM4__SW0 CYREG_DSM0_SW0
#define ADC_DSM4__SW2 CYREG_DSM0_SW2
#define ADC_DSM4__SW3 CYREG_DSM0_SW3
#define ADC_DSM4__SW4 CYREG_DSM0_SW4
#define ADC_DSM4__SW6 CYREG_DSM0_SW6
#define ADC_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM4__TST0 CYREG_DSM0_TST0
#define ADC_DSM4__TST1 CYREG_DSM0_TST1

/* Gyro_Pin */
#define Gyro_Pin__0__MASK 0x02u
#define Gyro_Pin__0__PC CYREG_PRT5_PC1
#define Gyro_Pin__0__PORT 5
#define Gyro_Pin__0__SHIFT 1
#define Gyro_Pin__AG CYREG_PRT5_AG
#define Gyro_Pin__AMUX CYREG_PRT5_AMUX
#define Gyro_Pin__BIE CYREG_PRT5_BIE
#define Gyro_Pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define Gyro_Pin__BYP CYREG_PRT5_BYP
#define Gyro_Pin__CTL CYREG_PRT5_CTL
#define Gyro_Pin__DM0 CYREG_PRT5_DM0
#define Gyro_Pin__DM1 CYREG_PRT5_DM1
#define Gyro_Pin__DM2 CYREG_PRT5_DM2
#define Gyro_Pin__DR CYREG_PRT5_DR
#define Gyro_Pin__INP_DIS CYREG_PRT5_INP_DIS
#define Gyro_Pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Gyro_Pin__LCD_EN CYREG_PRT5_LCD_EN
#define Gyro_Pin__MASK 0x02u
#define Gyro_Pin__PORT 5
#define Gyro_Pin__PRT CYREG_PRT5_PRT
#define Gyro_Pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Gyro_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Gyro_Pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Gyro_Pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Gyro_Pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Gyro_Pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Gyro_Pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Gyro_Pin__PS CYREG_PRT5_PS
#define Gyro_Pin__SHIFT 1
#define Gyro_Pin__SLW CYREG_PRT5_SLW

/* Pixy_int */
#define Pixy_int__ES2_PATCH 0
#define Pixy_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Pixy_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Pixy_int__INTC_MASK 0x04u
#define Pixy_int__INTC_NUMBER 2
#define Pixy_int__INTC_PRIOR_NUM 7
#define Pixy_int__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define Pixy_int__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Pixy_int__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Pixy_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04)

/* PixyTilt */
#define PixyTilt__0__MASK 0x10u
#define PixyTilt__0__PC CYREG_PRT1_PC4
#define PixyTilt__0__PORT 1
#define PixyTilt__0__SHIFT 4
#define PixyTilt__AG CYREG_PRT1_AG
#define PixyTilt__AMUX CYREG_PRT1_AMUX
#define PixyTilt__BIE CYREG_PRT1_BIE
#define PixyTilt__BIT_MASK CYREG_PRT1_BIT_MASK
#define PixyTilt__BYP CYREG_PRT1_BYP
#define PixyTilt__CTL CYREG_PRT1_CTL
#define PixyTilt__DM0 CYREG_PRT1_DM0
#define PixyTilt__DM1 CYREG_PRT1_DM1
#define PixyTilt__DM2 CYREG_PRT1_DM2
#define PixyTilt__DR CYREG_PRT1_DR
#define PixyTilt__INP_DIS CYREG_PRT1_INP_DIS
#define PixyTilt__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PixyTilt__LCD_EN CYREG_PRT1_LCD_EN
#define PixyTilt__MASK 0x10u
#define PixyTilt__PORT 1
#define PixyTilt__PRT CYREG_PRT1_PRT
#define PixyTilt__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PixyTilt__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PixyTilt__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PixyTilt__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PixyTilt__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PixyTilt__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PixyTilt__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PixyTilt__PS CYREG_PRT1_PS
#define PixyTilt__SHIFT 4
#define PixyTilt__SLW CYREG_PRT1_SLW

/* Tilt_int */
#define Tilt_int__ES2_PATCH 0
#define Tilt_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Tilt_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Tilt_int__INTC_MASK 0x08u
#define Tilt_int__INTC_NUMBER 3
#define Tilt_int__INTC_PRIOR_NUM 7
#define Tilt_int__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define Tilt_int__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Tilt_int__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Tilt_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06)

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_IRQ */
#define ADC_IRQ__ES2_PATCH 0
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ADC_IRQ__INTC_MASK 0x10u
#define ADC_IRQ__INTC_NUMBER 4
#define ADC_IRQ__INTC_PRIOR_NUM 7
#define ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08)

/* Clk_int */
#define Clk_int__ES2_PATCH 0
#define Clk_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Clk_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Clk_int__INTC_MASK 0x01u
#define Clk_int__INTC_NUMBER 0
#define Clk_int__INTC_PRIOR_NUM 7
#define Clk_int__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define Clk_int__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Clk_int__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Clk_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00)

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x07u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x80u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x80u

/* Pan_int */
#define Pan_int__ES2_PATCH 0
#define Pan_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Pan_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Pan_int__INTC_MASK 0x02u
#define Pan_int__INTC_NUMBER 1
#define Pan_int__INTC_PRIOR_NUM 7
#define Pan_int__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define Pan_int__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Pan_int__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Pan_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02)

/* PixyPan */
#define PixyPan__0__MASK 0x40u
#define PixyPan__0__PC CYREG_PRT1_PC6
#define PixyPan__0__PORT 1
#define PixyPan__0__SHIFT 6
#define PixyPan__AG CYREG_PRT1_AG
#define PixyPan__AMUX CYREG_PRT1_AMUX
#define PixyPan__BIE CYREG_PRT1_BIE
#define PixyPan__BIT_MASK CYREG_PRT1_BIT_MASK
#define PixyPan__BYP CYREG_PRT1_BYP
#define PixyPan__CTL CYREG_PRT1_CTL
#define PixyPan__DM0 CYREG_PRT1_DM0
#define PixyPan__DM1 CYREG_PRT1_DM1
#define PixyPan__DM2 CYREG_PRT1_DM2
#define PixyPan__DR CYREG_PRT1_DR
#define PixyPan__INP_DIS CYREG_PRT1_INP_DIS
#define PixyPan__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PixyPan__LCD_EN CYREG_PRT1_LCD_EN
#define PixyPan__MASK 0x40u
#define PixyPan__PORT 1
#define PixyPan__PRT CYREG_PRT1_PRT
#define PixyPan__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PixyPan__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PixyPan__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PixyPan__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PixyPan__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PixyPan__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PixyPan__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PixyPan__PS CYREG_PRT1_PS
#define PixyPan__SHIFT 6
#define PixyPan__SLW CYREG_PRT1_SLW

/* PWM_clk */
#define PWM_clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_clk__INDEX 0x00u
#define PWM_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_clk__PM_ACT_MSK 0x01u
#define PWM_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_clk__PM_STBY_MSK 0x01u

/* UART_Rx */
#define UART_Rx__0__MASK 0x08u
#define UART_Rx__0__PC CYREG_PRT5_PC3
#define UART_Rx__0__PORT 5
#define UART_Rx__0__SHIFT 3
#define UART_Rx__AG CYREG_PRT5_AG
#define UART_Rx__AMUX CYREG_PRT5_AMUX
#define UART_Rx__BIE CYREG_PRT5_BIE
#define UART_Rx__BIT_MASK CYREG_PRT5_BIT_MASK
#define UART_Rx__BYP CYREG_PRT5_BYP
#define UART_Rx__CTL CYREG_PRT5_CTL
#define UART_Rx__DM0 CYREG_PRT5_DM0
#define UART_Rx__DM1 CYREG_PRT5_DM1
#define UART_Rx__DM2 CYREG_PRT5_DM2
#define UART_Rx__DR CYREG_PRT5_DR
#define UART_Rx__INP_DIS CYREG_PRT5_INP_DIS
#define UART_Rx__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define UART_Rx__LCD_EN CYREG_PRT5_LCD_EN
#define UART_Rx__MASK 0x08u
#define UART_Rx__PORT 5
#define UART_Rx__PRT CYREG_PRT5_PRT
#define UART_Rx__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define UART_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define UART_Rx__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define UART_Rx__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define UART_Rx__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define UART_Rx__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define UART_Rx__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define UART_Rx__PS CYREG_PRT5_PS
#define UART_Rx__SHIFT 3
#define UART_Rx__SLW CYREG_PRT5_SLW

/* BL_H2 */
#define BL_H2__0__MASK 0x80u
#define BL_H2__0__PC CYREG_PRT0_PC7
#define BL_H2__0__PORT 0
#define BL_H2__0__SHIFT 7
#define BL_H2__AG CYREG_PRT0_AG
#define BL_H2__AMUX CYREG_PRT0_AMUX
#define BL_H2__BIE CYREG_PRT0_BIE
#define BL_H2__BIT_MASK CYREG_PRT0_BIT_MASK
#define BL_H2__BYP CYREG_PRT0_BYP
#define BL_H2__CTL CYREG_PRT0_CTL
#define BL_H2__DM0 CYREG_PRT0_DM0
#define BL_H2__DM1 CYREG_PRT0_DM1
#define BL_H2__DM2 CYREG_PRT0_DM2
#define BL_H2__DR CYREG_PRT0_DR
#define BL_H2__INP_DIS CYREG_PRT0_INP_DIS
#define BL_H2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BL_H2__LCD_EN CYREG_PRT0_LCD_EN
#define BL_H2__MASK 0x80u
#define BL_H2__PORT 0
#define BL_H2__PRT CYREG_PRT0_PRT
#define BL_H2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BL_H2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BL_H2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BL_H2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BL_H2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BL_H2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BL_H2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BL_H2__PS CYREG_PRT0_PS
#define BL_H2__SHIFT 7
#define BL_H2__SLW CYREG_PRT0_SLW

/* BR_H2 */
#define BR_H2__0__MASK 0x80u
#define BR_H2__0__PC CYREG_PRT3_PC7
#define BR_H2__0__PORT 3
#define BR_H2__0__SHIFT 7
#define BR_H2__AG CYREG_PRT3_AG
#define BR_H2__AMUX CYREG_PRT3_AMUX
#define BR_H2__BIE CYREG_PRT3_BIE
#define BR_H2__BIT_MASK CYREG_PRT3_BIT_MASK
#define BR_H2__BYP CYREG_PRT3_BYP
#define BR_H2__CTL CYREG_PRT3_CTL
#define BR_H2__DM0 CYREG_PRT3_DM0
#define BR_H2__DM1 CYREG_PRT3_DM1
#define BR_H2__DM2 CYREG_PRT3_DM2
#define BR_H2__DR CYREG_PRT3_DR
#define BR_H2__INP_DIS CYREG_PRT3_INP_DIS
#define BR_H2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BR_H2__LCD_EN CYREG_PRT3_LCD_EN
#define BR_H2__MASK 0x80u
#define BR_H2__PORT 3
#define BR_H2__PRT CYREG_PRT3_PRT
#define BR_H2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BR_H2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BR_H2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BR_H2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BR_H2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BR_H2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BR_H2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BR_H2__PS CYREG_PRT3_PS
#define BR_H2__SHIFT 7
#define BR_H2__SLW CYREG_PRT3_SLW

/* FL_H2 */
#define FL_H2__0__MASK 0x08u
#define FL_H2__0__PC CYREG_PRT0_PC3
#define FL_H2__0__PORT 0
#define FL_H2__0__SHIFT 3
#define FL_H2__AG CYREG_PRT0_AG
#define FL_H2__AMUX CYREG_PRT0_AMUX
#define FL_H2__BIE CYREG_PRT0_BIE
#define FL_H2__BIT_MASK CYREG_PRT0_BIT_MASK
#define FL_H2__BYP CYREG_PRT0_BYP
#define FL_H2__CTL CYREG_PRT0_CTL
#define FL_H2__DM0 CYREG_PRT0_DM0
#define FL_H2__DM1 CYREG_PRT0_DM1
#define FL_H2__DM2 CYREG_PRT0_DM2
#define FL_H2__DR CYREG_PRT0_DR
#define FL_H2__INP_DIS CYREG_PRT0_INP_DIS
#define FL_H2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FL_H2__LCD_EN CYREG_PRT0_LCD_EN
#define FL_H2__MASK 0x08u
#define FL_H2__PORT 0
#define FL_H2__PRT CYREG_PRT0_PRT
#define FL_H2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FL_H2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FL_H2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FL_H2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FL_H2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FL_H2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FL_H2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FL_H2__PS CYREG_PRT0_PS
#define FL_H2__SHIFT 3
#define FL_H2__SLW CYREG_PRT0_SLW

/* FR_H2 */
#define FR_H2__0__MASK 0x08u
#define FR_H2__0__PC CYREG_PRT3_PC3
#define FR_H2__0__PORT 3
#define FR_H2__0__SHIFT 3
#define FR_H2__AG CYREG_PRT3_AG
#define FR_H2__AMUX CYREG_PRT3_AMUX
#define FR_H2__BIE CYREG_PRT3_BIE
#define FR_H2__BIT_MASK CYREG_PRT3_BIT_MASK
#define FR_H2__BYP CYREG_PRT3_BYP
#define FR_H2__CTL CYREG_PRT3_CTL
#define FR_H2__DM0 CYREG_PRT3_DM0
#define FR_H2__DM1 CYREG_PRT3_DM1
#define FR_H2__DM2 CYREG_PRT3_DM2
#define FR_H2__DR CYREG_PRT3_DR
#define FR_H2__INP_DIS CYREG_PRT3_INP_DIS
#define FR_H2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FR_H2__LCD_EN CYREG_PRT3_LCD_EN
#define FR_H2__MASK 0x08u
#define FR_H2__PORT 3
#define FR_H2__PRT CYREG_PRT3_PRT
#define FR_H2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FR_H2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FR_H2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FR_H2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FR_H2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FR_H2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FR_H2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FR_H2__PS CYREG_PRT3_PS
#define FR_H2__SHIFT 3
#define FR_H2__SLW CYREG_PRT3_SLW

/* BL_H */
#define BL_H__0__MASK 0x20u
#define BL_H__0__PC CYREG_PRT0_PC5
#define BL_H__0__PORT 0
#define BL_H__0__SHIFT 5
#define BL_H__AG CYREG_PRT0_AG
#define BL_H__AMUX CYREG_PRT0_AMUX
#define BL_H__BIE CYREG_PRT0_BIE
#define BL_H__BIT_MASK CYREG_PRT0_BIT_MASK
#define BL_H__BYP CYREG_PRT0_BYP
#define BL_H__CTL CYREG_PRT0_CTL
#define BL_H__DM0 CYREG_PRT0_DM0
#define BL_H__DM1 CYREG_PRT0_DM1
#define BL_H__DM2 CYREG_PRT0_DM2
#define BL_H__DR CYREG_PRT0_DR
#define BL_H__INP_DIS CYREG_PRT0_INP_DIS
#define BL_H__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BL_H__LCD_EN CYREG_PRT0_LCD_EN
#define BL_H__MASK 0x20u
#define BL_H__PORT 0
#define BL_H__PRT CYREG_PRT0_PRT
#define BL_H__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BL_H__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BL_H__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BL_H__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BL_H__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BL_H__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BL_H__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BL_H__PS CYREG_PRT0_PS
#define BL_H__SHIFT 5
#define BL_H__SLW CYREG_PRT0_SLW

/* BR_H */
#define BR_H__0__MASK 0x20u
#define BR_H__0__PC CYREG_PRT3_PC5
#define BR_H__0__PORT 3
#define BR_H__0__SHIFT 5
#define BR_H__AG CYREG_PRT3_AG
#define BR_H__AMUX CYREG_PRT3_AMUX
#define BR_H__BIE CYREG_PRT3_BIE
#define BR_H__BIT_MASK CYREG_PRT3_BIT_MASK
#define BR_H__BYP CYREG_PRT3_BYP
#define BR_H__CTL CYREG_PRT3_CTL
#define BR_H__DM0 CYREG_PRT3_DM0
#define BR_H__DM1 CYREG_PRT3_DM1
#define BR_H__DM2 CYREG_PRT3_DM2
#define BR_H__DR CYREG_PRT3_DR
#define BR_H__INP_DIS CYREG_PRT3_INP_DIS
#define BR_H__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BR_H__LCD_EN CYREG_PRT3_LCD_EN
#define BR_H__MASK 0x20u
#define BR_H__PORT 3
#define BR_H__PRT CYREG_PRT3_PRT
#define BR_H__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BR_H__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BR_H__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BR_H__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BR_H__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BR_H__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BR_H__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BR_H__PS CYREG_PRT3_PS
#define BR_H__SHIFT 5
#define BR_H__SLW CYREG_PRT3_SLW

/* FL_H */
#define FL_H__0__MASK 0x02u
#define FL_H__0__PC CYREG_PRT0_PC1
#define FL_H__0__PORT 0
#define FL_H__0__SHIFT 1
#define FL_H__AG CYREG_PRT0_AG
#define FL_H__AMUX CYREG_PRT0_AMUX
#define FL_H__BIE CYREG_PRT0_BIE
#define FL_H__BIT_MASK CYREG_PRT0_BIT_MASK
#define FL_H__BYP CYREG_PRT0_BYP
#define FL_H__CTL CYREG_PRT0_CTL
#define FL_H__DM0 CYREG_PRT0_DM0
#define FL_H__DM1 CYREG_PRT0_DM1
#define FL_H__DM2 CYREG_PRT0_DM2
#define FL_H__DR CYREG_PRT0_DR
#define FL_H__INP_DIS CYREG_PRT0_INP_DIS
#define FL_H__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FL_H__LCD_EN CYREG_PRT0_LCD_EN
#define FL_H__MASK 0x02u
#define FL_H__PORT 0
#define FL_H__PRT CYREG_PRT0_PRT
#define FL_H__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FL_H__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FL_H__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FL_H__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FL_H__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FL_H__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FL_H__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FL_H__PS CYREG_PRT0_PS
#define FL_H__SHIFT 1
#define FL_H__SLW CYREG_PRT0_SLW

/* FR_H */
#define FR_H__0__MASK 0x02u
#define FR_H__0__PC CYREG_PRT3_PC1
#define FR_H__0__PORT 3
#define FR_H__0__SHIFT 1
#define FR_H__AG CYREG_PRT3_AG
#define FR_H__AMUX CYREG_PRT3_AMUX
#define FR_H__BIE CYREG_PRT3_BIE
#define FR_H__BIT_MASK CYREG_PRT3_BIT_MASK
#define FR_H__BYP CYREG_PRT3_BYP
#define FR_H__CTL CYREG_PRT3_CTL
#define FR_H__DM0 CYREG_PRT3_DM0
#define FR_H__DM1 CYREG_PRT3_DM1
#define FR_H__DM2 CYREG_PRT3_DM2
#define FR_H__DR CYREG_PRT3_DR
#define FR_H__INP_DIS CYREG_PRT3_INP_DIS
#define FR_H__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define FR_H__LCD_EN CYREG_PRT3_LCD_EN
#define FR_H__MASK 0x02u
#define FR_H__PORT 3
#define FR_H__PRT CYREG_PRT3_PRT
#define FR_H__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define FR_H__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define FR_H__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define FR_H__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define FR_H__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define FR_H__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define FR_H__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define FR_H__PS CYREG_PRT3_PS
#define FR_H__SHIFT 1
#define FR_H__SLW CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
