-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "10/12/2016 16:43:55"

-- 
-- Device: Altera EP3C25E144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	trs80_mist IS
    PORT (
	CLOCK_27 : IN std_logic_vector(1 DOWNTO 0);
	SDRAM_DQ : BUFFER std_logic_vector(15 DOWNTO 0);
	SDRAM_A : BUFFER std_logic_vector(12 DOWNTO 0);
	SDRAM_DQML : BUFFER std_logic;
	SDRAM_DQMH : BUFFER std_logic;
	SDRAM_nWE : BUFFER std_logic;
	SDRAM_nCAS : BUFFER std_logic;
	SDRAM_nRAS : BUFFER std_logic;
	SDRAM_nCS : BUFFER std_logic;
	SDRAM_BA : BUFFER std_logic_vector(1 DOWNTO 0);
	SDRAM_CLK : BUFFER std_logic;
	SDRAM_CKE : BUFFER std_logic;
	SPI_DO : BUFFER std_logic;
	SPI_DI : IN std_logic;
	SPI_SCK : IN std_logic;
	SPI_SS2 : IN std_logic;
	SPI_SS3 : IN std_logic;
	SPI_SS4 : IN std_logic;
	CONF_DATA0 : IN std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(5 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(5 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(5 DOWNTO 0)
	);
END trs80_mist;

-- Design Ports Information
-- CLOCK_27[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[0]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[1]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[2]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[3]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[4]	=>  Location: PIN_4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[5]	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[6]	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[7]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[8]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[9]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[10]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[11]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_A[12]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQML	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQMH	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_nWE	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_nCAS	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_nRAS	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_nCS	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[0]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[1]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CLK	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CKE	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_DO	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_SS2	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_SS4	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[0]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[1]	=>  Location: PIN_79,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[2]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[3]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[4]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[5]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[6]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[7]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[8]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[9]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[10]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[11]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[12]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[13]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[14]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[15]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_27[0]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CONF_DATA0	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_SCK	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_DI	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SPI_SS3	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF trs80_mist IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_27 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SDRAM_A : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_SDRAM_DQML : std_logic;
SIGNAL ww_SDRAM_DQMH : std_logic;
SIGNAL ww_SDRAM_nWE : std_logic;
SIGNAL ww_SDRAM_nCAS : std_logic;
SIGNAL ww_SDRAM_nRAS : std_logic;
SIGNAL ww_SDRAM_nCS : std_logic;
SIGNAL ww_SDRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_CLK : std_logic;
SIGNAL ww_SDRAM_CKE : std_logic;
SIGNAL ww_SPI_DO : std_logic;
SIGNAL ww_SPI_DI : std_logic;
SIGNAL ww_SPI_SCK : std_logic;
SIGNAL ww_SPI_SS2 : std_logic;
SIGNAL ww_SPI_SS3 : std_logic;
SIGNAL ww_SPI_SS4 : std_logic;
SIGNAL ww_CONF_DATA0 : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(5 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \osd_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pixel_clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Equal0~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \osd_hs~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \trs_glue|Rst_n_i~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SPI_SCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_27[0]~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SPI_SS3~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_27[1]~input_o\ : std_logic;
SIGNAL \SPI_SS2~input_o\ : std_logic;
SIGNAL \SPI_SS4~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \SPI_SCK~input_o\ : std_logic;
SIGNAL \SPI_SCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \user_io|byte_cnt[1]~9_combout\ : std_logic;
SIGNAL \CONF_DATA0~input_o\ : std_logic;
SIGNAL \user_io|bit_cnt[0]~2_combout\ : std_logic;
SIGNAL \user_io|bit_cnt[1]~1_combout\ : std_logic;
SIGNAL \user_io|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[7]~7_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[4]~17\ : std_logic;
SIGNAL \user_io|byte_cnt[5]~18_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[5]~19\ : std_logic;
SIGNAL \user_io|byte_cnt[6]~20_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[6]~21\ : std_logic;
SIGNAL \user_io|byte_cnt[7]~22_combout\ : std_logic;
SIGNAL \user_io|Equal14~1_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[7]~15_combout\ : std_logic;
SIGNAL \user_io|Equal14~0_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[0]~8_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[1]~10\ : std_logic;
SIGNAL \user_io|byte_cnt[2]~11_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[2]~12\ : std_logic;
SIGNAL \user_io|byte_cnt[3]~13_combout\ : std_logic;
SIGNAL \user_io|byte_cnt[3]~14\ : std_logic;
SIGNAL \user_io|byte_cnt[4]~16_combout\ : std_logic;
SIGNAL \SPI_DI~input_o\ : std_logic;
SIGNAL \user_io|sbuf[0]~feeder_combout\ : std_logic;
SIGNAL \user_io|cmd[1]~feeder_combout\ : std_logic;
SIGNAL \user_io|Equal15~1_combout\ : std_logic;
SIGNAL \user_io|Equal15~0_combout\ : std_logic;
SIGNAL \user_io|cmd[7]~0_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~2_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~3_combout\ : std_logic;
SIGNAL \user_io|Mux3~19_combout\ : std_logic;
SIGNAL \user_io|Mux3~15_combout\ : std_logic;
SIGNAL \user_io|Mux3~16_combout\ : std_logic;
SIGNAL \user_io|Mux3~17_combout\ : std_logic;
SIGNAL \user_io|Mux3~18_combout\ : std_logic;
SIGNAL \user_io|Mux3~20_combout\ : std_logic;
SIGNAL \user_io|Mux3~21_combout\ : std_logic;
SIGNAL \user_io|Mux3~24_combout\ : std_logic;
SIGNAL \user_io|Mux3~22_combout\ : std_logic;
SIGNAL \user_io|Mux3~23_combout\ : std_logic;
SIGNAL \user_io|Mux3~25_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~1_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~4_combout\ : std_logic;
SIGNAL \user_io|Mux3~6_combout\ : std_logic;
SIGNAL \user_io|Mux3~5_combout\ : std_logic;
SIGNAL \user_io|Mux3~7_combout\ : std_logic;
SIGNAL \user_io|Mux3~0_combout\ : std_logic;
SIGNAL \user_io|Mux3~1_combout\ : std_logic;
SIGNAL \user_io|Mux3~2_combout\ : std_logic;
SIGNAL \user_io|Mux3~3_combout\ : std_logic;
SIGNAL \user_io|Mux3~4_combout\ : std_logic;
SIGNAL \user_io|Mux3~8_combout\ : std_logic;
SIGNAL \user_io|Mux3~9_combout\ : std_logic;
SIGNAL \user_io|Mux3~13_combout\ : std_logic;
SIGNAL \user_io|Mux3~10_combout\ : std_logic;
SIGNAL \user_io|Mux3~11_combout\ : std_logic;
SIGNAL \user_io|Mux3~12_combout\ : std_logic;
SIGNAL \user_io|Mux3~14_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~0_combout\ : std_logic;
SIGNAL \user_io|sbuf[2]~feeder_combout\ : std_logic;
SIGNAL \user_io|sbuf[5]~feeder_combout\ : std_logic;
SIGNAL \user_io|cmd[6]~feeder_combout\ : std_logic;
SIGNAL \user_io|cmd[5]~feeder_combout\ : std_logic;
SIGNAL \user_io|Equal0~0_combout\ : std_logic;
SIGNAL \user_io|cmd[0]~feeder_combout\ : std_logic;
SIGNAL \user_io|cmd[2]~feeder_combout\ : std_logic;
SIGNAL \user_io|Equal0~1_combout\ : std_logic;
SIGNAL \user_io|Equal0~2_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~5_combout\ : std_logic;
SIGNAL \user_io|Equal15~2_combout\ : std_logic;
SIGNAL \user_io|Mux2~0_combout\ : std_logic;
SIGNAL \user_io|Mux2~1_combout\ : std_logic;
SIGNAL \user_io|Mux2~2_combout\ : std_logic;
SIGNAL \user_io|Mux2~3_combout\ : std_logic;
SIGNAL \user_io|Mux2~4_combout\ : std_logic;
SIGNAL \user_io|Mux2~5_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[1]~9_combout\ : std_logic;
SIGNAL \user_io|Decoder0~0_combout\ : std_logic;
SIGNAL \user_io|Decoder0~1_combout\ : std_logic;
SIGNAL \user_io|Decoder0~3_combout\ : std_logic;
SIGNAL \user_io|Equal12~0_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[4]~16\ : std_logic;
SIGNAL \user_io|serial_out_rptr[5]~17_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[5]~5_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[5]~6_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[5]~7_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[0]~8_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[1]~10\ : std_logic;
SIGNAL \user_io|serial_out_rptr[2]~11_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[2]~12\ : std_logic;
SIGNAL \user_io|serial_out_rptr[3]~13_combout\ : std_logic;
SIGNAL \user_io|serial_out_rptr[3]~14\ : std_logic;
SIGNAL \user_io|serial_out_rptr[4]~15_combout\ : std_logic;
SIGNAL \user_io|Mux2~6_combout\ : std_logic;
SIGNAL \user_io|Mux2~7_combout\ : std_logic;
SIGNAL \user_io|Mux2~8_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~6_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~7_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~8_combout\ : std_logic;
SIGNAL \user_io|Mux3~26_combout\ : std_logic;
SIGNAL \user_io|Mux3~30_combout\ : std_logic;
SIGNAL \user_io|Mux3~28_combout\ : std_logic;
SIGNAL \user_io|Mux3~27_combout\ : std_logic;
SIGNAL \user_io|Mux3~29_combout\ : std_logic;
SIGNAL \user_io|Mux3~31_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~9_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~10_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~11_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~reg0_q\ : std_logic;
SIGNAL \user_io|SPI_DO~enfeeder_combout\ : std_logic;
SIGNAL \user_io|SPI_DO~en_q\ : std_logic;
SIGNAL \CLOCK_27[0]~input_o\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \trs_ps2|PS2_Data_r[0]~feeder_combout\ : std_logic;
SIGNAL \trs_glue|Rst_n_i~feeder_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[0]~8_combout\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \always0~0_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[7]~10_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[7]~11_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[0]~9\ : std_logic;
SIGNAL \cpu_reset_cnt[1]~12_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[1]~13\ : std_logic;
SIGNAL \cpu_reset_cnt[2]~14_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[2]~15\ : std_logic;
SIGNAL \cpu_reset_cnt[3]~16_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[3]~17\ : std_logic;
SIGNAL \cpu_reset_cnt[4]~18_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[4]~19\ : std_logic;
SIGNAL \cpu_reset_cnt[5]~20_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[5]~21\ : std_logic;
SIGNAL \cpu_reset_cnt[6]~22_combout\ : std_logic;
SIGNAL \cpu_reset_cnt[6]~23\ : std_logic;
SIGNAL \cpu_reset_cnt[7]~24_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~2clkctrl_outclk\ : std_logic;
SIGNAL \trs_glue|Rst_n_i~q\ : std_logic;
SIGNAL \trs_glue|Rst_n_i~clkctrl_outclk\ : std_logic;
SIGNAL \trs_glue|Cnt[0]~2_combout\ : std_logic;
SIGNAL \trs_glue|Add0~1_combout\ : std_logic;
SIGNAL \trs_glue|Add0~0_combout\ : std_logic;
SIGNAL \trs_glue|Equal0~0_combout\ : std_logic;
SIGNAL \trs_glue|Tick1us~q\ : std_logic;
SIGNAL \trs_ps2|PS2_Data_r[1]~feeder_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Data_s~0_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Data_s~q\ : std_logic;
SIGNAL \clk_div[0]~18_combout\ : std_logic;
SIGNAL \clk_div[1]~6_combout\ : std_logic;
SIGNAL \clk_div[1]~7\ : std_logic;
SIGNAL \clk_div[2]~8_combout\ : std_logic;
SIGNAL \clk_div[2]~9\ : std_logic;
SIGNAL \clk_div[3]~10_combout\ : std_logic;
SIGNAL \clk_div[3]~11\ : std_logic;
SIGNAL \clk_div[4]~12_combout\ : std_logic;
SIGNAL \clk_div[4]~13\ : std_logic;
SIGNAL \clk_div[5]~14_combout\ : std_logic;
SIGNAL \clk_div[5]~15\ : std_logic;
SIGNAL \clk_div[6]~16_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Clk_r[0]~0_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Clk_r[1]~feeder_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Clk_State~0_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Clk_State~q\ : std_logic;
SIGNAL \trs_ps2|PS2_Sample~0_combout\ : std_logic;
SIGNAL \trs_ps2|PS2_Sample~q\ : std_logic;
SIGNAL \trs_ps2|Add1~51\ : std_logic;
SIGNAL \trs_ps2|Add1~52_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~93_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~53\ : std_logic;
SIGNAL \trs_ps2|Add1~54_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~92_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~55\ : std_logic;
SIGNAL \trs_ps2|Add1~56_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~91_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~57\ : std_logic;
SIGNAL \trs_ps2|Add1~58_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~90_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~59\ : std_logic;
SIGNAL \trs_ps2|Add1~60_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~89_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~61\ : std_logic;
SIGNAL \trs_ps2|Add1~62_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~88_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~63\ : std_logic;
SIGNAL \trs_ps2|Add1~64_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~119_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~65\ : std_logic;
SIGNAL \trs_ps2|Add1~66_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~118_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~67\ : std_logic;
SIGNAL \trs_ps2|Add1~68_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~117_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~69\ : std_logic;
SIGNAL \trs_ps2|Add1~70_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~116_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~71\ : std_logic;
SIGNAL \trs_ps2|Add1~72_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~115_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~73\ : std_logic;
SIGNAL \trs_ps2|Add1~74_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~114_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~75\ : std_logic;
SIGNAL \trs_ps2|Add1~76_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~113_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~77\ : std_logic;
SIGNAL \trs_ps2|Add1~78_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~112_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~1_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~79\ : std_logic;
SIGNAL \trs_ps2|Add1~80_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~111_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~81\ : std_logic;
SIGNAL \trs_ps2|Add1~82_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~110_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~83\ : std_logic;
SIGNAL \trs_ps2|Add1~84_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~109_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~85\ : std_logic;
SIGNAL \trs_ps2|Add1~86_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~108_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~0_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~3_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~2_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~4_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~24_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~107_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~25\ : std_logic;
SIGNAL \trs_ps2|Add1~26_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~106_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~27\ : std_logic;
SIGNAL \trs_ps2|Add1~28_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~105_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~29\ : std_logic;
SIGNAL \trs_ps2|Add1~30_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~104_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~31\ : std_logic;
SIGNAL \trs_ps2|Add1~32_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~103_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~33\ : std_logic;
SIGNAL \trs_ps2|Add1~34_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~102_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~35\ : std_logic;
SIGNAL \trs_ps2|Add1~36_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~101_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~37\ : std_logic;
SIGNAL \trs_ps2|Add1~38_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~100_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~39\ : std_logic;
SIGNAL \trs_ps2|Add1~40_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~99_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~41\ : std_logic;
SIGNAL \trs_ps2|Add1~42_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~98_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~43\ : std_logic;
SIGNAL \trs_ps2|Add1~44_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~97_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~45\ : std_logic;
SIGNAL \trs_ps2|Add1~46_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~96_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~47\ : std_logic;
SIGNAL \trs_ps2|Add1~48_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~95_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~49\ : std_logic;
SIGNAL \trs_ps2|Add1~50_combout\ : std_logic;
SIGNAL \trs_ps2|Add1~94_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~5_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~8_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~6_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~7_combout\ : std_logic;
SIGNAL \trs_ps2|Equal7~9_combout\ : std_logic;
SIGNAL \trs_ps2|Add0~0_combout\ : std_logic;
SIGNAL \trs_ps2|Equal6~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[0]~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[2]~1_combout\ : std_logic;
SIGNAL \trs_ps2|Equal4~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[3]~5_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[3]~6_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[0]~4_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[1]~2_combout\ : std_logic;
SIGNAL \trs_ps2|Add0~1_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Bit_Cnt[3]~3_combout\ : std_logic;
SIGNAL \trs_ps2|RX_ShiftReg[7]~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_ShiftReg[7]~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux4~9_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~10_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~11_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~9_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~10_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux6~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux1~9_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix_Wr_Addr[5]~feeder_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~11_combout\ : std_logic;
SIGNAL \trs_ps2|Equal8~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Received~2_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Received~q\ : std_logic;
SIGNAL \trs_ps2|Mux3~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux3~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~9_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~10_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~11_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~7_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~6_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~9_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux2~10_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~5_combout\ : std_logic;
SIGNAL \trs_ps2|Mux0~6_combout\ : std_logic;
SIGNAL \trs_ps2|Equal10~1_combout\ : std_logic;
SIGNAL \trs_ps2|Mux5~9_combout\ : std_logic;
SIGNAL \trs_ps2|Equal10~0_combout\ : std_logic;
SIGNAL \trs_ps2|Equal10~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix_Wr_Addr[5]~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix_Wr_Addr[3]~feeder_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Release~0_combout\ : std_logic;
SIGNAL \trs_ps2|RX_Release~q\ : std_logic;
SIGNAL \trs_ps2|Matrix_Set~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix_Set~q\ : std_logic;
SIGNAL \trs_ps2|Matrix_Clear~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix_Clear~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~54_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~58_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][0]~59_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~87_combout\ : std_logic;
SIGNAL \trs_ps2|process_4~0_combout\ : std_logic;
SIGNAL \trs_ps2|process_4~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][0]~124_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][2]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][3]~52_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~47_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~51_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~85_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][3]~122_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][2]~q\ : std_logic;
SIGNAL \trs_ps2|Mux20~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][5]~56_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~55_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~86_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][5]~123_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][2]~q\ : std_logic;
SIGNAL \trs_ps2|Mux20~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][3]~38_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~32_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~37_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~81_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][3]~118_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][2]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~33_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][3]~35_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~80_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][3]~117_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][2]~q\ : std_logic;
SIGNAL \trs_ps2|Mux20~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~40_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~41_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][5]~42_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~82_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][5]~119_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][2]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][6]~45_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~44_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~83_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][6]~120_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][2]~q\ : std_logic;
SIGNAL \trs_ps2|Mux20~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~79_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~48_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][2]~49_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~84_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][2]~121_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][2]~q\ : std_logic;
SIGNAL \SDRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \T80s|u0|R[0]~8_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~4_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~5_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~93_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][7]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~94_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][7]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~96_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][7]~q\ : std_logic;
SIGNAL \trs_ps2|Mux15~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux15~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~91_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][7]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~89_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][7]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~90_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][7]~q\ : std_logic;
SIGNAL \trs_ps2|Mux15~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~92_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][7]~q\ : std_logic;
SIGNAL \trs_ps2|Mux15~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~88_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~95_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][7]~q\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux258~0_combout\ : std_logic;
SIGNAL \T80s|u0|TState~2_combout\ : std_logic;
SIGNAL \T80s|u0|TState~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~6_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~100_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][6]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~99_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][6]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~98_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][6]~q\ : std_logic;
SIGNAL \trs_ps2|Mux16~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~101_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][6]~q\ : std_logic;
SIGNAL \trs_ps2|Mux16~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~103_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][6]~q\ : std_logic;
SIGNAL \trs_ps2|Mux16~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~102_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][6]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~104_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][6]~q\ : std_logic;
SIGNAL \trs_ps2|Mux16~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~97_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~105_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][6]~q\ : std_logic;
SIGNAL \trs_ps2|Mux14~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~76_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][1]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~78_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][1]~q\ : std_logic;
SIGNAL \trs_ps2|Mux21~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~75_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][1]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~77_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][1]~q\ : std_logic;
SIGNAL \trs_ps2|Mux21~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~70_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~73_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][1]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~71_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][1]~q\ : std_logic;
SIGNAL \trs_ps2|Mux21~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~74_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][1]~q\ : std_logic;
SIGNAL \trs_ps2|Mux21~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~72_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][1]~q\ : std_logic;
SIGNAL \trs_ps2|Key_Data[1]~10_combout\ : std_logic;
SIGNAL \T80s|u0|R[0]~9\ : std_logic;
SIGNAL \T80s|u0|R[1]~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Equal9~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux110~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux220~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux193~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~94_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~169_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~170_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~165_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~166_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~167_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~168_combout\ : std_logic;
SIGNAL \T80s|u0|Equal3~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~171_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~172_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~176_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~79_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~173_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~174_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~175_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux217~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux92~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux277~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~177_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux238~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~2_combout\ : std_logic;
SIGNAL \T80s|u0|Equal3~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~178_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux277~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux277~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux277~3_combout\ : std_logic;
SIGNAL \T80s|Equal1~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~2_combout\ : std_logic;
SIGNAL \T80s|Equal3~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux276~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux276~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux276~2_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~10_combout\ : std_logic;
SIGNAL \T80s|u0|Equal3~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux116~0_combout\ : std_logic;
SIGNAL \T80s|u0|Equal3~0_combout\ : std_logic;
SIGNAL \T80s|u0|XY_State~0_combout\ : std_logic;
SIGNAL \T80s|u0|XY_State~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux115~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux115~5_combout\ : std_logic;
SIGNAL \T80s|u0|XY_State[1]~2_combout\ : std_logic;
SIGNAL \T80s|u0|XY_State~1_combout\ : std_logic;
SIGNAL \T80s|u0|process_3~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA~3_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux278~0_combout\ : std_logic;
SIGNAL \T80s|u0|Equal15~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux298~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux217~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~2_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~271_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~209_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~228_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~71_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~270_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~272_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~269_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux68~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~257_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~267_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~266_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~81_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~268_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux68~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux215~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux220~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux255~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux117~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux101~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~258_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~259_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~17_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~203_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~9_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~327_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~320_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~263_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~321_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~264_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~260_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~261_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~262_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~265_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux202~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux215~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux254~16_combout\ : std_logic;
SIGNAL \T80s|u0|Equal56~0_combout\ : std_logic;
SIGNAL \T80s|u0|Equal56~1_combout\ : std_logic;
SIGNAL \T80s|u0|XY_Ind~0_combout\ : std_logic;
SIGNAL \T80s|u0|XY_Ind~1_combout\ : std_logic;
SIGNAL \T80s|u0|XY_Ind~2_combout\ : std_logic;
SIGNAL \T80s|u0|XY_Ind~q\ : std_logic;
SIGNAL \T80s|u0|process_1~13_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA_r~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[0]~5_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[0]~6_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[1]~7_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[1]~8_combout\ : std_logic;
SIGNAL \T80s|u0|process_3~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[4]~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[4]~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[6]~12_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~16_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~17_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~35_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~240_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux12~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~245_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~246_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~65_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~318_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~247_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~241_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~242_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~243_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~244_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~229_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~230_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~231_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~236_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~237_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux193~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~232_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~238_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~239_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux62~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~233_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~234_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~235_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux62~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~18_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~23_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~24_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~25_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~19_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~248_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~213_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~252_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~251_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux222~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~249_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~319_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~250_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~253_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux222~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~37_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~20_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~21_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~22_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[2]~26_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrB_r~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrB[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA_r~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[1]~9_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[2]~10_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA[2]~11_combout\ : std_logic;
SIGNAL \T80s|u0|RegWEH~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux47~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~279_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~280_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~284_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~283_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~285_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~277_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~275_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~276_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~278_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~114_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~322_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~281_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~282_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~274_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux257~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux69~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~316_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux256~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~181_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux268~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~273_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux266~5_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~0_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~9_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrA~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~59_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~294_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~295_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~296_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~286_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~287_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~288_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~289_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~292_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~293_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~290_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~291_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux94~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux94~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~8_combout\ : std_logic;
SIGNAL \T80s|u0|Save_ALU_r~0_combout\ : std_logic;
SIGNAL \T80s|u0|Save_ALU_r~q\ : std_logic;
SIGNAL \T80s|Equal2~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux257~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux257~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~324_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~297_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~323_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~298_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~299_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~302_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~300_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~301_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~303_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux70~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~305_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~222_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~304_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~306_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~307_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux70~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux257~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux257~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux221~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux215~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~86_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux215~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux215~4_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~2_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~3_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~5_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegWEH~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegWEH~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegWEL~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][0]~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][6]~q\ : std_logic;
SIGNAL \T80s|u0|RegAddrB[1]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][0]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux25~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux25~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][6]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][0]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][6]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][0]~6_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux25~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][0]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][0]~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux25~3_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~14_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrB_r~1_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrB[2]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux25~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[6]~13_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][0]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux9~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux9~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux9~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux9~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux9~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~60_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux220~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~105_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~179_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~325_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux87~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux274~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux226~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux226~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux274~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux274~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux274~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux274~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~255_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~108_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~256_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux61~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux248~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~56_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux92~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~254_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux64~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~27_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~29_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~30_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~196_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~31_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~32_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~36_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~33_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~28_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[0]~34_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~8_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~9_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~0_combout\ : std_logic;
SIGNAL \T80s|u0|SP[9]~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux273~0_combout\ : std_logic;
SIGNAL \T80s|u0|SP[9]~3_combout\ : std_logic;
SIGNAL \T80s|u0|SP[9]~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux252~0_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~13_combout\ : std_logic;
SIGNAL \T80s|u0|F~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux102~0_combout\ : std_logic;
SIGNAL \T80s|u0|R[6]~7_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~17_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux298~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux298~2_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~8_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~22_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~16_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~21_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~17_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~18_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux98~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux232~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux122~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux121~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux121~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux121~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux121~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux121~9_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~20_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~11_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~10_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~12_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~13_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~14_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux127~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux284~13_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~19_combout\ : std_logic;
SIGNAL \T80s|u0|Equal17~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~140_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~16_combout\ : std_logic;
SIGNAL \T80s|u0|F~50_combout\ : std_logic;
SIGNAL \T80s|u0|F~8_combout\ : std_logic;
SIGNAL \T80s|u0|IntE_FF2~0_combout\ : std_logic;
SIGNAL \T80s|u0|IntE_FF2~1_combout\ : std_logic;
SIGNAL \T80s|u0|IntE_FF2~2_combout\ : std_logic;
SIGNAL \T80s|u0|IntE_FF2~q\ : std_logic;
SIGNAL \T80s|u0|F~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \T80s|u0|I[0]~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux101~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux202~3_combout\ : std_logic;
SIGNAL \T80s|u0|I[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux268~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux112~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux268~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux261~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux268~3_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~2_combout\ : std_logic;
SIGNAL \T80s|u0|Equal3~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|process_0~0_combout\ : std_logic;
SIGNAL \T80s|u0|NextIs_XY_Fetch~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_Addr_To[1]~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux212~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux212~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux212~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux212~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux212~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux263~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~64_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~66_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~54_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~75_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~76_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~77_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~62_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~63_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~67_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux19~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~68_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~69_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~308_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~70_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~73_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~72_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~74_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux76~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux76~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux263~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_Addr_To[1]~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_Addr_To~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_Addr_To[1]~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux262~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~52_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux211~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux211~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux262~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~18_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux262~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux127~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux127~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux127~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux127~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~1_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~2_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux262~5_combout\ : std_logic;
SIGNAL \T80s|u0|NextIs_XY_Fetch~2_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~4_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~92_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux297~0_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~9_combout\ : std_logic;
SIGNAL \T80s|u0|NextIs_XY_Fetch~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux269~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~80_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux269~1_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~6_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~10_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~17_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~314_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~198_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux225~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~195_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~326_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~199_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~200_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux225~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~16_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~193_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~194_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~192_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~312_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~184_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~185_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~188_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~189_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~186_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~187_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~190_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~313_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~191_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux78~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux78~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~13_combout\ : std_logic;
SIGNAL \T80s|WR_n~0_combout\ : std_logic;
SIGNAL \T80s|WR_n~q\ : std_logic;
SIGNAL \T80s|u0|process_0~12_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~18_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~19_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~25_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~27_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~17_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~20_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~21_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~22_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~26_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~14_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~15_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~16_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~29_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~23_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~24_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~q\ : std_logic;
SIGNAL \trs_glue|MWr_n~combout\ : std_logic;
SIGNAL \CLOCK_27[0]~inputclkctrl_outclk\ : std_logic;
SIGNAL \pixel_clock~0_combout\ : std_logic;
SIGNAL \pixel_clock~q\ : std_logic;
SIGNAL \pixel_clock~clkctrl_outclk\ : std_logic;
SIGNAL \trs_vid|Add2~0_combout\ : std_logic;
SIGNAL \trs_vid|ChrC_Cnt[0]~2_combout\ : std_logic;
SIGNAL \trs_vid|ChrC_Cnt~1_combout\ : std_logic;
SIGNAL \trs_vid|ChrC_Cnt~0_combout\ : std_logic;
SIGNAL \trs_vid|Equal0~0_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[0]~0_combout\ : std_logic;
SIGNAL \trs_vid|Add2~1\ : std_logic;
SIGNAL \trs_vid|Add2~2_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[1]~1_combout\ : std_logic;
SIGNAL \trs_vid|Add2~3\ : std_logic;
SIGNAL \trs_vid|Add2~4_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[2]~2_combout\ : std_logic;
SIGNAL \trs_vid|Add2~5\ : std_logic;
SIGNAL \trs_vid|Add2~6_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[3]~3_combout\ : std_logic;
SIGNAL \trs_vid|Add2~7\ : std_logic;
SIGNAL \trs_vid|Add2~9\ : std_logic;
SIGNAL \trs_vid|Add2~10_combout\ : std_logic;
SIGNAL \trs_vid|Hor_Cnt~1_combout\ : std_logic;
SIGNAL \trs_vid|Add2~11\ : std_logic;
SIGNAL \trs_vid|Add2~12_combout\ : std_logic;
SIGNAL \trs_vid|Hor_Cnt~2_combout\ : std_logic;
SIGNAL \trs_vid|Equal1~0_combout\ : std_logic;
SIGNAL \trs_vid|Equal1~1_combout\ : std_logic;
SIGNAL \trs_vid|Add2~8_combout\ : std_logic;
SIGNAL \trs_vid|Hor_Cnt~0_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[4]~4_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[5]~5_combout\ : std_logic;
SIGNAL \trs_vid|Add0~0_combout\ : std_logic;
SIGNAL \trs_vid|ChrR_Cnt[0]~4_combout\ : std_logic;
SIGNAL \trs_vid|ChrR_Cnt[3]~1_combout\ : std_logic;
SIGNAL \trs_vid|ChrR_Cnt[1]~3_combout\ : std_logic;
SIGNAL \trs_vid|ChrR_Cnt~2_combout\ : std_logic;
SIGNAL \trs_vid|ChrR_Cnt~0_combout\ : std_logic;
SIGNAL \trs_vid|Equal2~0_combout\ : std_logic;
SIGNAL \trs_vid|Ver_Cnt[0]~0_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[6]~6_combout\ : std_logic;
SIGNAL \trs_vid|Add0~1\ : std_logic;
SIGNAL \trs_vid|Add0~3\ : std_logic;
SIGNAL \trs_vid|Add0~4_combout\ : std_logic;
SIGNAL \trs_vid|Add0~5\ : std_logic;
SIGNAL \trs_vid|Add0~6_combout\ : std_logic;
SIGNAL \trs_vid|Ver_Cnt~2_combout\ : std_logic;
SIGNAL \trs_vid|Add0~7\ : std_logic;
SIGNAL \trs_vid|Add0~8_combout\ : std_logic;
SIGNAL \trs_vid|Ver_Cnt~3_combout\ : std_logic;
SIGNAL \trs_vid|Equal4~0_combout\ : std_logic;
SIGNAL \trs_vid|Add0~2_combout\ : std_logic;
SIGNAL \trs_vid|Ver_Cnt~1_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[7]~7_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[8]~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~153_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~1_combout\ : std_logic;
SIGNAL \T80s|u0|BusA[5]~7_combout\ : std_logic;
SIGNAL \T80s|u0|BusA[5]~8_combout\ : std_logic;
SIGNAL \T80s|u0|BusA[5]~3_combout\ : std_logic;
SIGNAL \T80s|u0|BusA[5]~2_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~9_combout\ : std_logic;
SIGNAL \T80s|u0|BusA[5]~6_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][5]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][5]~q\ : std_logic;
SIGNAL \T80s|u0|RegAddrC~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux42~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux42~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][5]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux42~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux42~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux42~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux296~0_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux74~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Inc_PC~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Inc_PC~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Inc_PC~3_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~15_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~115_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~131_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][4]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~129_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][4]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~130_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][4]~q\ : std_logic;
SIGNAL \trs_ps2|Mux18~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux18~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~126_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][4]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~125_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][4]~q\ : std_logic;
SIGNAL \trs_ps2|Mux18~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~128_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][4]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~127_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][4]~q\ : std_logic;
SIGNAL \trs_ps2|Mux18~3_combout\ : std_logic;
SIGNAL \trs_ps2|Mux18~4_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~116_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~132_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][4]~q\ : std_logic;
SIGNAL \trs_ps2|Key_Data[4]~38_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[4]~37_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[4]~36_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[4]~35_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[4]~39_combout\ : std_logic;
SIGNAL \SDRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \T80s|u0|R[4]~20\ : std_logic;
SIGNAL \T80s|u0|R[5]~21_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[5]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|R[6]~10_combout\ : std_logic;
SIGNAL \T80s|Equal1~1_combout\ : std_logic;
SIGNAL \T80s|u0|R[6]~11_combout\ : std_logic;
SIGNAL \T80s|u0|R[6]~12_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~20_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~33_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~34_combout\ : std_logic;
SIGNAL \T80s|u0|Ap[5]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~44_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux100~0_combout\ : std_logic;
SIGNAL \T80s|u0|F~73_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~23_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~24_combout\ : std_logic;
SIGNAL \T80s|u0|I[5]~6_combout\ : std_logic;
SIGNAL \T80s|u0|RegWEH~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][0]~6_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][0]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux18~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][0]~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][0]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux18~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][0]~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][5]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][0]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][0]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux18~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux18~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux18~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux2~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux2~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux2~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux2~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux2~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][4]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux19~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux19~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux19~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux19~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux19~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux21~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux21~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux21~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux21~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux21~4_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[1]~8_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[1]~9_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux22~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux22~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux22~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux22~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux22~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~15_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux15~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux15~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux15~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux15~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux15~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegBusA_r[0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[0]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux31~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux31~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux31~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux31~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux31~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~0_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~9_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~10_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux47~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux47~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux47~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux47~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux47~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~11_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~0_combout\ : std_logic;
SIGNAL \T80s|u0|SP~12_combout\ : std_logic;
SIGNAL \T80s|u0|SP~13_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~6_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~7_combout\ : std_logic;
SIGNAL \T80s|u0|SP[7]~14_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~16_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux11~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux11~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux11~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux11~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux11~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux28~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux28~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux28~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux28~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux28~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux29~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][2]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux29~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux29~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux29~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux29~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[1]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux30~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux30~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux30~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux30~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux30~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~1\ : std_logic;
SIGNAL \T80s|u0|Add9~2_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[1]~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux14~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux14~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux14~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux14~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux14~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~3\ : std_logic;
SIGNAL \T80s|u0|Add9~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[2]~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[2]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux13~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux13~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux13~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux13~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux13~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~5\ : std_logic;
SIGNAL \T80s|u0|Add9~6_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[3]~6_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[3]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux12~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux12~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux12~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux12~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux12~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~7\ : std_logic;
SIGNAL \T80s|u0|Add9~8_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[4]~8_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux35~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux35~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux35~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux35~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux35~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux36~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux36~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux36~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux36~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux36~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux37~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux37~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux37~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux37~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux37~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux38~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux38~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux38~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux38~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux38~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux39~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux39~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux39~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux39~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux39~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[1][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux24~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][7]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[2][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[3][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux24~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[6][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux24~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[5][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[7][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux24~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux24~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux8~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux8~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux8~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux8~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux8~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~13\ : std_logic;
SIGNAL \T80s|u0|Add9~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux295~0_combout\ : std_logic;
SIGNAL \T80s|u0|Arith16_r~q\ : std_logic;
SIGNAL \T80s|u0|alu|Mux9~0_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~27\ : std_logic;
SIGNAL \T80s|u0|Add6~28_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][6]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux17~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux17~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux17~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux17~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux17~4_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux1~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux1~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux1~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux1~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux1~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[6]~8_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~27\ : std_logic;
SIGNAL \T80s|u0|Add9~28_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[6]~9_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][6]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][6]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux33~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux33~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux33~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux33~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux33~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~17\ : std_logic;
SIGNAL \T80s|u0|Add6~18_combout\ : std_logic;
SIGNAL \T80s|u0|SP~15_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~1\ : std_logic;
SIGNAL \T80s|u0|Add7~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux46~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux46~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux46~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux46~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux46~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP~17_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~1\ : std_logic;
SIGNAL \T80s|u0|Add6~2_combout\ : std_logic;
SIGNAL \T80s|u0|SP~18_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~3\ : std_logic;
SIGNAL \T80s|u0|Add6~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~3\ : std_logic;
SIGNAL \T80s|u0|Add7~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP~21_combout\ : std_logic;
SIGNAL \T80s|u0|SP~22_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~5\ : std_logic;
SIGNAL \T80s|u0|Add6~6_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux44~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux44~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux44~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux44~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux44~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP~23_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~5\ : std_logic;
SIGNAL \T80s|u0|Add7~6_combout\ : std_logic;
SIGNAL \T80s|u0|SP~24_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~7\ : std_logic;
SIGNAL \T80s|u0|Add7~9\ : std_logic;
SIGNAL \T80s|u0|Add7~11\ : std_logic;
SIGNAL \T80s|u0|Add7~13\ : std_logic;
SIGNAL \T80s|u0|Add7~15\ : std_logic;
SIGNAL \T80s|u0|Add7~17\ : std_logic;
SIGNAL \T80s|u0|Add7~18_combout\ : std_logic;
SIGNAL \T80s|u0|SP~16_combout\ : std_logic;
SIGNAL \T80s|u0|SP[9]~8_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~19\ : std_logic;
SIGNAL \T80s|u0|Add7~21\ : std_logic;
SIGNAL \T80s|u0|Add7~23\ : std_logic;
SIGNAL \T80s|u0|Add7~25\ : std_logic;
SIGNAL \T80s|u0|Add7~27\ : std_logic;
SIGNAL \T80s|u0|Add7~28_combout\ : std_logic;
SIGNAL \T80s|u0|SP~33_combout\ : std_logic;
SIGNAL \T80s|u0|SP~34_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~29\ : std_logic;
SIGNAL \T80s|u0|Add7~30_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[0][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux0~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[2][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux0~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][7]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[6][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux0~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux0~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux0~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~29\ : std_logic;
SIGNAL \T80s|u0|Add9~30_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[7]~10_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux16~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux16~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux16~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux16~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux16~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[7]~11_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[7][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux32~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux32~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux32~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux32~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux32~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP~35_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~29\ : std_logic;
SIGNAL \T80s|u0|Add6~30_combout\ : std_logic;
SIGNAL \T80s|u0|SP~36_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~37_combout\ : std_logic;
SIGNAL \T80s|u0|I[7]~5_combout\ : std_logic;
SIGNAL \T80s|u0|R[7]~25_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~38_combout\ : std_logic;
SIGNAL \T80s|u0|Ap[7]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~46_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~25_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~26_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~27_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~28_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~3_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~41_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~16_combout\ : std_logic;
SIGNAL \SDRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \trs_glue|DI_CPU[6]~9_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux9~1_combout\ : std_logic;
SIGNAL \T80s|u0|I[2]~3_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~27_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~28_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~41_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~17_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~18_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~19_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~20_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~0_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~12_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~13_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~14_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~15_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~2_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~21_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~22_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~23_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~24_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux282~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux238~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux282~1_combout\ : std_logic;
SIGNAL \T80s|u0|PreserveC_r~q\ : std_logic;
SIGNAL \T80s|u0|alu|Add2~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~5_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~33_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~34_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~35_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~36_combout\ : std_logic;
SIGNAL \T80s|u0|alu|LessThan0~1_combout\ : std_logic;
SIGNAL \T80s|u0|I[4]~7_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~31_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~32_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~43_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~37_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~38_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~39_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~40_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~1\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~3\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~5\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~7\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~9\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~11\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~13\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~14_combout\ : std_logic;
SIGNAL \T80s|u0|alu|LessThan0~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|LessThan0~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|LessThan3~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|LessThan3~1_combout\ : std_logic;
SIGNAL \T80s|u0|F~47_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux101~2_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~43_combout\ : std_logic;
SIGNAL \T80s|u0|F~44_combout\ : std_logic;
SIGNAL \T80s|u0|F~45_combout\ : std_logic;
SIGNAL \T80s|u0|F~46_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux234~2_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~30_combout\ : std_logic;
SIGNAL \T80s|u0|F~31_combout\ : std_logic;
SIGNAL \T80s|u0|F~48_combout\ : std_logic;
SIGNAL \T80s|u0|F~49_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[6]~15_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~1\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~3\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~5\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~7\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~9\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~11\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~7_cout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~9\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~11\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~13_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux30~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux289~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux288~0_combout\ : std_logic;
SIGNAL \T80s|u0|F~25_combout\ : std_logic;
SIGNAL \T80s|u0|F~26_combout\ : std_logic;
SIGNAL \T80s|u0|F~27_combout\ : std_logic;
SIGNAL \T80s|u0|F~28_combout\ : std_logic;
SIGNAL \T80s|u0|F~29_combout\ : std_logic;
SIGNAL \T80s|u0|alu|comb~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add0~1_cout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[0]~1\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[1]~3\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[2]~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux13~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux13~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[2]~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[2]~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux36~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~151_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~149_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~150_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux36~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux36~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux36~3_combout\ : std_logic;
SIGNAL \T80s|u0|DO[2]~2_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~32_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~13_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~14_combout\ : std_logic;
SIGNAL \T80s|u0|DO~20_combout\ : std_logic;
SIGNAL \T80s|u0|DO~21_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~17_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~158_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~182_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~154_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[2]~5\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[3]~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux12~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux12~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[3]~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[3]~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux35~5_combout\ : std_logic;
SIGNAL \T80s|u0|DO[3]~3_combout\ : std_logic;
SIGNAL \T80s|u0|DO~22_combout\ : std_logic;
SIGNAL \T80s|u0|DO~23_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[4]~13_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[4]~14_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[3]~7\ : std_logic;
SIGNAL \T80s|u0|alu|Add0~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add1~1_cout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[4]~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux11~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux11~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~161_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~155_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux34~5_combout\ : std_logic;
SIGNAL \T80s|u0|DO[4]~4_combout\ : std_logic;
SIGNAL \T80s|u0|DO~24_combout\ : std_logic;
SIGNAL \T80s|u0|DO~25_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~183_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~159_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux33~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux33~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[4]~9\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[5]~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux10~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux10~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[5]~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[5]~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[5]~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux33~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux33~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux33~4_combout\ : std_logic;
SIGNAL \T80s|u0|DO[5]~5_combout\ : std_logic;
SIGNAL \T80s|u0|DO~26_combout\ : std_logic;
SIGNAL \T80s|u0|DO~27_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~156_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~163_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux32~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux32~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[6]~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[6]~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux9~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[5]~11\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[6]~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux9~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux32~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux32~3_combout\ : std_logic;
SIGNAL \T80s|u0|DO[6]~6_combout\ : std_logic;
SIGNAL \T80s|u0|DO~28_combout\ : std_logic;
SIGNAL \T80s|u0|DO~29_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux21~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux21~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux21~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~162_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux31~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux31~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add4~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[7]~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux31~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux31~3_combout\ : std_logic;
SIGNAL \T80s|u0|DO[7]~7_combout\ : std_logic;
SIGNAL \T80s|u0|DO~30_combout\ : std_logic;
SIGNAL \T80s|u0|DO~31_combout\ : std_logic;
SIGNAL \T80s|u0|R[5]~22\ : std_logic;
SIGNAL \T80s|u0|R[6]~23_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[6]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|I[6]~4_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~35_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~36_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~45_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~29_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~30_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~31_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~32_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[6]~13\ : std_logic;
SIGNAL \T80s|u0|alu|Add1~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux8~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux8~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~9_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux23~6_combout\ : std_logic;
SIGNAL \T80s|u0|F~15_combout\ : std_logic;
SIGNAL \T80s|u0|F~16_combout\ : std_logic;
SIGNAL \T80s|u0|F~17_combout\ : std_logic;
SIGNAL \T80s|u0|F~18_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~17_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~11_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~50_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~51_combout\ : std_logic;
SIGNAL \T80s|u0|BusB[2]~10_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~52_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~53_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~25\ : std_logic;
SIGNAL \T80s|u0|Add5~27\ : std_logic;
SIGNAL \T80s|u0|Add5~28_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~46_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~60_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux300~0_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr[7]~29_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr[7]~30_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr[15]~31_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~10_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~26_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~47_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~61_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~19\ : std_logic;
SIGNAL \T80s|u0|Add2~21\ : std_logic;
SIGNAL \T80s|u0|Add2~23\ : std_logic;
SIGNAL \T80s|u0|Add2~25\ : std_logic;
SIGNAL \T80s|u0|Add2~26_combout\ : std_logic;
SIGNAL \T80s|u0|PC~59_combout\ : std_logic;
SIGNAL \T80s|u0|PC~60_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~13_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~21\ : std_logic;
SIGNAL \T80s|u0|Add4~23\ : std_logic;
SIGNAL \T80s|u0|Add4~24_combout\ : std_logic;
SIGNAL \T80s|u0|PC[13]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~15\ : std_logic;
SIGNAL \T80s|u0|Add3~17\ : std_logic;
SIGNAL \T80s|u0|Add3~19\ : std_logic;
SIGNAL \T80s|u0|Add3~21\ : std_logic;
SIGNAL \T80s|u0|Add3~23\ : std_logic;
SIGNAL \T80s|u0|Add3~25\ : std_logic;
SIGNAL \T80s|u0|Add3~26_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~16_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~17_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~18_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux299~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~11_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~19_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~27\ : std_logic;
SIGNAL \T80s|u0|Add2~28_combout\ : std_logic;
SIGNAL \T80s|u0|PC~55_combout\ : std_logic;
SIGNAL \T80s|u0|PC~56_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~25\ : std_logic;
SIGNAL \T80s|u0|Add4~26_combout\ : std_logic;
SIGNAL \T80s|u0|PC[14]~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~27\ : std_logic;
SIGNAL \T80s|u0|Add3~28_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~29\ : std_logic;
SIGNAL \T80s|u0|Add2~30_combout\ : std_logic;
SIGNAL \T80s|u0|PC~57_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~29\ : std_logic;
SIGNAL \T80s|u0|Add5~30_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~50_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~64_combout\ : std_logic;
SIGNAL \T80s|u0|PC~58_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~27\ : std_logic;
SIGNAL \T80s|u0|Add4~28_combout\ : std_logic;
SIGNAL \T80s|u0|PC[15]~3_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~29\ : std_logic;
SIGNAL \T80s|u0|Add3~30_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~54_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~55_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[7]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[7]~3_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[7]~14_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[7]~15_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][7]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux40~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux40~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux40~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux40~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux40~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~1\ : std_logic;
SIGNAL \T80s|u0|Add5~3\ : std_logic;
SIGNAL \T80s|u0|Add5~5\ : std_logic;
SIGNAL \T80s|u0|Add5~7\ : std_logic;
SIGNAL \T80s|u0|Add5~9\ : std_logic;
SIGNAL \T80s|u0|Add5~11\ : std_logic;
SIGNAL \T80s|u0|Add5~13\ : std_logic;
SIGNAL \T80s|u0|Add5~15\ : std_logic;
SIGNAL \T80s|u0|Add5~17\ : std_logic;
SIGNAL \T80s|u0|Add5~19\ : std_logic;
SIGNAL \T80s|u0|Add5~21\ : std_logic;
SIGNAL \T80s|u0|Add5~23\ : std_logic;
SIGNAL \T80s|u0|Add5~24_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~48_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~62_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~24_combout\ : std_logic;
SIGNAL \T80s|u0|PC~61_combout\ : std_logic;
SIGNAL \T80s|u0|PC~62_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~22_combout\ : std_logic;
SIGNAL \T80s|u0|PC[12]~6_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~24_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~14_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux27~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux27~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux27~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux27~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux27~4_combout\ : std_logic;
SIGNAL \T80s|u0|F~74_combout\ : std_logic;
SIGNAL \T80s|u0|F~36_combout\ : std_logic;
SIGNAL \T80s|u0|F~37_combout\ : std_logic;
SIGNAL \T80s|u0|F~38_combout\ : std_logic;
SIGNAL \T80s|u0|F~39_combout\ : std_logic;
SIGNAL \T80s|u0|F~40_combout\ : std_logic;
SIGNAL \T80s|u0|F~34_combout\ : std_logic;
SIGNAL \T80s|u0|F~32_combout\ : std_logic;
SIGNAL \T80s|u0|F~33_combout\ : std_logic;
SIGNAL \T80s|u0|F~35_combout\ : std_logic;
SIGNAL \T80s|u0|F~41_combout\ : std_logic;
SIGNAL \T80s|u0|F~42_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~39_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~40_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~41_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~42_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~43_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~65_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[4]~12_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[4]~13_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[4]~9_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[4][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux43~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux43~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux43~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux43~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux43~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~8_combout\ : std_logic;
SIGNAL \T80s|u0|SP~25_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~7\ : std_logic;
SIGNAL \T80s|u0|Add6~8_combout\ : std_logic;
SIGNAL \T80s|u0|SP~26_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~9\ : std_logic;
SIGNAL \T80s|u0|Add6~10_combout\ : std_logic;
SIGNAL \T80s|u0|SP~27_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~10_combout\ : std_logic;
SIGNAL \T80s|u0|SP~28_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~11\ : std_logic;
SIGNAL \T80s|u0|Add6~12_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~12_combout\ : std_logic;
SIGNAL \T80s|u0|SP~29_combout\ : std_logic;
SIGNAL \T80s|u0|SP~30_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~13\ : std_logic;
SIGNAL \T80s|u0|Add6~14_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~14_combout\ : std_logic;
SIGNAL \T80s|u0|SP~31_combout\ : std_logic;
SIGNAL \T80s|u0|SP~32_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~15\ : std_logic;
SIGNAL \T80s|u0|Add6~16_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~16_combout\ : std_logic;
SIGNAL \T80s|u0|SP~4_combout\ : std_logic;
SIGNAL \T80s|u0|SP~5_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~180_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux267~5_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~43_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~57_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr[7]~33_combout\ : std_logic;
SIGNAL \T80s|u0|PC~21_combout\ : std_logic;
SIGNAL \T80s|u0|PC~22_combout\ : std_logic;
SIGNAL \T80s|u0|PC~23_combout\ : std_logic;
SIGNAL \T80s|u0|PC~24_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~0_combout\ : std_logic;
SIGNAL \T80s|u0|PC~26_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~0_combout\ : std_logic;
SIGNAL \T80s|u0|PC~25_combout\ : std_logic;
SIGNAL \T80s|u0|PC~27_combout\ : std_logic;
SIGNAL \T80s|u0|PC~20_combout\ : std_logic;
SIGNAL \T80s|u0|PC~28_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~29_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~30_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~31_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux23~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux23~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux23~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux23~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux23~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~32_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~33_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~63_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~164_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux22~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux22~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux38~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux7~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux38~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux15~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux15~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux38~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~152_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux38~3_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[0]~6_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[0]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~15\ : std_logic;
SIGNAL \T80s|u0|Add9~16_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[0]~2_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[0]~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][0]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux7~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux7~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux7~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux7~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux7~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~17\ : std_logic;
SIGNAL \T80s|u0|Add9~18_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[1]~4_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[1]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][1]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[1][1]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux6~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux6~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux6~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux6~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux6~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~19\ : std_logic;
SIGNAL \T80s|u0|Add9~20_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[2]~6_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[2]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[4][2]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux5~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux5~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux5~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux5~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux5~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~21\ : std_logic;
SIGNAL \T80s|u0|Add9~23\ : std_logic;
SIGNAL \T80s|u0|Add9~24_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[4]~14_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[4]~15_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][4]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][4]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux3~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux3~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux3~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux3~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux3~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~25\ : std_logic;
SIGNAL \T80s|u0|Add9~26_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[5]~12_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[5]~13_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[5][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux34~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux34~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux34~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux34~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux34~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~22_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~49_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~63_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~20_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~45_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~59_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~14_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~32_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~52_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~12_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~34_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~53_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~4_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~41_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~55_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~1\ : std_logic;
SIGNAL \T80s|u0|Add1~3\ : std_logic;
SIGNAL \T80s|u0|Add1~5\ : std_logic;
SIGNAL \T80s|u0|Add1~7\ : std_logic;
SIGNAL \T80s|u0|Add1~9\ : std_logic;
SIGNAL \T80s|u0|Add1~11\ : std_logic;
SIGNAL \T80s|u0|Add1~13\ : std_logic;
SIGNAL \T80s|u0|Add1~15\ : std_logic;
SIGNAL \T80s|u0|Add1~17\ : std_logic;
SIGNAL \T80s|u0|Add1~19\ : std_logic;
SIGNAL \T80s|u0|Add1~21\ : std_logic;
SIGNAL \T80s|u0|Add1~23\ : std_logic;
SIGNAL \T80s|u0|Add1~25\ : std_logic;
SIGNAL \T80s|u0|Add1~26_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~13_combout\ : std_logic;
SIGNAL \T80s|u0|A~77_combout\ : std_logic;
SIGNAL \T80s|u0|A~78_combout\ : std_logic;
SIGNAL \T80s|u0|A~79_combout\ : std_logic;
SIGNAL \T80s|u0|A~80_combout\ : std_logic;
SIGNAL \T80s|u0|A~81_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~19_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~24_combout\ : std_logic;
SIGNAL \T80s|u0|A~82_combout\ : std_logic;
SIGNAL \T80s|u0|A~83_combout\ : std_logic;
SIGNAL \T80s|u0|A~84_combout\ : std_logic;
SIGNAL \T80s|u0|A~85_combout\ : std_logic;
SIGNAL \T80s|u0|A~86_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[4]~1_combout\ : std_logic;
SIGNAL \T80s|u0|A~67_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~27\ : std_logic;
SIGNAL \T80s|u0|Add1~28_combout\ : std_logic;
SIGNAL \T80s|u0|A~68_combout\ : std_logic;
SIGNAL \T80s|u0|A~69_combout\ : std_logic;
SIGNAL \T80s|u0|A~70_combout\ : std_logic;
SIGNAL \T80s|u0|A~71_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~29\ : std_logic;
SIGNAL \T80s|u0|Add1~30_combout\ : std_logic;
SIGNAL \T80s|u0|A~72_combout\ : std_logic;
SIGNAL \T80s|u0|A~73_combout\ : std_logic;
SIGNAL \T80s|u0|A~74_combout\ : std_logic;
SIGNAL \T80s|u0|A~75_combout\ : std_logic;
SIGNAL \T80s|u0|A~76_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[4]~0_combout\ : std_logic;
SIGNAL \trs_glue|RAMCS_n_i~0_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[4]~2_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[4]~11_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~8_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~37_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr[7]~54_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~38_combout\ : std_logic;
SIGNAL \T80s|u0|PC[6]~31_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~1\ : std_logic;
SIGNAL \T80s|u0|Add3~2_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~0_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~1\ : std_logic;
SIGNAL \T80s|u0|Add2~2_combout\ : std_logic;
SIGNAL \T80s|u0|PC~32_combout\ : std_logic;
SIGNAL \T80s|u0|PC~33_combout\ : std_logic;
SIGNAL \T80s|u0|PC~34_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~1\ : std_logic;
SIGNAL \T80s|u0|Add4~2_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~3\ : std_logic;
SIGNAL \T80s|u0|Add2~4_combout\ : std_logic;
SIGNAL \T80s|u0|PC~37_combout\ : std_logic;
SIGNAL \T80s|u0|PC~38_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~3\ : std_logic;
SIGNAL \T80s|u0|Add3~4_combout\ : std_logic;
SIGNAL \T80s|u0|PC~39_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~5\ : std_logic;
SIGNAL \T80s|u0|Add2~6_combout\ : std_logic;
SIGNAL \T80s|u0|PC~40_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~3\ : std_logic;
SIGNAL \T80s|u0|Add4~4_combout\ : std_logic;
SIGNAL \T80s|u0|PC~41_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~5\ : std_logic;
SIGNAL \T80s|u0|Add3~6_combout\ : std_logic;
SIGNAL \T80s|u0|PC~42_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~5\ : std_logic;
SIGNAL \T80s|u0|Add4~6_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~7\ : std_logic;
SIGNAL \T80s|u0|Add2~8_combout\ : std_logic;
SIGNAL \T80s|u0|PC~43_combout\ : std_logic;
SIGNAL \T80s|u0|PC~44_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~7\ : std_logic;
SIGNAL \T80s|u0|Add3~8_combout\ : std_logic;
SIGNAL \T80s|u0|PC~45_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~9\ : std_logic;
SIGNAL \T80s|u0|Add2~10_combout\ : std_logic;
SIGNAL \T80s|u0|PC~46_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~7\ : std_logic;
SIGNAL \T80s|u0|Add4~8_combout\ : std_logic;
SIGNAL \T80s|u0|PC~47_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~9\ : std_logic;
SIGNAL \T80s|u0|Add3~10_combout\ : std_logic;
SIGNAL \T80s|u0|PC~48_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~11\ : std_logic;
SIGNAL \T80s|u0|Add3~12_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~11\ : std_logic;
SIGNAL \T80s|u0|Add2~12_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~9\ : std_logic;
SIGNAL \T80s|u0|Add4~10_combout\ : std_logic;
SIGNAL \T80s|u0|PC~49_combout\ : std_logic;
SIGNAL \T80s|u0|PC~50_combout\ : std_logic;
SIGNAL \T80s|u0|PC~51_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~13\ : std_logic;
SIGNAL \T80s|u0|Add3~14_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~11\ : std_logic;
SIGNAL \T80s|u0|Add4~12_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~13\ : std_logic;
SIGNAL \T80s|u0|Add2~14_combout\ : std_logic;
SIGNAL \T80s|u0|PC~52_combout\ : std_logic;
SIGNAL \T80s|u0|PC~53_combout\ : std_logic;
SIGNAL \T80s|u0|PC~54_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~13\ : std_logic;
SIGNAL \T80s|u0|Add4~14_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~15\ : std_logic;
SIGNAL \T80s|u0|Add2~16_combout\ : std_logic;
SIGNAL \T80s|u0|PC~11_combout\ : std_logic;
SIGNAL \T80s|u0|PC~12_combout\ : std_logic;
SIGNAL \T80s|u0|PC[8]~0_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~16_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~17\ : std_logic;
SIGNAL \T80s|u0|Add2~18_combout\ : std_logic;
SIGNAL \T80s|u0|PC~29_combout\ : std_logic;
SIGNAL \T80s|u0|PC~30_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~15\ : std_logic;
SIGNAL \T80s|u0|Add4~16_combout\ : std_logic;
SIGNAL \T80s|u0|PC[9]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~18_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~17\ : std_logic;
SIGNAL \T80s|u0|Add4~19\ : std_logic;
SIGNAL \T80s|u0|Add4~20_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~22_combout\ : std_logic;
SIGNAL \T80s|u0|PC~63_combout\ : std_logic;
SIGNAL \T80s|u0|PC~64_combout\ : std_logic;
SIGNAL \T80s|u0|PC[11]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~22_combout\ : std_logic;
SIGNAL \T80s|u0|I[3]~8_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~29_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~30_combout\ : std_logic;
SIGNAL \T80s|u0|Ap[3]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~42_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux20~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux20~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux20~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux20~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux20~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~58_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~55_combout\ : std_logic;
SIGNAL \T80s|u0|F~67_combout\ : std_logic;
SIGNAL \T80s|u0|F~68_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux92~2_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~54_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~58_combout\ : std_logic;
SIGNAL \T80s|u0|F~69_combout\ : std_logic;
SIGNAL \T80s|u0|F~70_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~51_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~52_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~53_combout\ : std_logic;
SIGNAL \T80s|u0|F~71_combout\ : std_logic;
SIGNAL \T80s|u0|F~72_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~65_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~75_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~64_combout\ : std_logic;
SIGNAL \T80s|u0|F[3]~66_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~56_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~57_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~59_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~60_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~61_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[3]~10_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[3]~11_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~22_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[3]~16_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIH[3]~17_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsH[3][3]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux4~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux4~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux4~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux4~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux4~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~5_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~10_combout\ : std_logic;
SIGNAL \T80s|u0|BusA~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|process_1~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add3~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Add5~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[1]~9_combout\ : std_logic;
SIGNAL \T80s|u0|alu|DAA_Q[1]~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux37~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~157_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~160_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux37~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux37~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux37~3_combout\ : std_logic;
SIGNAL \T80s|u0|DO[1]~1_combout\ : std_logic;
SIGNAL \T80s|u0|DO~18_combout\ : std_logic;
SIGNAL \T80s|u0|DO~19_combout\ : std_logic;
SIGNAL \SDRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \trs_glue|DI_CPU[7]~8_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~18_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~44_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~58_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~18_combout\ : std_logic;
SIGNAL \T80s|u0|A~29_combout\ : std_logic;
SIGNAL \T80s|u0|A~30_combout\ : std_logic;
SIGNAL \T80s|u0|A~31_combout\ : std_logic;
SIGNAL \T80s|u0|A~32_combout\ : std_logic;
SIGNAL \T80s|u0|I[1]~2_combout\ : std_logic;
SIGNAL \T80s|u0|A~33_combout\ : std_logic;
SIGNAL \trs_vid|RAM_Addr[9]~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \trs_glue|DI_CPU[2]~7_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~20_combout\ : std_logic;
SIGNAL \T80s|u0|A~38_combout\ : std_logic;
SIGNAL \T80s|u0|A~39_combout\ : std_logic;
SIGNAL \T80s|u0|A~40_combout\ : std_logic;
SIGNAL \T80s|u0|A~41_combout\ : std_logic;
SIGNAL \T80s|u0|A~42_combout\ : std_logic;
SIGNAL \trs_glue|Equal4~4_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[4]~3_combout\ : std_logic;
SIGNAL \SDRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \trs_glue|DI_CPU[0]~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~16_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~28_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~51_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~16_combout\ : std_logic;
SIGNAL \T80s|u0|A~14_combout\ : std_logic;
SIGNAL \T80s|u0|A~15_combout\ : std_logic;
SIGNAL \T80s|u0|A~16_combout\ : std_logic;
SIGNAL \T80s|u0|A~17_combout\ : std_logic;
SIGNAL \T80s|u0|A~18_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[3]~5_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~6_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~39_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~40_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~20_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~21_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~22_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~23_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~6_combout\ : std_logic;
SIGNAL \T80s|u0|A~47_combout\ : std_logic;
SIGNAL \T80s|u0|A~48_combout\ : std_logic;
SIGNAL \T80s|u0|A~49_combout\ : std_logic;
SIGNAL \T80s|u0|A~50_combout\ : std_logic;
SIGNAL \SDRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \trs_glue|DI_CPU[1]~6_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~23_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~24_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~25_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~26_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~27_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~28_combout\ : std_logic;
SIGNAL \T80s|u0|alu|B_i~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_v[1]~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux14~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux14~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Overflow_v~combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux20~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|F_Out~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux28~9_combout\ : std_logic;
SIGNAL \T80s|u0|F~10_combout\ : std_logic;
SIGNAL \T80s|u0|F~7_combout\ : std_logic;
SIGNAL \T80s|u0|F~6_combout\ : std_logic;
SIGNAL \T80s|u0|F~11_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~7_combout\ : std_logic;
SIGNAL \T80s|u0|F~12_combout\ : std_logic;
SIGNAL \T80s|u0|F~14_combout\ : std_logic;
SIGNAL \T80s|u0|No_BTR~0_combout\ : std_logic;
SIGNAL \T80s|u0|No_BTR~1_combout\ : std_logic;
SIGNAL \T80s|u0|No_BTR~q\ : std_logic;
SIGNAL \T80s|u0|BTR_r~0_combout\ : std_logic;
SIGNAL \T80s|u0|BTR_r~1_combout\ : std_logic;
SIGNAL \T80s|u0|BTR_r~q\ : std_logic;
SIGNAL \T80s|u0|PC[10]~8_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~9_combout\ : std_logic;
SIGNAL \T80s|u0|Add2~20_combout\ : std_logic;
SIGNAL \T80s|u0|PC~35_combout\ : std_logic;
SIGNAL \T80s|u0|PC~36_combout\ : std_logic;
SIGNAL \T80s|u0|Add4~18_combout\ : std_logic;
SIGNAL \T80s|u0|PC[10]~2_combout\ : std_logic;
SIGNAL \T80s|u0|Add3~20_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~18_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~19_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~20_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~21_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~22_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~62_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[2]~0_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[2]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~20_combout\ : std_logic;
SIGNAL \T80s|u0|SP~19_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~19\ : std_logic;
SIGNAL \T80s|u0|Add6~20_combout\ : std_logic;
SIGNAL \T80s|u0|SP~20_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~21\ : std_logic;
SIGNAL \T80s|u0|Add6~22_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~22_combout\ : std_logic;
SIGNAL \T80s|u0|SP~41_combout\ : std_logic;
SIGNAL \T80s|u0|SP~42_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~23\ : std_logic;
SIGNAL \T80s|u0|Add6~24_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~24_combout\ : std_logic;
SIGNAL \T80s|u0|SP~39_combout\ : std_logic;
SIGNAL \T80s|u0|SP~40_combout\ : std_logic;
SIGNAL \T80s|u0|Add6~25\ : std_logic;
SIGNAL \T80s|u0|Add6~26_combout\ : std_logic;
SIGNAL \T80s|u0|Add7~26_combout\ : std_logic;
SIGNAL \T80s|u0|SP~37_combout\ : std_logic;
SIGNAL \T80s|u0|SP~38_combout\ : std_logic;
SIGNAL \T80s|u0|F~60_combout\ : std_logic;
SIGNAL \T80s|u0|F~56_combout\ : std_logic;
SIGNAL \T80s|u0|F~57_combout\ : std_logic;
SIGNAL \T80s|u0|F~59_combout\ : std_logic;
SIGNAL \T80s|u0|F~61_combout\ : std_logic;
SIGNAL \T80s|u0|F~62_combout\ : std_logic;
SIGNAL \T80s|u0|F~63_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~44_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~45_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux26~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux26~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux26~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux26~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux26~4_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~46_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~47_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~48_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~49_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[5]~14_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[5]~15_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[5]~10_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~9\ : std_logic;
SIGNAL \T80s|u0|Add9~10_combout\ : std_logic;
SIGNAL \T80s|u0|RegDIL[5]~11_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][5]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|RegsL[0][5]~q\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux10~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux10~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux10~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux10~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux10~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add9~11\ : std_logic;
SIGNAL \T80s|u0|Add9~12_combout\ : std_logic;
SIGNAL \T80s|u0|Equal24~2_combout\ : std_logic;
SIGNAL \T80s|u0|Equal24~0_combout\ : std_logic;
SIGNAL \T80s|u0|Equal24~1_combout\ : std_logic;
SIGNAL \T80s|u0|Equal24~3_combout\ : std_logic;
SIGNAL \T80s|u0|Equal24~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~9_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~11_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Equal3~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Equal3~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Equal3~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~12_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~13_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~15_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~16_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~13_combout\ : std_logic;
SIGNAL \T80s|u0|Z16_r~q\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~14_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~17_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Mux24~18_combout\ : std_logic;
SIGNAL \T80s|u0|IncDecZ~0_combout\ : std_logic;
SIGNAL \T80s|u0|IncDecZ~1_combout\ : std_logic;
SIGNAL \T80s|u0|IncDecZ~q\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~205_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~206_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~204_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~207_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~208_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux73~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux73~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux73~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux125~4_combout\ : std_logic;
SIGNAL \T80s|u0|MCycles[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux208~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux208~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux208~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~10_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~89_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~15_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~202_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~201_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux72~12_combout\ : std_logic;
SIGNAL \T80s|u0|MCycles[1]~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux207~2_combout\ : std_logic;
SIGNAL \T80s|u0|Equal54~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux258~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux258~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux71~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux258~3_combout\ : std_logic;
SIGNAL \T80s|u0|process_7~0_combout\ : std_logic;
SIGNAL \T80s|u0|process_7~1_combout\ : std_logic;
SIGNAL \T80s|u0|Pre_XY_F_M~2_combout\ : std_logic;
SIGNAL \T80s|u0|Pre_XY_F_M[2]~1_combout\ : std_logic;
SIGNAL \T80s|u0|Add10~0_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[1]~0_combout\ : std_logic;
SIGNAL \T80s|u0|NextIs_XY_Fetch~4_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[1]~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux44~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux265~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~53_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~16_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux77~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~55_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~58_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~57_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~61_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux75~17_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux77~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux264~9_combout\ : std_logic;
SIGNAL \T80s|u0|process_1~12_combout\ : std_logic;
SIGNAL \T80s|u0|RegAddrC~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux45~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux45~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux45~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux45~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux45~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~4_combout\ : std_logic;
SIGNAL \T80s|u0|A~43_combout\ : std_logic;
SIGNAL \T80s|u0|A~44_combout\ : std_logic;
SIGNAL \T80s|u0|A~45_combout\ : std_logic;
SIGNAL \T80s|u0|A~46_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~46_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][0]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~39_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][0]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~36_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][0]~q\ : std_logic;
SIGNAL \trs_ps2|Mux22~2_combout\ : std_logic;
SIGNAL \trs_ps2|Mux22~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~50_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][0]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~60_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][0]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~53_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][0]~q\ : std_logic;
SIGNAL \trs_ps2|Mux22~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~57_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][0]~q\ : std_logic;
SIGNAL \trs_ps2|Mux22~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~34_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~43_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][0]~q\ : std_logic;
SIGNAL \trs_ps2|Key_Data[0]~1_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[0]~0_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[0]~2_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[0]~3_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[0]~4_combout\ : std_logic;
SIGNAL \T80s|u0|IR~0_combout\ : std_logic;
SIGNAL \T80s|u0|IR~1_combout\ : std_logic;
SIGNAL \T80s|u0|IR[6]~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux286~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux231~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux286~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux286~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux233~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux286~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux122~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux122~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux122~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux122~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux286~4_combout\ : std_logic;
SIGNAL \T80s|u0|ALU_Op_r~8_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~9_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~10_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~19_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~25_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~26_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~40_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[1]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|R[1]~14\ : std_logic;
SIGNAL \T80s|u0|R[2]~15_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[2]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|R[2]~16\ : std_logic;
SIGNAL \T80s|u0|R[3]~17_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[3]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|R[3]~18\ : std_logic;
SIGNAL \T80s|u0|R[4]~19_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~8_combout\ : std_logic;
SIGNAL \T80s|u0|A~51_combout\ : std_logic;
SIGNAL \T80s|u0|A~52_combout\ : std_logic;
SIGNAL \T80s|u0|A~53_combout\ : std_logic;
SIGNAL \T80s|u0|A~54_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[1]~12_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[1]~13_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[1]~11_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[1]~14_combout\ : std_logic;
SIGNAL \T80s|u0|IR~5_combout\ : std_logic;
SIGNAL \T80s|u0|IR~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~7_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~210_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~212_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~214_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~215_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux223~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~315_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~197_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~211_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux223~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~6_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~216_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~223_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~221_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~224_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~217_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~218_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~219_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~225_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~226_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~5_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~220_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~227_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~317_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux63~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux250~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Set_BusB_To[1]~12_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~12_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~34_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~35_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~36_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~37_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~38_combout\ : std_logic;
SIGNAL \T80s|u0|BusB~64_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[6]~4_combout\ : std_logic;
SIGNAL \T80s|u0|Save_Mux[6]~5_combout\ : std_logic;
SIGNAL \T80s|u0|F~19_combout\ : std_logic;
SIGNAL \T80s|u0|F~21_combout\ : std_logic;
SIGNAL \T80s|u0|F~22_combout\ : std_logic;
SIGNAL \T80s|u0|F~20_combout\ : std_logic;
SIGNAL \T80s|u0|F~23_combout\ : std_logic;
SIGNAL \T80s|u0|F~24_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux45~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux45~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux45~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux290~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux290~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux290~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux290~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux290~4_combout\ : std_logic;
SIGNAL \T80s|u0|A[7]~24_combout\ : std_logic;
SIGNAL \T80s|u0|A~63_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~14_combout\ : std_logic;
SIGNAL \T80s|u0|A~64_combout\ : std_logic;
SIGNAL \T80s|u0|A~65_combout\ : std_logic;
SIGNAL \T80s|u0|A~66_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[6]~28_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[6]~25_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[6]~26_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[6]~27_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[6]~29_combout\ : std_logic;
SIGNAL \T80s|u0|IR~11_combout\ : std_logic;
SIGNAL \T80s|u0|IR~12_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~4_combout\ : std_logic;
SIGNAL \T80s|u0|Pre_XY_F_M~0_combout\ : std_logic;
SIGNAL \T80s|u0|Pre_XY_F_M~3_combout\ : std_logic;
SIGNAL \T80s|u0|Add10~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~8_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[2]~2_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[2]~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~1_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~2_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~42_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~56_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~2_combout\ : std_logic;
SIGNAL \T80s|u0|A~34_combout\ : std_logic;
SIGNAL \T80s|u0|A~35_combout\ : std_logic;
SIGNAL \T80s|u0|A~36_combout\ : std_logic;
SIGNAL \T80s|u0|A~37_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~67_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][3]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~69_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][3]~q\ : std_logic;
SIGNAL \trs_ps2|Mux19~0_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~66_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][3]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~68_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][3]~q\ : std_logic;
SIGNAL \trs_ps2|Mux19~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~61_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~62_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][3]~q\ : std_logic;
SIGNAL \trs_ps2|Mux19~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~64_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][3]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~65_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][3]~q\ : std_logic;
SIGNAL \trs_ps2|Mux19~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~63_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][3]~q\ : std_logic;
SIGNAL \trs_ps2|Key_Data[3]~5_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[3]~6_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[3]~7_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[3]~8_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[3]~9_combout\ : std_logic;
SIGNAL \T80s|u0|IR~3_combout\ : std_logic;
SIGNAL \T80s|u0|IR~4_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~88_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[1]~0_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[0]~1_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[0]~2_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[0]~3_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[1]~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux275~0_combout\ : std_logic;
SIGNAL \T80s|MREQ_n~28_combout\ : std_logic;
SIGNAL \T80s|u0|Alternate~0_combout\ : std_logic;
SIGNAL \T80s|u0|Alternate~1_combout\ : std_logic;
SIGNAL \T80s|u0|Alternate~q\ : std_logic;
SIGNAL \T80s|u0|RegAddrC~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux41~0_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux41~1_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux41~2_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux41~3_combout\ : std_logic;
SIGNAL \T80s|u0|Regs|Mux41~4_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~12_combout\ : std_logic;
SIGNAL \T80s|u0|A~59_combout\ : std_logic;
SIGNAL \T80s|u0|A~60_combout\ : std_logic;
SIGNAL \T80s|u0|A~61_combout\ : std_logic;
SIGNAL \T80s|u0|A~62_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[7]~23_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[7]~22_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[7]~20_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[7]~21_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[7]~24_combout\ : std_logic;
SIGNAL \T80s|u0|IR~9_combout\ : std_logic;
SIGNAL \T80s|u0|IR~10_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux253~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux253~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux253~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux253~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux253~4_combout\ : std_logic;
SIGNAL \T80s|u0|Read_To_Reg_r~4_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~12_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[4]~18_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~21_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~22_combout\ : std_logic;
SIGNAL \T80s|u0|Ap[0]~feeder_combout\ : std_logic;
SIGNAL \T80s|u0|ACC~39_combout\ : std_logic;
SIGNAL \T80s|u0|ACC[0]~_wirecell_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~0_combout\ : std_logic;
SIGNAL \T80s|u0|A~25_combout\ : std_logic;
SIGNAL \T80s|u0|A~26_combout\ : std_logic;
SIGNAL \T80s|u0|A~27_combout\ : std_logic;
SIGNAL \T80s|u0|A~28_combout\ : std_logic;
SIGNAL \trs_glue|DI_CPU[5]~10_combout\ : std_logic;
SIGNAL \trs_ps2|Mux14~7_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~111_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[5][5]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~113_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[7][5]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~112_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[4][5]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~114_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[6][5]~q\ : std_logic;
SIGNAL \trs_ps2|Mux17~0_combout\ : std_logic;
SIGNAL \trs_ps2|Mux17~1_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~108_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[0][5]~q\ : std_logic;
SIGNAL \trs_ps2|Matrix~107_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[1][5]~q\ : std_logic;
SIGNAL \trs_ps2|Mux17~2_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~110_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[2][5]~q\ : std_logic;
SIGNAL \trs_ps2|Mux17~3_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~106_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix~109_combout\ : std_logic;
SIGNAL \trs_ps2|Matrix[3][5]~q\ : std_logic;
SIGNAL \trs_ps2|Key_Data[5]~31_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[5]~33_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[5]~30_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[5]~32_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[5]~34_combout\ : std_logic;
SIGNAL \T80s|u0|Add5~10_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~35_combout\ : std_logic;
SIGNAL \T80s|u0|TmpAddr~36_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~10_combout\ : std_logic;
SIGNAL \T80s|u0|A~55_combout\ : std_logic;
SIGNAL \T80s|u0|A~56_combout\ : std_logic;
SIGNAL \T80s|u0|A~57_combout\ : std_logic;
SIGNAL \T80s|u0|A~58_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[2]~17_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[2]~16_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[2]~18_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[2]~15_combout\ : std_logic;
SIGNAL \trs_ps2|Key_Data[2]~19_combout\ : std_logic;
SIGNAL \T80s|u0|IR~7_combout\ : std_logic;
SIGNAL \T80s|u0|IR~8_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~78_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~0_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~7_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~8_combout\ : std_logic;
SIGNAL \T80s|u0|A[8]~12_combout\ : std_logic;
SIGNAL \T80s|u0|Add1~22_combout\ : std_logic;
SIGNAL \T80s|u0|A~87_combout\ : std_logic;
SIGNAL \T80s|u0|A~88_combout\ : std_logic;
SIGNAL \T80s|u0|A~89_combout\ : std_logic;
SIGNAL \T80s|u0|A~90_combout\ : std_logic;
SIGNAL \T80s|u0|A~91_combout\ : std_logic;
SIGNAL \trs_glue|Equal4~5_combout\ : std_logic;
SIGNAL \T80s|u0|IR~15_combout\ : std_logic;
SIGNAL \T80s|u0|IR~16_combout\ : std_logic;
SIGNAL \T80s|u0|Equal4~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux291~0_combout\ : std_logic;
SIGNAL \T80s|u0|Halt_FF~0_combout\ : std_logic;
SIGNAL \T80s|u0|Halt_FF~q\ : std_logic;
SIGNAL \T80s|u0|IR~13_combout\ : std_logic;
SIGNAL \T80s|u0|IR~14_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~85_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~121_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux204~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~119_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~120_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux205~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux205~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux205~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux204~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux270~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux281~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~8_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~7_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~10_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~11_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~12_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~18_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~13_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~14_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~15_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~16_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux147~9_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~5_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux83~17_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux270~0_combout\ : std_logic;
SIGNAL \T80s|u0|Equal0~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~109_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~112_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~139_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~141_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~142_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~143_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux84~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~134_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~133_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~135_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~137_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~136_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~138_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~144_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~145_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~146_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~147_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~148_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux84~3_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~122_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~311_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~123_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~130_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~131_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~132_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~124_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~125_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~126_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~127_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~128_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~129_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux84~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux84~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux271~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux272~1_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux271~1_combout\ : std_logic;
SIGNAL \T80s|u0|Equal0~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~87_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux205~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~83_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~82_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~84_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux205~4_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux272~0_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~92_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~93_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~106_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~103_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~309_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~107_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~90_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~91_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~95_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~96_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~101_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~102_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~104_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~98_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~97_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~99_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~100_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux85~0_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux85~1_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~110_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~310_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~111_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~113_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~115_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux85~2_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~116_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~117_combout\ : std_logic;
SIGNAL \T80s|u0|alu|Q_t~118_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux85~3_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux272~2_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux272~3_combout\ : std_logic;
SIGNAL \T80s|u0|TState~1_combout\ : std_logic;
SIGNAL \T80s|u0|Equal0~2_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[0]~4_combout\ : std_logic;
SIGNAL \T80s|u0|MCycle[0]~5_combout\ : std_logic;
SIGNAL \T80s|u0|process_0~1_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[0]~5_combout\ : std_logic;
SIGNAL \T80s|u0|ISet[0]~6_combout\ : std_logic;
SIGNAL \T80s|u0|mcode|Mux304~4_combout\ : std_logic;
SIGNAL \T80s|u0|DO[0]~0_combout\ : std_logic;
SIGNAL \T80s|u0|DO~15_combout\ : std_logic;
SIGNAL \T80s|u0|DO~16_combout\ : std_logic;
SIGNAL \ram_wren~combout\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \sdram|reset[0]~5_combout\ : std_logic;
SIGNAL \sdram|reset[1]~10\ : std_logic;
SIGNAL \sdram|reset[2]~11_combout\ : std_logic;
SIGNAL \sdram|reset[2]~12\ : std_logic;
SIGNAL \sdram|reset[3]~13_combout\ : std_logic;
SIGNAL \sdram|reset[3]~14\ : std_logic;
SIGNAL \sdram|reset[4]~15_combout\ : std_logic;
SIGNAL \sdram|Equal3~0_combout\ : std_logic;
SIGNAL \sdram|q[1]~1_combout\ : std_logic;
SIGNAL \sdram|q[2]~2_combout\ : std_logic;
SIGNAL \sdram|q[0]~0_combout\ : std_logic;
SIGNAL \sdram|reset[1]~7_combout\ : std_logic;
SIGNAL \sdram|reset[1]~8_combout\ : std_logic;
SIGNAL \sdram|reset[0]~6\ : std_logic;
SIGNAL \sdram|reset[1]~9_combout\ : std_logic;
SIGNAL \sdram|Equal8~0_combout\ : std_logic;
SIGNAL \sdram|Equal4~0_combout\ : std_logic;
SIGNAL \sdram|sd_addr[0]~0_combout\ : std_logic;
SIGNAL \sdram|sd_addr[1]~1_combout\ : std_logic;
SIGNAL \sdram|sd_addr[2]~2_combout\ : std_logic;
SIGNAL \sdram|sd_addr[3]~3_combout\ : std_logic;
SIGNAL \sdram|sd_addr[4]~4_combout\ : std_logic;
SIGNAL \sdram|Equal6~0_combout\ : std_logic;
SIGNAL \sdram|sd_addr[9]~5_combout\ : std_logic;
SIGNAL \sdram|sd_addr[5]~6_combout\ : std_logic;
SIGNAL \sdram|sd_addr[6]~7_combout\ : std_logic;
SIGNAL \sdram|sd_addr[7]~8_combout\ : std_logic;
SIGNAL \sdram|sd_addr[10]~9_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~5_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~4_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~10_combout\ : std_logic;
SIGNAL \sdram|Equal4~1_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~6_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~7_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~11_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~8_combout\ : std_logic;
SIGNAL \sdram|sd_cmd~9_combout\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \vga|Add2~0_combout\ : std_logic;
SIGNAL \vga|Add2~1\ : std_logic;
SIGNAL \vga|Add2~2_combout\ : std_logic;
SIGNAL \vga|Add2~3\ : std_logic;
SIGNAL \vga|Add2~4_combout\ : std_logic;
SIGNAL \vga|Add2~5\ : std_logic;
SIGNAL \vga|Add2~6_combout\ : std_logic;
SIGNAL \vga|Add2~7\ : std_logic;
SIGNAL \vga|Add2~8_combout\ : std_logic;
SIGNAL \vga|Add2~9\ : std_logic;
SIGNAL \vga|Add2~10_combout\ : std_logic;
SIGNAL \vga|Equal0~1_combout\ : std_logic;
SIGNAL \vga|Add2~17\ : std_logic;
SIGNAL \vga|Add2~18_combout\ : std_logic;
SIGNAL \vga|h_cnt~1_combout\ : std_logic;
SIGNAL \vga|Equal0~0_combout\ : std_logic;
SIGNAL \vga|Equal0~2_combout\ : std_logic;
SIGNAL \vga|h_cnt~3_combout\ : std_logic;
SIGNAL \vga|Add2~11\ : std_logic;
SIGNAL \vga|Add2~12_combout\ : std_logic;
SIGNAL \vga|h_cnt~0_combout\ : std_logic;
SIGNAL \vga|Add2~13\ : std_logic;
SIGNAL \vga|Add2~14_combout\ : std_logic;
SIGNAL \vga|Add2~15\ : std_logic;
SIGNAL \vga|Add2~16_combout\ : std_logic;
SIGNAL \vga|h_cnt~2_combout\ : std_logic;
SIGNAL \vga|Equal1~0_combout\ : std_logic;
SIGNAL \vga|Equal1~1_combout\ : std_logic;
SIGNAL \vga|Equal1~2_combout\ : std_logic;
SIGNAL \vga|hs~0_combout\ : std_logic;
SIGNAL \vga|hs~q\ : std_logic;
SIGNAL \user_io|Decoder0~2_combout\ : std_logic;
SIGNAL \user_io|but_sw[4]~0_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[0]~10_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[0]~10_combout\ : std_logic;
SIGNAL \scandoubler|hsD~q\ : std_logic;
SIGNAL \scandoubler|always4~0_combout\ : std_logic;
SIGNAL \scandoubler|hs_max[0]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[0]~11\ : std_logic;
SIGNAL \scandoubler|hcnt[1]~12_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[1]~13\ : std_logic;
SIGNAL \scandoubler|hcnt[2]~14_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[2]~15\ : std_logic;
SIGNAL \scandoubler|hcnt[3]~16_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[3]~17\ : std_logic;
SIGNAL \scandoubler|hcnt[4]~18_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[4]~19\ : std_logic;
SIGNAL \scandoubler|hcnt[5]~20_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[5]~21\ : std_logic;
SIGNAL \scandoubler|hcnt[6]~22_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[6]~23\ : std_logic;
SIGNAL \scandoubler|hcnt[7]~24_combout\ : std_logic;
SIGNAL \scandoubler|hs_max[7]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~5_combout\ : std_logic;
SIGNAL \scandoubler|hs_max[5]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~4_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[8]~27\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[9]~28_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[7]~25\ : std_logic;
SIGNAL \scandoubler|hcnt[8]~26_combout\ : std_logic;
SIGNAL \scandoubler|hcnt[8]~27\ : std_logic;
SIGNAL \scandoubler|hcnt[9]~28_combout\ : std_logic;
SIGNAL \scandoubler|hs_max[9]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~0_combout\ : std_logic;
SIGNAL \scandoubler|hs_max[3]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~1_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~2_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~3_combout\ : std_logic;
SIGNAL \scandoubler|Equal0~6_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[0]~11\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[1]~12_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[1]~13\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[2]~14_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[2]~15\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[3]~16_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[3]~17\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[4]~18_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[4]~19\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[5]~20_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[5]~21\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[6]~22_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[6]~23\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[7]~24_combout\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[7]~25\ : std_logic;
SIGNAL \scandoubler|sd_hcnt[8]~26_combout\ : std_logic;
SIGNAL \scandoubler|hs_rise[8]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|always3~0_combout\ : std_logic;
SIGNAL \scandoubler|hs_rise[9]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~0_combout\ : std_logic;
SIGNAL \scandoubler|hs_rise[4]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~3_combout\ : std_logic;
SIGNAL \scandoubler|hs_rise[2]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~2_combout\ : std_logic;
SIGNAL \scandoubler|hs_rise[7]~feeder_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~4_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~1_combout\ : std_logic;
SIGNAL \scandoubler|Equal1~5_combout\ : std_logic;
SIGNAL \scandoubler|hs_sd~0_combout\ : std_logic;
SIGNAL \scandoubler|hs_sd~q\ : std_logic;
SIGNAL \scandoubler|hs_out~q\ : std_logic;
SIGNAL \vga|Add9~0_combout\ : std_logic;
SIGNAL \vga|Equal1~3_combout\ : std_logic;
SIGNAL \vga|Add9~1\ : std_logic;
SIGNAL \vga|Add9~2_combout\ : std_logic;
SIGNAL \vga|Add9~13\ : std_logic;
SIGNAL \vga|Add9~14_combout\ : std_logic;
SIGNAL \vga|Add9~15\ : std_logic;
SIGNAL \vga|Add9~16_combout\ : std_logic;
SIGNAL \vga|v_cnt~2_combout\ : std_logic;
SIGNAL \vga|Add9~17\ : std_logic;
SIGNAL \vga|Add9~18_combout\ : std_logic;
SIGNAL \vga|Add9~3\ : std_logic;
SIGNAL \vga|Add9~4_combout\ : std_logic;
SIGNAL \vga|Add9~5\ : std_logic;
SIGNAL \vga|Add9~6_combout\ : std_logic;
SIGNAL \vga|v_cnt~3_combout\ : std_logic;
SIGNAL \vga|Add9~7\ : std_logic;
SIGNAL \vga|Add9~8_combout\ : std_logic;
SIGNAL \vga|v_cnt~1_combout\ : std_logic;
SIGNAL \vga|Equal3~0_combout\ : std_logic;
SIGNAL \vga|Equal3~1_combout\ : std_logic;
SIGNAL \vga|Equal3~2_combout\ : std_logic;
SIGNAL \vga|Add9~9\ : std_logic;
SIGNAL \vga|Add9~10_combout\ : std_logic;
SIGNAL \vga|v_cnt~0_combout\ : std_logic;
SIGNAL \vga|Add9~11\ : std_logic;
SIGNAL \vga|Add9~12_combout\ : std_logic;
SIGNAL \vga|Equal5~0_combout\ : std_logic;
SIGNAL \vga|vs~4_combout\ : std_logic;
SIGNAL \vga|vs~2_combout\ : std_logic;
SIGNAL \vga|vs~3_combout\ : std_logic;
SIGNAL \vga|vs~q\ : std_logic;
SIGNAL \VGA_HS~0_combout\ : std_logic;
SIGNAL \scandoubler|vs_out~q\ : std_logic;
SIGNAL \VGA_VS~0_combout\ : std_logic;
SIGNAL \scandoubler|scanline~0_combout\ : std_logic;
SIGNAL \scandoubler|scanline~1_combout\ : std_logic;
SIGNAL \scandoubler|scanline~q\ : std_logic;
SIGNAL \trs_vid|Shift~0_combout\ : std_logic;
SIGNAL \trs_vid|Shift~1_combout\ : std_logic;
SIGNAL \trs_vid|Blank~q\ : std_logic;
SIGNAL \trs_vid|Equal5~0_combout\ : std_logic;
SIGNAL \trs_vid|Shift~2_combout\ : std_logic;
SIGNAL \trs_vid|Shift~28_combout\ : std_logic;
SIGNAL \trs_vid|Shift~29_combout\ : std_logic;
SIGNAL \trs_vid|Shift~4_combout\ : std_logic;
SIGNAL \trs_vid|Shift~5_combout\ : std_logic;
SIGNAL \trs_vid|Shift~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~69_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~65_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~66_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~67_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~68_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~70_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~82_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~79_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~80_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~81_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~83_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~71_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~72_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~76_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~73_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~74_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~75_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~77_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~78_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~84_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~4_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~0_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~1_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~2_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~3_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~5_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~10_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~7_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~9_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~11_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~12_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~13_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~14_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~18_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~19_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~40_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~44_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~41_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~42_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~43_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~45_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~58_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~59_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~60_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~61_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~62_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~46_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~47_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~48_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~49_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~50_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~55_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~51_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~53_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~52_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~54_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~56_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~57_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~63_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~20_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~21_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~22_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~31_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~32_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~25_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~26_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~28_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~29_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~33_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~34_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~37_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~35_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~36_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~38_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~39_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~64_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux4~85_combout\ : std_logic;
SIGNAL \trs_vid|Shift~37_combout\ : std_logic;
SIGNAL \trs_vid|Shift~38_combout\ : std_logic;
SIGNAL \trs_vid|Shift~33_combout\ : std_logic;
SIGNAL \trs_vid|Shift~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~0_combout\ : std_logic;
SIGNAL \trs_vid|Shift~34_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~78_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~2_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~3_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~1_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~4_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~5_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~9_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~7_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~10_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~11_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~13_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~12_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~14_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~19_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~18_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~21_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~20_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~22_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~40_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~39_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~75_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~76_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~54_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~55_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~56_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~57_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~45_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~41_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~42_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~43_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~44_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~46_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~47_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~51_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~48_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~49_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~50_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~52_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~53_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~58_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~35_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~36_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~37_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~25_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~26_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~28_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~29_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~31_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~32_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~33_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~34_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~38_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~59_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~0_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~72_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~60_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~61_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~62_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~63_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~64_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~65_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~69_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~66_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~67_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~68_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~70_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~71_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~73_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux3~74_combout\ : std_logic;
SIGNAL \trs_vid|Shift~35_combout\ : std_logic;
SIGNAL \trs_vid|Shift~36_combout\ : std_logic;
SIGNAL \trs_vid|Shift~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~1_combout\ : std_logic;
SIGNAL \trs_vid|Shift~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~18_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~19_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~20_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~2_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~3_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~4_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~5_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~7_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~9_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~10_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~11_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~12_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~13_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~14_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~21_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~71_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~72_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~81_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~82_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~83_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~73_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~74_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~86_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~87_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~75_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~78_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~76_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~77_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~79_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~80_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~84_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~43_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~40_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~41_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~42_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~44_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~22_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~26_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~25_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~37_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~33_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~34_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~35_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~36_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~38_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~29_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~28_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~31_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~32_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~39_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~45_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~63_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~67_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~65_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~64_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~66_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~68_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~47_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~46_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~49_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~48_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~50_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~51_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~52_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~54_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~53_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~55_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~56_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~60_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~57_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~58_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~59_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~61_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~62_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~69_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~70_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux2~85_combout\ : std_logic;
SIGNAL \trs_vid|Shift~31_combout\ : std_logic;
SIGNAL \trs_vid|Shift~32_combout\ : std_logic;
SIGNAL \trs_vid|Shift~22_combout\ : std_logic;
SIGNAL \trs_vid|Shift~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~65_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~67_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~66_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~68_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~69_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~70_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~61_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~60_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~63_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~62_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~64_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~71_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~25_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~32_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~33_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~34_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~28_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~29_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~26_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~31_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~35_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~56_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~53_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~54_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~55_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~52_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~57_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~49_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~45_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~46_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~47_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~48_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~50_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~43_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~42_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~41_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~44_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~51_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~36_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~37_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~38_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~39_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~40_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~58_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~59_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~3_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~1_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~0_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~2_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~4_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~18_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~20_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~19_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~21_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~11_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~12_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~13_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~14_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~9_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~5_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~7_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~10_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~22_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux1~72_combout\ : std_logic;
SIGNAL \trs_vid|Shift~25_combout\ : std_logic;
SIGNAL \trs_vid|Shift~26_combout\ : std_logic;
SIGNAL \trs_vid|Shift~7_combout\ : std_logic;
SIGNAL \trs_vid|Shift~11_combout\ : std_logic;
SIGNAL \trs_vid|Shift~10_combout\ : std_logic;
SIGNAL \trs_vid|Shift~12_combout\ : std_logic;
SIGNAL \trs_vid|Shift~14_combout\ : std_logic;
SIGNAL \trs_vid|Shift~9_combout\ : std_logic;
SIGNAL \trs_vid|Shift~13_combout\ : std_logic;
SIGNAL \trs_vid|Shift~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~32_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~28_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~29_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~30_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~31_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~33_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~22_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~24_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~23_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~25_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~26_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~27_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~34_combout\ : std_logic;
SIGNAL \trs_vid|Shift~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~4_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~2_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~1_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~3_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~0_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~5_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~19_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~15_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~16_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~18_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~20_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~12_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~11_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~13_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~9_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~6_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~7_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~10_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~14_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~21_combout\ : std_logic;
SIGNAL \trs_vid|Shift~8_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~72_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~71_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~73_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~74_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~75_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~76_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~77_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~68_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~64_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~65_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~66_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~67_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~69_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~58_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~62_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~60_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~59_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~61_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~63_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~70_combout\ : std_logic;
SIGNAL \trs_vid|Shift~17_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~51_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~52_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~53_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~54_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~55_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~56_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~47_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~45_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~48_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~46_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~49_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~40_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~41_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~42_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~43_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~44_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~50_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~35_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~36_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~37_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~38_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~39_combout\ : std_logic;
SIGNAL \trs_vid|z25|Mux0~57_combout\ : std_logic;
SIGNAL \trs_vid|Shift~18_combout\ : std_logic;
SIGNAL \trs_vid|Shift~19_combout\ : std_logic;
SIGNAL \trs_vid|Shift~20_combout\ : std_logic;
SIGNAL \trs_vid|Shift~21_combout\ : std_logic;
SIGNAL \trs_vid|Shift~3_combout\ : std_logic;
SIGNAL \trs_vid|Video~feeder_combout\ : std_logic;
SIGNAL \trs_vid|Video~q\ : std_logic;
SIGNAL \vga|always2~0_combout\ : std_logic;
SIGNAL \vga|always2~1_combout\ : std_logic;
SIGNAL \vga|always2~2_combout\ : std_logic;
SIGNAL \vga|always2~3_combout\ : std_logic;
SIGNAL \vga|pixel~0_combout\ : std_logic;
SIGNAL \scandoubler|vsD~feeder_combout\ : std_logic;
SIGNAL \scandoubler|vsD~q\ : std_logic;
SIGNAL \scandoubler|line_toggle~0_combout\ : std_logic;
SIGNAL \scandoubler|line_toggle~q\ : std_logic;
SIGNAL \scandoubler|line_toggle~_wirecell_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \scandoubler|r_out~0_combout\ : std_logic;
SIGNAL \osd|sbuf[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_SS3~input_o\ : std_logic;
SIGNAL \osd|sbuf[1]~feeder_combout\ : std_logic;
SIGNAL \osd|sbuf[2]~feeder_combout\ : std_logic;
SIGNAL \osd|sbuf[3]~feeder_combout\ : std_logic;
SIGNAL \osd|sbuf[4]~feeder_combout\ : std_logic;
SIGNAL \osd|osd_enable~0_combout\ : std_logic;
SIGNAL \osd|cnt[0]~5_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \SPI_SS3~inputclkctrl_outclk\ : std_logic;
SIGNAL \osd|cnt[3]~12\ : std_logic;
SIGNAL \osd|cnt[4]~13_combout\ : std_logic;
SIGNAL \osd|LessThan0~0_combout\ : std_logic;
SIGNAL \osd|LessThan0~1_combout\ : std_logic;
SIGNAL \osd|cnt[0]~6\ : std_logic;
SIGNAL \osd|cnt[1]~7_combout\ : std_logic;
SIGNAL \osd|cnt[1]~8\ : std_logic;
SIGNAL \osd|cnt[2]~9_combout\ : std_logic;
SIGNAL \osd|cnt[2]~10\ : std_logic;
SIGNAL \osd|cnt[3]~11_combout\ : std_logic;
SIGNAL \osd|Equal0~0_combout\ : std_logic;
SIGNAL \osd|cmd[7]~0_combout\ : std_logic;
SIGNAL \osd|osd_enable~1_combout\ : std_logic;
SIGNAL \osd|osd_enable~q\ : std_logic;
SIGNAL \osd_clk~combout\ : std_logic;
SIGNAL \osd_clk~clkctrl_outclk\ : std_logic;
SIGNAL \osd_vs~0_combout\ : std_logic;
SIGNAL \osd_hs~combout\ : std_logic;
SIGNAL \osd_hs~clkctrl_outclk\ : std_logic;
SIGNAL \osd|vsD~q\ : std_logic;
SIGNAL \osd|vsD2~q\ : std_logic;
SIGNAL \osd|Add3~0_combout\ : std_logic;
SIGNAL \osd|v_cnt~81_combout\ : std_logic;
SIGNAL \osd|Add3~1\ : std_logic;
SIGNAL \osd|Add3~2_combout\ : std_logic;
SIGNAL \osd|v_cnt~80_combout\ : std_logic;
SIGNAL \osd|Add3~3\ : std_logic;
SIGNAL \osd|Add3~4_combout\ : std_logic;
SIGNAL \osd|v_cnt~82_combout\ : std_logic;
SIGNAL \osd|Add3~5\ : std_logic;
SIGNAL \osd|Add3~6_combout\ : std_logic;
SIGNAL \osd|v_cnt~83_combout\ : std_logic;
SIGNAL \osd|Add3~7\ : std_logic;
SIGNAL \osd|Add3~8_combout\ : std_logic;
SIGNAL \osd|v_cnt~87_combout\ : std_logic;
SIGNAL \osd|Add3~9\ : std_logic;
SIGNAL \osd|Add3~10_combout\ : std_logic;
SIGNAL \osd|v_cnt~88_combout\ : std_logic;
SIGNAL \osd|Add3~11\ : std_logic;
SIGNAL \osd|Add3~12_combout\ : std_logic;
SIGNAL \osd|v_cnt~89_combout\ : std_logic;
SIGNAL \osd|Add3~13\ : std_logic;
SIGNAL \osd|Add3~14_combout\ : std_logic;
SIGNAL \osd|v_cnt~86_combout\ : std_logic;
SIGNAL \osd|Add3~15\ : std_logic;
SIGNAL \osd|Add3~16_combout\ : std_logic;
SIGNAL \osd|v_cnt~85_combout\ : std_logic;
SIGNAL \osd|Add3~17\ : std_logic;
SIGNAL \osd|Add3~18_combout\ : std_logic;
SIGNAL \osd|v_cnt~84_combout\ : std_logic;
SIGNAL \osd|always2~0_combout\ : std_logic;
SIGNAL \osd|always2~1_combout\ : std_logic;
SIGNAL \osd|vs_high[5]~feeder_combout\ : std_logic;
SIGNAL \osd|LessThan2~1_cout\ : std_logic;
SIGNAL \osd|LessThan2~3_cout\ : std_logic;
SIGNAL \osd|LessThan2~5_cout\ : std_logic;
SIGNAL \osd|LessThan2~7_cout\ : std_logic;
SIGNAL \osd|LessThan2~9_cout\ : std_logic;
SIGNAL \osd|LessThan2~11_cout\ : std_logic;
SIGNAL \osd|LessThan2~13_cout\ : std_logic;
SIGNAL \osd|LessThan2~15_cout\ : std_logic;
SIGNAL \osd|LessThan2~17_cout\ : std_logic;
SIGNAL \osd|LessThan2~18_combout\ : std_logic;
SIGNAL \osd|v_osd_active~0_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[8]~5_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[9]~6_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[7]~4_combout\ : std_logic;
SIGNAL \osd|Equal6~0_combout\ : std_logic;
SIGNAL \osd|Equal6~1_combout\ : std_logic;
SIGNAL \osd|v_osd_active~1_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[2]~0_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[3]~2_combout\ : std_logic;
SIGNAL \osd|v_osd_active~2_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[1]~1_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[6]~8_combout\ : std_logic;
SIGNAL \osd|v_osd_active~4_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[5]~7_combout\ : std_logic;
SIGNAL \osd|v_dsp_width[4]~3_combout\ : std_logic;
SIGNAL \osd|v_osd_active~3_combout\ : std_logic;
SIGNAL \osd|v_osd_active~5_combout\ : std_logic;
SIGNAL \osd|v_osd_active~6_combout\ : std_logic;
SIGNAL \osd|v_osd_active~7_combout\ : std_logic;
SIGNAL \osd|Add8~0_combout\ : std_logic;
SIGNAL \osd|Add8~1_combout\ : std_logic;
SIGNAL \osd|Add10~1\ : std_logic;
SIGNAL \osd|Add10~3\ : std_logic;
SIGNAL \osd|Add10~5\ : std_logic;
SIGNAL \osd|Add10~7\ : std_logic;
SIGNAL \osd|Add10~9\ : std_logic;
SIGNAL \osd|Add10~11\ : std_logic;
SIGNAL \osd|Add10~13\ : std_logic;
SIGNAL \osd|Add10~15\ : std_logic;
SIGNAL \osd|Add10~16_combout\ : std_logic;
SIGNAL \osd|Add10~17\ : std_logic;
SIGNAL \osd|Add10~18_combout\ : std_logic;
SIGNAL \osd|Equal7~0_combout\ : std_logic;
SIGNAL \osd|Add10~0_combout\ : std_logic;
SIGNAL \osd|Add10~2_combout\ : std_logic;
SIGNAL \osd|Equal7~1_combout\ : std_logic;
SIGNAL \osd|Add10~8_combout\ : std_logic;
SIGNAL \osd|Add10~10_combout\ : std_logic;
SIGNAL \osd|Equal7~3_combout\ : std_logic;
SIGNAL \osd|Add10~4_combout\ : std_logic;
SIGNAL \osd|Add10~6_combout\ : std_logic;
SIGNAL \osd|Equal7~2_combout\ : std_logic;
SIGNAL \osd|Add10~12_combout\ : std_logic;
SIGNAL \osd|Add10~14_combout\ : std_logic;
SIGNAL \osd|Equal7~4_combout\ : std_logic;
SIGNAL \osd|Equal7~5_combout\ : std_logic;
SIGNAL \osd|v_osd_active~8_combout\ : std_logic;
SIGNAL \osd|v_osd_active~q\ : std_logic;
SIGNAL \osd|hsD~feeder_combout\ : std_logic;
SIGNAL \osd|hsD~q\ : std_logic;
SIGNAL \osd|hsD2~feeder_combout\ : std_logic;
SIGNAL \osd|hsD2~q\ : std_logic;
SIGNAL \osd|Add2~0_combout\ : std_logic;
SIGNAL \osd|h_cnt~84_combout\ : std_logic;
SIGNAL \osd|Add2~1\ : std_logic;
SIGNAL \osd|Add2~2_combout\ : std_logic;
SIGNAL \osd|h_cnt~81_combout\ : std_logic;
SIGNAL \osd|Add2~3\ : std_logic;
SIGNAL \osd|Add2~4_combout\ : std_logic;
SIGNAL \osd|h_cnt~83_combout\ : std_logic;
SIGNAL \osd|Add2~5\ : std_logic;
SIGNAL \osd|Add2~6_combout\ : std_logic;
SIGNAL \osd|h_cnt~82_combout\ : std_logic;
SIGNAL \osd|Add2~7\ : std_logic;
SIGNAL \osd|Add2~8_combout\ : std_logic;
SIGNAL \osd|h_cnt~86_combout\ : std_logic;
SIGNAL \osd|Add2~9\ : std_logic;
SIGNAL \osd|Add2~10_combout\ : std_logic;
SIGNAL \osd|h_cnt~85_combout\ : std_logic;
SIGNAL \osd|Add2~11\ : std_logic;
SIGNAL \osd|Add2~12_combout\ : std_logic;
SIGNAL \osd|h_cnt~87_combout\ : std_logic;
SIGNAL \osd|Add2~13\ : std_logic;
SIGNAL \osd|Add2~14_combout\ : std_logic;
SIGNAL \osd|h_cnt~88_combout\ : std_logic;
SIGNAL \osd|Add2~15\ : std_logic;
SIGNAL \osd|Add2~16_combout\ : std_logic;
SIGNAL \osd|h_cnt~89_combout\ : std_logic;
SIGNAL \osd|Add2~17\ : std_logic;
SIGNAL \osd|Add2~18_combout\ : std_logic;
SIGNAL \osd|h_cnt~80_combout\ : std_logic;
SIGNAL \osd|always1~0_combout\ : std_logic;
SIGNAL \osd|always1~1_combout\ : std_logic;
SIGNAL \osd|LessThan1~1_cout\ : std_logic;
SIGNAL \osd|LessThan1~3_cout\ : std_logic;
SIGNAL \osd|LessThan1~5_cout\ : std_logic;
SIGNAL \osd|LessThan1~7_cout\ : std_logic;
SIGNAL \osd|LessThan1~9_cout\ : std_logic;
SIGNAL \osd|LessThan1~11_cout\ : std_logic;
SIGNAL \osd|LessThan1~13_cout\ : std_logic;
SIGNAL \osd|LessThan1~15_cout\ : std_logic;
SIGNAL \osd|LessThan1~17_cout\ : std_logic;
SIGNAL \osd|LessThan1~18_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[9]~0_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[8]~1_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[7]~2_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[6]~3_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[5]~4_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[4]~5_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[3]~6_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[2]~7_combout\ : std_logic;
SIGNAL \osd|Add4~1\ : std_logic;
SIGNAL \osd|Add4~3\ : std_logic;
SIGNAL \osd|Add4~5\ : std_logic;
SIGNAL \osd|Add4~7\ : std_logic;
SIGNAL \osd|Add4~9\ : std_logic;
SIGNAL \osd|Add4~11\ : std_logic;
SIGNAL \osd|Add4~13\ : std_logic;
SIGNAL \osd|Add4~14_combout\ : std_logic;
SIGNAL \osd|Add4~12_combout\ : std_logic;
SIGNAL \osd|Add4~10_combout\ : std_logic;
SIGNAL \osd|Add4~8_combout\ : std_logic;
SIGNAL \osd|Add4~6_combout\ : std_logic;
SIGNAL \osd|Add4~4_combout\ : std_logic;
SIGNAL \osd|Add4~2_combout\ : std_logic;
SIGNAL \osd|Add4~0_combout\ : std_logic;
SIGNAL \osd|h_dsp_width[1]~8_combout\ : std_logic;
SIGNAL \osd|Add7~1\ : std_logic;
SIGNAL \osd|Add7~3\ : std_logic;
SIGNAL \osd|Add7~5\ : std_logic;
SIGNAL \osd|Add7~7\ : std_logic;
SIGNAL \osd|Add7~9\ : std_logic;
SIGNAL \osd|Add7~11\ : std_logic;
SIGNAL \osd|Add7~13\ : std_logic;
SIGNAL \osd|Add7~15\ : std_logic;
SIGNAL \osd|Add7~16_combout\ : std_logic;
SIGNAL \osd|Add4~15\ : std_logic;
SIGNAL \osd|Add4~16_combout\ : std_logic;
SIGNAL \osd|Add5~0_combout\ : std_logic;
SIGNAL \osd|Add7~17\ : std_logic;
SIGNAL \osd|Add7~18_combout\ : std_logic;
SIGNAL \osd|Equal5~0_combout\ : std_logic;
SIGNAL \osd|h_osd_active~0_combout\ : std_logic;
SIGNAL \osd|Add7~14_combout\ : std_logic;
SIGNAL \osd|Add7~12_combout\ : std_logic;
SIGNAL \osd|Add7~10_combout\ : std_logic;
SIGNAL \osd|Equal5~1_combout\ : std_logic;
SIGNAL \osd|Add7~0_combout\ : std_logic;
SIGNAL \osd|Add7~2_combout\ : std_logic;
SIGNAL \osd|Equal5~2_combout\ : std_logic;
SIGNAL \osd|Add7~8_combout\ : std_logic;
SIGNAL \osd|Add7~6_combout\ : std_logic;
SIGNAL \osd|Add7~4_combout\ : std_logic;
SIGNAL \osd|Equal5~3_combout\ : std_logic;
SIGNAL \osd|Equal5~4_combout\ : std_logic;
SIGNAL \osd|Equal5~5_combout\ : std_logic;
SIGNAL \osd|h_osd_active~5_combout\ : std_logic;
SIGNAL \osd|h_osd_active~6_combout\ : std_logic;
SIGNAL \osd|h_osd_active~4_combout\ : std_logic;
SIGNAL \osd|Equal4~0_combout\ : std_logic;
SIGNAL \osd|Equal4~1_combout\ : std_logic;
SIGNAL \osd|h_osd_active~2_combout\ : std_logic;
SIGNAL \osd|h_osd_active~1_combout\ : std_logic;
SIGNAL \osd|h_osd_active~3_combout\ : std_logic;
SIGNAL \osd|h_osd_active~7_combout\ : std_logic;
SIGNAL \osd|h_osd_active~8_combout\ : std_logic;
SIGNAL \osd|h_osd_active~q\ : std_logic;
SIGNAL \osd|osd_de~0_combout\ : std_logic;
SIGNAL \osd|red_out[0]~8_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \scandoubler|r_out~1_combout\ : std_logic;
SIGNAL \osd|red_out[4]~9_combout\ : std_logic;
SIGNAL \osd|red_out[1]~15_combout\ : std_logic;
SIGNAL \scandoubler|r_out~2_combout\ : std_logic;
SIGNAL \osd|red_out[5]~10_combout\ : std_logic;
SIGNAL \osd|red_out[2]~16_combout\ : std_logic;
SIGNAL \osd|red_out[3]~11_combout\ : std_logic;
SIGNAL \osd|Add13~1_cout\ : std_logic;
SIGNAL \osd|Add13~2_combout\ : std_logic;
SIGNAL \osd|cmd[3]~feeder_combout\ : std_logic;
SIGNAL \osd|cmd[6]~feeder_combout\ : std_logic;
SIGNAL \osd|cmd[5]~feeder_combout\ : std_logic;
SIGNAL \osd|cmd[4]~feeder_combout\ : std_logic;
SIGNAL \osd|always0~0_combout\ : std_logic;
SIGNAL \osd|always0~1_combout\ : std_logic;
SIGNAL \osd|comb~0_combout\ : std_logic;
SIGNAL \osd|bcnt[0]~11_combout\ : std_logic;
SIGNAL \osd|bcnt[4]~13_combout\ : std_logic;
SIGNAL \osd|bcnt[0]~12\ : std_logic;
SIGNAL \osd|bcnt[1]~14_combout\ : std_logic;
SIGNAL \osd|bcnt[1]~15\ : std_logic;
SIGNAL \osd|bcnt[2]~16_combout\ : std_logic;
SIGNAL \osd|bcnt[2]~17\ : std_logic;
SIGNAL \osd|bcnt[3]~18_combout\ : std_logic;
SIGNAL \osd|bcnt[3]~19\ : std_logic;
SIGNAL \osd|bcnt[4]~20_combout\ : std_logic;
SIGNAL \osd|bcnt[4]~21\ : std_logic;
SIGNAL \osd|bcnt[5]~22_combout\ : std_logic;
SIGNAL \osd|bcnt[5]~23\ : std_logic;
SIGNAL \osd|bcnt[6]~24_combout\ : std_logic;
SIGNAL \osd|bcnt[6]~25\ : std_logic;
SIGNAL \osd|bcnt[7]~26_combout\ : std_logic;
SIGNAL \osd|bcnt[7]~27\ : std_logic;
SIGNAL \osd|bcnt[8]~28_combout\ : std_logic;
SIGNAL \osd|bcnt[8]~29\ : std_logic;
SIGNAL \osd|bcnt[9]~30_combout\ : std_logic;
SIGNAL \osd|bcnt[9]~31\ : std_logic;
SIGNAL \osd|bcnt[10]~32_combout\ : std_logic;
SIGNAL \osd|Add11~0_combout\ : std_logic;
SIGNAL \osd|Add11~1\ : std_logic;
SIGNAL \osd|Add11~2_combout\ : std_logic;
SIGNAL \osd|Add12~0_combout\ : std_logic;
SIGNAL \osd|Add11~3\ : std_logic;
SIGNAL \osd|Add11~4_combout\ : std_logic;
SIGNAL \osd|Add12~1\ : std_logic;
SIGNAL \osd|Add12~2_combout\ : std_logic;
SIGNAL \osd|Add11~5\ : std_logic;
SIGNAL \osd|Add11~6_combout\ : std_logic;
SIGNAL \osd|Add12~3\ : std_logic;
SIGNAL \osd|Add12~4_combout\ : std_logic;
SIGNAL \osd|Add11~7\ : std_logic;
SIGNAL \osd|Add11~8_combout\ : std_logic;
SIGNAL \osd|Add12~5\ : std_logic;
SIGNAL \osd|Add12~6_combout\ : std_logic;
SIGNAL \osd|Add11~9\ : std_logic;
SIGNAL \osd|Add11~10_combout\ : std_logic;
SIGNAL \osd|Add12~7\ : std_logic;
SIGNAL \osd|Add12~8_combout\ : std_logic;
SIGNAL \osd|Add11~11\ : std_logic;
SIGNAL \osd|Add11~12_combout\ : std_logic;
SIGNAL \osd|Add12~9\ : std_logic;
SIGNAL \osd|Add12~10_combout\ : std_logic;
SIGNAL \osd|Add11~13\ : std_logic;
SIGNAL \osd|Add11~14_combout\ : std_logic;
SIGNAL \osd|Add12~11\ : std_logic;
SIGNAL \osd|Add12~12_combout\ : std_logic;
SIGNAL \osd|Add13~3\ : std_logic;
SIGNAL \osd|Add13~5\ : std_logic;
SIGNAL \osd|Add13~7\ : std_logic;
SIGNAL \osd|Add13~8_combout\ : std_logic;
SIGNAL \osd|Add13~9\ : std_logic;
SIGNAL \osd|Add13~10_combout\ : std_logic;
SIGNAL \osd|Add13~11\ : std_logic;
SIGNAL \osd|Add13~12_combout\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \osd|Add13~4_combout\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \osd|Mux0~0_combout\ : std_logic;
SIGNAL \osd|Mux0~1_combout\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \osd|osd_buffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \osd|Mux0~2_combout\ : std_logic;
SIGNAL \osd|Mux0~3_combout\ : std_logic;
SIGNAL \osd|Add13~6_combout\ : std_logic;
SIGNAL \osd|red_out[4]~12_combout\ : std_logic;
SIGNAL \osd|red_out[4]~13_combout\ : std_logic;
SIGNAL \osd|red_out[5]~14_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \scandoubler|g_out~0_combout\ : std_logic;
SIGNAL \osd|green_out[0]~8_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \scandoubler|g_out~1_combout\ : std_logic;
SIGNAL \osd|green_out[4]~9_combout\ : std_logic;
SIGNAL \osd|green_out[1]~14_combout\ : std_logic;
SIGNAL \scandoubler|g_out~2_combout\ : std_logic;
SIGNAL \osd|green_out[5]~10_combout\ : std_logic;
SIGNAL \osd|green_out[2]~15_combout\ : std_logic;
SIGNAL \osd|green_out[3]~11_combout\ : std_logic;
SIGNAL \osd|green_out[4]~12_combout\ : std_logic;
SIGNAL \osd|green_out[5]~13_combout\ : std_logic;
SIGNAL \vga|pixel~1_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \scandoubler|b_out~0_combout\ : std_logic;
SIGNAL \osd|blue_out[0]~8_combout\ : std_logic;
SIGNAL \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \scandoubler|b_out~1_combout\ : std_logic;
SIGNAL \osd|blue_out[4]~9_combout\ : std_logic;
SIGNAL \osd|blue_out[1]~14_combout\ : std_logic;
SIGNAL \scandoubler|b_out~2_combout\ : std_logic;
SIGNAL \osd|blue_out[5]~10_combout\ : std_logic;
SIGNAL \osd|blue_out[2]~15_combout\ : std_logic;
SIGNAL \osd|blue_out[3]~11_combout\ : std_logic;
SIGNAL \osd|blue_out[4]~12_combout\ : std_logic;
SIGNAL \osd|blue_out[5]~13_combout\ : std_logic;
SIGNAL cpu_reset_cnt : std_logic_vector(7 DOWNTO 0);
SIGNAL \user_io|serial_out_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \user_io|but_sw\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga|pixel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \scandoubler|hs_max\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|vs_high\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \T80s|u0|RegBusA_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \T80s|u0|RegAddrA_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|Pre_XY_F_M\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|ISet\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \T80s|u0|F\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|Ap\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \trs_glue|DI_CPU\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \trs_vid|Shift\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \trs_vid|Hor_Cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \trs_vid|ChrC_Cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \trs_ps2|PS2_Clk_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \trs_ps2|RX_Bit_Cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \trs_ps2|Cnt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL clk_div : std_logic_vector(7 DOWNTO 0);
SIGNAL \user_io|serial_out_rptr\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \user_io|sbuf\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \user_io|byte_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \user_io|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \vga|v_cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vga|h_cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \scandoubler|sd_hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \scandoubler|hs_rise\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \scandoubler|hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \scandoubler|b_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \osd|vs_low\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|sbuf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \osd|hs_low\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|cmd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \osd|bcnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \T80s|DI_Reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|XY_State\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \T80s|u0|TState\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \T80s|u0|RegAddrC\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \T80s|u0|MCycle\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|IR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|Fp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|DO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|BusA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|ALU_Op_r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \T80s|u0|A\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sdram|sd_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sdram|reset\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \trs_glue|Cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \trs_vid|Ver_Cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \trs_vid|ChrR_Cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \trs_ps2|RX_ShiftReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \trs_ps2|Matrix_Wr_Addr\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \trs_ps2|PS2_Data_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \user_io|status\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \user_io|cmd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \scandoubler|r_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \scandoubler|g_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \osd|v_cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|hs_high\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \osd|h_cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \T80s|u0|TmpAddr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \T80s|u0|RegAddrB_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|Read_To_Reg_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \T80s|u0|MCycles\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \T80s|u0|I\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|BusB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T80s|u0|ACC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sdram|q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_SPI_SS3~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SPI_SCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Equal0~2clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_pixel_clock~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SPI_SS3~input_o\ : std_logic;
SIGNAL \ALT_INV_CONF_DATA0~input_o\ : std_logic;
SIGNAL \trs_glue|ALT_INV_Tick1us~q\ : std_logic;
SIGNAL \osd|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \ALT_INV_ram_wren~combout\ : std_logic;
SIGNAL \sdram|ALT_INV_sd_addr[9]~5_combout\ : std_logic;
SIGNAL \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\ : std_logic;
SIGNAL \user_io|ALT_INV_status\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \T80s|u0|ALT_INV_R[6]~10_combout\ : std_logic;

BEGIN

ww_CLOCK_27 <= CLOCK_27;
SDRAM_DQ <= ww_SDRAM_DQ;
SDRAM_A <= ww_SDRAM_A;
SDRAM_DQML <= ww_SDRAM_DQML;
SDRAM_DQMH <= ww_SDRAM_DQMH;
SDRAM_nWE <= ww_SDRAM_nWE;
SDRAM_nCAS <= ww_SDRAM_nCAS;
SDRAM_nRAS <= ww_SDRAM_nRAS;
SDRAM_nCS <= ww_SDRAM_nCS;
SDRAM_BA <= ww_SDRAM_BA;
SDRAM_CLK <= ww_SDRAM_CLK;
SDRAM_CKE <= ww_SDRAM_CKE;
SPI_DO <= ww_SPI_DO;
ww_SPI_DI <= SPI_DI;
ww_SPI_SCK <= SPI_SCK;
ww_SPI_SS2 <= SPI_SS2;
ww_SPI_SS3 <= SPI_SS3;
ww_SPI_SS4 <= SPI_SS4;
ww_CONF_DATA0 <= CONF_DATA0;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_27[0]~input_o\);

\pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\osd|sbuf\(6) & \osd|sbuf\(5) & \osd|sbuf\(4) & \osd|sbuf\(3));

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\osd|bcnt\(10) & \osd|bcnt\(9) & \osd|bcnt\(8) & \osd|bcnt\(7) & \osd|bcnt\(6) & \osd|bcnt\(5) & \osd|bcnt\(4) & \osd|bcnt\(3) & \osd|bcnt\(2) & \osd|bcnt\(1) & 
\osd|bcnt\(0));

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\osd|Add13~12_combout\ & \osd|Add13~10_combout\ & \osd|Add13~8_combout\ & \osd|Add12~12_combout\ & \osd|Add12~10_combout\ & \osd|Add12~8_combout\ & \osd|Add12~6_combout\ & 
\osd|Add12~4_combout\ & \osd|Add12~2_combout\ & \osd|Add12~0_combout\ & \osd|Add11~0_combout\);

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a5\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a6\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a7\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\osd|sbuf\(2) & \osd|sbuf\(1) & \osd|sbuf\(0) & \SPI_DI~input_o\);

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\osd|bcnt\(10) & \osd|bcnt\(9) & \osd|bcnt\(8) & \osd|bcnt\(7) & \osd|bcnt\(6) & \osd|bcnt\(5) & \osd|bcnt\(4) & \osd|bcnt\(3) & \osd|bcnt\(2) & \osd|bcnt\(1) & 
\osd|bcnt\(0));

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\osd|Add13~12_combout\ & \osd|Add13~10_combout\ & \osd|Add13~8_combout\ & \osd|Add12~12_combout\ & \osd|Add12~10_combout\ & \osd|Add12~8_combout\ & \osd|Add12~6_combout\ & 
\osd|Add12~4_combout\ & \osd|Add12~2_combout\ & \osd|Add12~0_combout\ & \osd|Add11~0_combout\);

\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a1\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a2\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a3\ <= \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\vga|pixel\(5) & \vga|pixel\(5) & \vga|pixel\(5) & \vga|pixel\(5));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\scandoubler|line_toggle~q\ & \scandoubler|hcnt\(9) & \scandoubler|hcnt\(8) & \scandoubler|hcnt\(7) & \scandoubler|hcnt\(6) & \scandoubler|hcnt\(5) & 
\scandoubler|hcnt\(4) & \scandoubler|hcnt\(3) & \scandoubler|hcnt\(2) & \scandoubler|hcnt\(1) & \scandoubler|hcnt\(0));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\scandoubler|line_toggle~_wirecell_combout\ & \scandoubler|sd_hcnt\(9) & \scandoubler|sd_hcnt\(8) & \scandoubler|sd_hcnt\(7) & \scandoubler|sd_hcnt\(6) & 
\scandoubler|sd_hcnt\(5) & \scandoubler|sd_hcnt\(4) & \scandoubler|sd_hcnt\(3) & \scandoubler|sd_hcnt\(2) & \scandoubler|sd_hcnt\(1) & \scandoubler|sd_hcnt\(0));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \vga|pixel\(1) & \vga|pixel\(1));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\scandoubler|line_toggle~q\ & \scandoubler|hcnt\(9) & \scandoubler|hcnt\(8) & \scandoubler|hcnt\(7) & \scandoubler|hcnt\(6) & \scandoubler|hcnt\(5) & 
\scandoubler|hcnt\(4) & \scandoubler|hcnt\(3) & \scandoubler|hcnt\(2) & \scandoubler|hcnt\(1) & \scandoubler|hcnt\(0));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\scandoubler|line_toggle~_wirecell_combout\ & \scandoubler|sd_hcnt\(9) & \scandoubler|sd_hcnt\(8) & \scandoubler|sd_hcnt\(7) & \scandoubler|sd_hcnt\(6) & 
\scandoubler|sd_hcnt\(5) & \scandoubler|sd_hcnt\(4) & \scandoubler|sd_hcnt\(3) & \scandoubler|sd_hcnt\(2) & \scandoubler|sd_hcnt\(1) & \scandoubler|sd_hcnt\(0));

\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\ <= \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\T80s|u0|A\(11) & \T80s|u0|A\(10) & \T80s|u0|A\(9) & \T80s|u0|A\(8) & \T80s|u0|A\(7) & \T80s|u0|A\(6) & \T80s|u0|A\(5) & \T80s|u0|A\(4) & \T80s|u0|A\(3) & 
\T80s|u0|A\(2) & \T80s|u0|A\(1) & \T80s|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(0) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(3) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \T80s|u0|DO\(7) & \T80s|u0|DO\(6) & \T80s|u0|DO\(5) & \T80s|u0|DO\(4) & \T80s|u0|DO\(3) & \T80s|u0|DO\(2) & \T80s|u0|DO\(1) & \T80s|u0|DO\(0));

\trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\trs_vid|RAM_Addr[9]~9_combout\ & \trs_vid|RAM_Addr[8]~8_combout\ & \trs_vid|RAM_Addr[7]~7_combout\ & \trs_vid|RAM_Addr[6]~6_combout\ & \trs_vid|RAM_Addr[5]~5_combout\ & 
\trs_vid|RAM_Addr[4]~4_combout\ & \trs_vid|RAM_Addr[3]~3_combout\ & \trs_vid|RAM_Addr[2]~2_combout\ & \trs_vid|RAM_Addr[1]~1_combout\ & \trs_vid|RAM_Addr[0]~0_combout\);

\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) <= \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\T80s|u0|A\(11) & \T80s|u0|A\(10) & \T80s|u0|A\(9) & \T80s|u0|A\(8) & \T80s|u0|A\(7) & \T80s|u0|A\(6) & \T80s|u0|A\(5) & \T80s|u0|A\(4) & \T80s|u0|A\(3) & 
\T80s|u0|A\(2) & \T80s|u0|A\(1) & \T80s|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(1) <= \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(2) <= \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\T80s|u0|A\(11) & \T80s|u0|A\(10) & \T80s|u0|A\(9) & \T80s|u0|A\(8) & \T80s|u0|A\(7) & \T80s|u0|A\(6) & \T80s|u0|A\(5) & \T80s|u0|A\(4) & \T80s|u0|A\(3) & 
\T80s|u0|A\(2) & \T80s|u0|A\(1) & \T80s|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(6) <= \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(7) <= \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\T80s|u0|A\(11) & \T80s|u0|A\(10) & \T80s|u0|A\(9) & \T80s|u0|A\(8) & \T80s|u0|A\(7) & \T80s|u0|A\(6) & \T80s|u0|A\(5) & \T80s|u0|A\(4) & \T80s|u0|A\(3) & 
\T80s|u0|A\(2) & \T80s|u0|A\(1) & \T80s|u0|A\(0));

\rom1|altsyncram_component|auto_generated|q_a\(4) <= \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\rom1|altsyncram_component|auto_generated|q_a\(5) <= \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\osd_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \osd_clk~combout\);

\pixel_clock~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pixel_clock~q\);

\Equal0~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Equal0~2_combout\);

\osd_hs~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \osd_hs~combout\);

\trs_glue|Rst_n_i~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \trs_glue|Rst_n_i~q\);

\SPI_SCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \SPI_SCK~input_o\);

\CLOCK_27[0]~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_27[0]~input_o\);

\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\SPI_SS3~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \SPI_SS3~input_o\);

\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_SPI_SS3~inputclkctrl_outclk\ <= NOT \SPI_SS3~inputclkctrl_outclk\;
\ALT_INV_SPI_SCK~inputclkctrl_outclk\ <= NOT \SPI_SCK~inputclkctrl_outclk\;
\ALT_INV_Equal0~2clkctrl_outclk\ <= NOT \Equal0~2clkctrl_outclk\;
\ALT_INV_pixel_clock~clkctrl_outclk\ <= NOT \pixel_clock~clkctrl_outclk\;
\ALT_INV_SPI_SS3~input_o\ <= NOT \SPI_SS3~input_o\;
\ALT_INV_CONF_DATA0~input_o\ <= NOT \CONF_DATA0~input_o\;
\trs_glue|ALT_INV_Tick1us~q\ <= NOT \trs_glue|Tick1us~q\;
\osd|ALT_INV_always0~1_combout\ <= NOT \osd|always0~1_combout\;
\ALT_INV_ram_wren~combout\ <= NOT \ram_wren~combout\;
\sdram|ALT_INV_sd_addr[9]~5_combout\ <= NOT \sdram|sd_addr[9]~5_combout\;
\pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\ <= NOT \pll|altpll_component|auto_generated|wire_pll1_locked\;
\user_io|ALT_INV_status\(0) <= NOT \user_io|status\(0);
\T80s|u0|ALT_INV_R[6]~10_combout\ <= NOT \T80s|u0|R[6]~10_combout\;

-- Location: IOOBUF_X53_Y24_N23
\SPI_DO~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \user_io|SPI_DO~reg0_q\,
	oe => \user_io|SPI_DO~en_q\,
	devoe => ww_devoe,
	o => ww_SPI_DO);

-- Location: IOOBUF_X18_Y0_N9
\SDRAM_A[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(0));

-- Location: IOOBUF_X5_Y0_N16
\SDRAM_A[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(1));

-- Location: IOOBUF_X3_Y0_N2
\SDRAM_A[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(2));

-- Location: IOOBUF_X1_Y0_N9
\SDRAM_A[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(3));

-- Location: IOOBUF_X0_Y28_N9
\SDRAM_A[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(4));

-- Location: IOOBUF_X0_Y27_N9
\SDRAM_A[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(5));

-- Location: IOOBUF_X0_Y25_N2
\SDRAM_A[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[6]~7_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(6));

-- Location: IOOBUF_X0_Y23_N16
\SDRAM_A[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[7]~8_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(7));

-- Location: IOOBUF_X0_Y23_N23
\SDRAM_A[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_A(8));

-- Location: IOOBUF_X0_Y14_N2
\SDRAM_A[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|ALT_INV_sd_addr[9]~5_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(9));

-- Location: IOOBUF_X20_Y0_N9
\SDRAM_A[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_addr[10]~9_combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_A(10));

-- Location: IOOBUF_X0_Y11_N2
\SDRAM_A[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_A(11));

-- Location: IOOBUF_X0_Y7_N9
\SDRAM_A[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_A(12));

-- Location: IOOBUF_X43_Y0_N16
\SDRAM_DQML~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_DQML);

-- Location: IOOBUF_X53_Y13_N9
\SDRAM_DQMH~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_DQMH);

-- Location: IOOBUF_X43_Y0_N23
\SDRAM_nWE~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_cmd\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_nWE);

-- Location: IOOBUF_X38_Y0_N9
\SDRAM_nCAS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_cmd\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_nCAS);

-- Location: IOOBUF_X36_Y0_N23
\SDRAM_nRAS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_cmd\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_nRAS);

-- Location: IOOBUF_X34_Y0_N2
\SDRAM_nCS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sdram|sd_cmd\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_nCS);

-- Location: IOOBUF_X34_Y0_N23
\SDRAM_BA[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_BA(0));

-- Location: IOOBUF_X20_Y0_N2
\SDRAM_BA[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SDRAM_BA(1));

-- Location: IOOBUF_X5_Y0_N23
\SDRAM_CLK~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SDRAM_CLK);

-- Location: IOOBUF_X0_Y6_N16
\SDRAM_CKE~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SDRAM_CKE);

-- Location: IOOBUF_X38_Y34_N2
\VGA_HS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_HS~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X18_Y34_N23
\VGA_VS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_VS~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X18_Y34_N2
\VGA_R[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[0]~8_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X16_Y34_N16
\VGA_R[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[1]~15_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X7_Y34_N16
\VGA_R[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[2]~16_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X3_Y34_N2
\VGA_R[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[3]~11_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X1_Y34_N2
\VGA_R[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[4]~13_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X1_Y34_N9
\VGA_R[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|red_out[5]~14_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X53_Y30_N9
\VGA_G[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[0]~8_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X51_Y34_N23
\VGA_G[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[1]~14_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X49_Y34_N9
\VGA_G[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[2]~15_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X47_Y34_N23
\VGA_G[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[3]~11_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X45_Y34_N2
\VGA_G[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[4]~12_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X45_Y34_N9
\VGA_G[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|green_out[5]~13_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X45_Y34_N16
\VGA_B[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[0]~8_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X38_Y34_N16
\VGA_B[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[1]~14_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X34_Y34_N2
\VGA_B[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[2]~15_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X29_Y34_N16
\VGA_B[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[3]~11_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X20_Y34_N9
\VGA_B[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[4]~12_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X20_Y34_N16
\VGA_B[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \osd|blue_out[5]~13_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X53_Y11_N2
\SDRAM_DQ[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(0),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(0));

-- Location: IOOBUF_X53_Y9_N23
\SDRAM_DQ[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(1),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(1));

-- Location: IOOBUF_X53_Y6_N16
\SDRAM_DQ[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(2),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(2));

-- Location: IOOBUF_X53_Y6_N23
\SDRAM_DQ[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(3),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(3));

-- Location: IOOBUF_X49_Y0_N2
\SDRAM_DQ[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(4),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(4));

-- Location: IOOBUF_X49_Y0_N9
\SDRAM_DQ[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(5),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(5));

-- Location: IOOBUF_X47_Y0_N23
\SDRAM_DQ[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(6),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(6));

-- Location: IOOBUF_X45_Y0_N16
\SDRAM_DQ[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(7),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(7));

-- Location: IOOBUF_X53_Y14_N9
\SDRAM_DQ[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(0),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(8));

-- Location: IOOBUF_X53_Y14_N2
\SDRAM_DQ[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(1),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(9));

-- Location: IOOBUF_X53_Y20_N23
\SDRAM_DQ[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(2),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(10));

-- Location: IOOBUF_X53_Y20_N16
\SDRAM_DQ[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(3),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(11));

-- Location: IOOBUF_X53_Y21_N23
\SDRAM_DQ[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(4),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(12));

-- Location: IOOBUF_X53_Y21_N16
\SDRAM_DQ[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(5),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(13));

-- Location: IOOBUF_X53_Y22_N9
\SDRAM_DQ[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(6),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(14));

-- Location: IOOBUF_X53_Y22_N2
\SDRAM_DQ[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \T80s|u0|DO\(7),
	oe => \ALT_INV_ram_wren~combout\,
	devoe => ww_devoe,
	o => ww_SDRAM_DQ(15));

-- Location: IOIBUF_X25_Y34_N1
\SPI_SCK~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SPI_SCK,
	o => \SPI_SCK~input_o\);

-- Location: CLKCTRL_G14
\SPI_SCK~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SPI_SCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SPI_SCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X43_Y17_N4
\user_io|byte_cnt[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[1]~9_combout\ = (\user_io|byte_cnt\(0) & (\user_io|byte_cnt\(1) $ (VCC))) # (!\user_io|byte_cnt\(0) & (\user_io|byte_cnt\(1) & VCC))
-- \user_io|byte_cnt[1]~10\ = CARRY((\user_io|byte_cnt\(0) & \user_io|byte_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(1),
	datad => VCC,
	combout => \user_io|byte_cnt[1]~9_combout\,
	cout => \user_io|byte_cnt[1]~10\);

-- Location: IOIBUF_X0_Y22_N8
\CONF_DATA0~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CONF_DATA0,
	o => \CONF_DATA0~input_o\);

-- Location: LCCOMB_X40_Y17_N14
\user_io|bit_cnt[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|bit_cnt[0]~2_combout\ = !\user_io|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|bit_cnt\(0),
	combout => \user_io|bit_cnt[0]~2_combout\);

-- Location: FF_X44_Y17_N17
\user_io|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|bit_cnt[0]~2_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|bit_cnt\(0));

-- Location: LCCOMB_X40_Y17_N4
\user_io|bit_cnt[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|bit_cnt[1]~1_combout\ = \user_io|bit_cnt\(0) $ (\user_io|bit_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \user_io|bit_cnt\(0),
	datac => \user_io|bit_cnt\(1),
	combout => \user_io|bit_cnt[1]~1_combout\);

-- Location: FF_X44_Y17_N3
\user_io|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|bit_cnt[1]~1_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|bit_cnt\(1));

-- Location: LCCOMB_X40_Y17_N18
\user_io|bit_cnt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|bit_cnt[2]~0_combout\ = \user_io|bit_cnt\(2) $ (((\user_io|bit_cnt\(0) & \user_io|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(2),
	datab => \user_io|bit_cnt\(0),
	datac => \user_io|bit_cnt\(1),
	combout => \user_io|bit_cnt[2]~0_combout\);

-- Location: FF_X44_Y17_N5
\user_io|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|bit_cnt[2]~0_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|bit_cnt\(2));

-- Location: LCCOMB_X44_Y17_N4
\user_io|byte_cnt[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[7]~7_combout\ = (\user_io|bit_cnt\(1) & (\user_io|bit_cnt\(2) & \user_io|bit_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \user_io|bit_cnt\(1),
	datac => \user_io|bit_cnt\(2),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|byte_cnt[7]~7_combout\);

-- Location: LCCOMB_X43_Y17_N10
\user_io|byte_cnt[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[4]~16_combout\ = (\user_io|byte_cnt\(4) & (!\user_io|byte_cnt[3]~14\)) # (!\user_io|byte_cnt\(4) & ((\user_io|byte_cnt[3]~14\) # (GND)))
-- \user_io|byte_cnt[4]~17\ = CARRY((!\user_io|byte_cnt[3]~14\) # (!\user_io|byte_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \user_io|byte_cnt\(4),
	datad => VCC,
	cin => \user_io|byte_cnt[3]~14\,
	combout => \user_io|byte_cnt[4]~16_combout\,
	cout => \user_io|byte_cnt[4]~17\);

-- Location: LCCOMB_X43_Y17_N12
\user_io|byte_cnt[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[5]~18_combout\ = (\user_io|byte_cnt\(5) & (\user_io|byte_cnt[4]~17\ $ (GND))) # (!\user_io|byte_cnt\(5) & (!\user_io|byte_cnt[4]~17\ & VCC))
-- \user_io|byte_cnt[5]~19\ = CARRY((\user_io|byte_cnt\(5) & !\user_io|byte_cnt[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(5),
	datad => VCC,
	cin => \user_io|byte_cnt[4]~17\,
	combout => \user_io|byte_cnt[5]~18_combout\,
	cout => \user_io|byte_cnt[5]~19\);

-- Location: FF_X43_Y17_N13
\user_io|byte_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[5]~18_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(5));

-- Location: LCCOMB_X43_Y17_N14
\user_io|byte_cnt[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[6]~20_combout\ = (\user_io|byte_cnt\(6) & (!\user_io|byte_cnt[5]~19\)) # (!\user_io|byte_cnt\(6) & ((\user_io|byte_cnt[5]~19\) # (GND)))
-- \user_io|byte_cnt[6]~21\ = CARRY((!\user_io|byte_cnt[5]~19\) # (!\user_io|byte_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \user_io|byte_cnt\(6),
	datad => VCC,
	cin => \user_io|byte_cnt[5]~19\,
	combout => \user_io|byte_cnt[6]~20_combout\,
	cout => \user_io|byte_cnt[6]~21\);

-- Location: FF_X43_Y17_N15
\user_io|byte_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[6]~20_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(6));

-- Location: LCCOMB_X43_Y17_N16
\user_io|byte_cnt[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[7]~22_combout\ = \user_io|byte_cnt[6]~21\ $ (!\user_io|byte_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \user_io|byte_cnt\(7),
	cin => \user_io|byte_cnt[6]~21\,
	combout => \user_io|byte_cnt[7]~22_combout\);

-- Location: FF_X43_Y17_N17
\user_io|byte_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[7]~22_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(7));

-- Location: LCCOMB_X43_Y17_N18
\user_io|Equal14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal14~1_combout\ = (\user_io|byte_cnt\(4) & (\user_io|byte_cnt\(7) & (\user_io|byte_cnt\(6) & \user_io|byte_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(4),
	datab => \user_io|byte_cnt\(7),
	datac => \user_io|byte_cnt\(6),
	datad => \user_io|byte_cnt\(5),
	combout => \user_io|Equal14~1_combout\);

-- Location: LCCOMB_X41_Y17_N22
\user_io|byte_cnt[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[7]~15_combout\ = (\user_io|byte_cnt[7]~7_combout\ & ((!\user_io|Equal14~1_combout\) # (!\user_io|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Equal14~0_combout\,
	datab => \user_io|byte_cnt[7]~7_combout\,
	datad => \user_io|Equal14~1_combout\,
	combout => \user_io|byte_cnt[7]~15_combout\);

-- Location: FF_X43_Y17_N5
\user_io|byte_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[1]~9_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(1));

-- Location: LCCOMB_X41_Y17_N12
\user_io|Equal14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal14~0_combout\ = (\user_io|byte_cnt\(0) & (\user_io|byte_cnt\(2) & (\user_io|byte_cnt\(1) & \user_io|byte_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(2),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(3),
	combout => \user_io|Equal14~0_combout\);

-- Location: LCCOMB_X44_Y17_N26
\user_io|byte_cnt[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[0]~8_combout\ = \user_io|byte_cnt\(0) $ (((\user_io|byte_cnt[7]~7_combout\ & ((!\user_io|Equal14~1_combout\) # (!\user_io|Equal14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Equal14~0_combout\,
	datab => \user_io|byte_cnt[7]~7_combout\,
	datac => \user_io|byte_cnt\(0),
	datad => \user_io|Equal14~1_combout\,
	combout => \user_io|byte_cnt[0]~8_combout\);

-- Location: FF_X44_Y17_N27
\user_io|byte_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[0]~8_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(0));

-- Location: LCCOMB_X43_Y17_N6
\user_io|byte_cnt[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[2]~11_combout\ = (\user_io|byte_cnt\(2) & (!\user_io|byte_cnt[1]~10\)) # (!\user_io|byte_cnt\(2) & ((\user_io|byte_cnt[1]~10\) # (GND)))
-- \user_io|byte_cnt[2]~12\ = CARRY((!\user_io|byte_cnt[1]~10\) # (!\user_io|byte_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(2),
	datad => VCC,
	cin => \user_io|byte_cnt[1]~10\,
	combout => \user_io|byte_cnt[2]~11_combout\,
	cout => \user_io|byte_cnt[2]~12\);

-- Location: FF_X43_Y17_N7
\user_io|byte_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[2]~11_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(2));

-- Location: LCCOMB_X43_Y17_N8
\user_io|byte_cnt[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|byte_cnt[3]~13_combout\ = (\user_io|byte_cnt\(3) & (\user_io|byte_cnt[2]~12\ $ (GND))) # (!\user_io|byte_cnt\(3) & (!\user_io|byte_cnt[2]~12\ & VCC))
-- \user_io|byte_cnt[3]~14\ = CARRY((\user_io|byte_cnt\(3) & !\user_io|byte_cnt[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \user_io|byte_cnt\(3),
	datad => VCC,
	cin => \user_io|byte_cnt[2]~12\,
	combout => \user_io|byte_cnt[3]~13_combout\,
	cout => \user_io|byte_cnt[3]~14\);

-- Location: FF_X43_Y17_N9
\user_io|byte_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[3]~13_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(3));

-- Location: FF_X43_Y17_N11
\user_io|byte_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|byte_cnt[4]~16_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	ena => \user_io|byte_cnt[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|byte_cnt\(4));

-- Location: IOIBUF_X53_Y17_N22
\SPI_DI~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SPI_DI,
	o => \SPI_DI~input_o\);

-- Location: LCCOMB_X38_Y17_N6
\user_io|sbuf[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|sbuf[0]~feeder_combout\ = \SPI_DI~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_DI~input_o\,
	combout => \user_io|sbuf[0]~feeder_combout\);

-- Location: FF_X38_Y17_N7
\user_io|sbuf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|sbuf[0]~feeder_combout\,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(0));

-- Location: LCCOMB_X39_Y17_N12
\user_io|cmd[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[1]~feeder_combout\ = \user_io|sbuf\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|sbuf\(0),
	combout => \user_io|cmd[1]~feeder_combout\);

-- Location: LCCOMB_X43_Y17_N26
\user_io|Equal15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal15~1_combout\ = (!\user_io|byte_cnt\(4) & (!\user_io|byte_cnt\(7) & (!\user_io|byte_cnt\(6) & !\user_io|byte_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(4),
	datab => \user_io|byte_cnt\(7),
	datac => \user_io|byte_cnt\(6),
	datad => \user_io|byte_cnt\(5),
	combout => \user_io|Equal15~1_combout\);

-- Location: LCCOMB_X43_Y17_N28
\user_io|Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal15~0_combout\ = (!\user_io|byte_cnt\(2) & (!\user_io|byte_cnt\(1) & (!\user_io|byte_cnt\(3) & !\user_io|byte_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(2),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(3),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Equal15~0_combout\);

-- Location: LCCOMB_X39_Y17_N4
\user_io|cmd[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[7]~0_combout\ = (!\CONF_DATA0~input_o\ & (\user_io|Equal15~1_combout\ & (\user_io|byte_cnt[7]~7_combout\ & \user_io|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONF_DATA0~input_o\,
	datab => \user_io|Equal15~1_combout\,
	datac => \user_io|byte_cnt[7]~7_combout\,
	datad => \user_io|Equal15~0_combout\,
	combout => \user_io|cmd[7]~0_combout\);

-- Location: FF_X39_Y17_N13
\user_io|cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|cmd[1]~feeder_combout\,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(1));

-- Location: LCCOMB_X44_Y17_N22
\user_io|SPI_DO~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~2_combout\ = (!\user_io|byte_cnt\(3) & (!\user_io|byte_cnt\(1) & (!\user_io|byte_cnt\(2) & !\user_io|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(3),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(2),
	datad => \user_io|bit_cnt\(2),
	combout => \user_io|SPI_DO~2_combout\);

-- Location: LCCOMB_X44_Y17_N16
\user_io|SPI_DO~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~3_combout\ = (\user_io|cmd\(1) & (\user_io|byte_cnt\(0) & (\user_io|bit_cnt\(0) & \user_io|SPI_DO~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(1),
	datab => \user_io|byte_cnt\(0),
	datac => \user_io|bit_cnt\(0),
	datad => \user_io|SPI_DO~2_combout\,
	combout => \user_io|SPI_DO~3_combout\);

-- Location: LCCOMB_X44_Y17_N20
\user_io|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~19_combout\ = (\user_io|byte_cnt\(0) & (((!\user_io|bit_cnt\(1) & \user_io|bit_cnt\(0))) # (!\user_io|byte_cnt\(1)))) # (!\user_io|byte_cnt\(0) & (\user_io|bit_cnt\(1) $ (((\user_io|byte_cnt\(1) & \user_io|bit_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|bit_cnt\(1),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux3~19_combout\);

-- Location: LCCOMB_X44_Y17_N8
\user_io|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~15_combout\ = (\user_io|bit_cnt\(0) & (\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(1) & !\user_io|byte_cnt\(0)))) # (!\user_io|bit_cnt\(0) & ((\user_io|byte_cnt\(1)) # ((\user_io|bit_cnt\(1) & !\user_io|byte_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|bit_cnt\(0),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~15_combout\);

-- Location: LCCOMB_X44_Y17_N30
\user_io|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~16_combout\ = (\user_io|bit_cnt\(1) & ((\user_io|byte_cnt\(1) & ((\user_io|byte_cnt\(0)))) # (!\user_io|byte_cnt\(1) & (!\user_io|bit_cnt\(0))))) # (!\user_io|bit_cnt\(1) & (\user_io|bit_cnt\(0) & ((!\user_io|byte_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(0),
	datab => \user_io|bit_cnt\(1),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~16_combout\);

-- Location: LCCOMB_X44_Y17_N28
\user_io|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~17_combout\ = (\user_io|bit_cnt\(0) & (((!\user_io|bit_cnt\(1))))) # (!\user_io|bit_cnt\(0) & (\user_io|bit_cnt\(1) & ((\user_io|byte_cnt\(0)) # (\user_io|byte_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|bit_cnt\(0),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|bit_cnt\(1),
	combout => \user_io|Mux3~17_combout\);

-- Location: LCCOMB_X44_Y17_N10
\user_io|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~18_combout\ = (\user_io|bit_cnt\(2) & (\user_io|byte_cnt\(2))) # (!\user_io|bit_cnt\(2) & ((\user_io|byte_cnt\(2) & (\user_io|Mux3~16_combout\)) # (!\user_io|byte_cnt\(2) & ((\user_io|Mux3~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(2),
	datab => \user_io|byte_cnt\(2),
	datac => \user_io|Mux3~16_combout\,
	datad => \user_io|Mux3~17_combout\,
	combout => \user_io|Mux3~18_combout\);

-- Location: LCCOMB_X44_Y17_N6
\user_io|Mux3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~20_combout\ = (\user_io|bit_cnt\(2) & ((\user_io|Mux3~18_combout\ & (!\user_io|Mux3~19_combout\)) # (!\user_io|Mux3~18_combout\ & ((!\user_io|Mux3~15_combout\))))) # (!\user_io|bit_cnt\(2) & (((\user_io|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(2),
	datab => \user_io|Mux3~19_combout\,
	datac => \user_io|Mux3~15_combout\,
	datad => \user_io|Mux3~18_combout\,
	combout => \user_io|Mux3~20_combout\);

-- Location: LCCOMB_X44_Y17_N0
\user_io|Mux3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~21_combout\ = (!\user_io|byte_cnt\(1) & (\user_io|byte_cnt\(2) $ (((\user_io|byte_cnt\(0) & \user_io|bit_cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(2),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux3~21_combout\);

-- Location: LCCOMB_X44_Y17_N14
\user_io|Mux3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~24_combout\ = (\user_io|byte_cnt\(2) & (!\user_io|byte_cnt\(0) & (!\user_io|byte_cnt\(1) & \user_io|bit_cnt\(0)))) # (!\user_io|byte_cnt\(2) & (\user_io|byte_cnt\(1) & ((\user_io|byte_cnt\(0)) # (!\user_io|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(2),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux3~24_combout\);

-- Location: LCCOMB_X44_Y17_N18
\user_io|Mux3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~22_combout\ = (\user_io|bit_cnt\(0) & ((\user_io|byte_cnt\(0) & ((!\user_io|byte_cnt\(1)) # (!\user_io|byte_cnt\(2)))) # (!\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(1)))))) # (!\user_io|bit_cnt\(0) & (((\user_io|byte_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(2),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux3~22_combout\);

-- Location: LCCOMB_X44_Y17_N12
\user_io|Mux3~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~23_combout\ = (\user_io|bit_cnt\(2) & (\user_io|bit_cnt\(1))) # (!\user_io|bit_cnt\(2) & (\user_io|Mux3~22_combout\ & ((\user_io|bit_cnt\(1)) # (!\user_io|byte_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(2),
	datab => \user_io|bit_cnt\(1),
	datac => \user_io|byte_cnt\(2),
	datad => \user_io|Mux3~22_combout\,
	combout => \user_io|Mux3~23_combout\);

-- Location: LCCOMB_X44_Y17_N24
\user_io|Mux3~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~25_combout\ = (\user_io|bit_cnt\(2) & ((\user_io|Mux3~23_combout\ & ((\user_io|Mux3~24_combout\))) # (!\user_io|Mux3~23_combout\ & (\user_io|Mux3~21_combout\)))) # (!\user_io|bit_cnt\(2) & (((\user_io|Mux3~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(2),
	datab => \user_io|Mux3~21_combout\,
	datac => \user_io|Mux3~24_combout\,
	datad => \user_io|Mux3~23_combout\,
	combout => \user_io|Mux3~25_combout\);

-- Location: LCCOMB_X45_Y17_N6
\user_io|SPI_DO~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~1_combout\ = (!\user_io|cmd\(1) & ((\user_io|byte_cnt\(3) & (\user_io|Mux3~20_combout\)) # (!\user_io|byte_cnt\(3) & ((\user_io|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(1),
	datab => \user_io|byte_cnt\(3),
	datac => \user_io|Mux3~20_combout\,
	datad => \user_io|Mux3~25_combout\,
	combout => \user_io|SPI_DO~1_combout\);

-- Location: LCCOMB_X45_Y17_N28
\user_io|SPI_DO~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~4_combout\ = (!\user_io|byte_cnt\(4) & (!\user_io|byte_cnt\(5) & ((\user_io|SPI_DO~3_combout\) # (\user_io|SPI_DO~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(4),
	datab => \user_io|byte_cnt\(5),
	datac => \user_io|SPI_DO~3_combout\,
	datad => \user_io|SPI_DO~1_combout\,
	combout => \user_io|SPI_DO~4_combout\);

-- Location: LCCOMB_X45_Y17_N22
\user_io|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~6_combout\ = (\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(1) & (\user_io|byte_cnt\(4) & \user_io|byte_cnt\(2))) # (!\user_io|byte_cnt\(1) & ((!\user_io|byte_cnt\(2)))))) # (!\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(2) & 
-- (!\user_io|byte_cnt\(1))) # (!\user_io|byte_cnt\(2) & ((\user_io|byte_cnt\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|byte_cnt\(2),
	combout => \user_io|Mux3~6_combout\);

-- Location: LCCOMB_X45_Y17_N12
\user_io|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~5_combout\ = (\user_io|byte_cnt\(4)) # ((\user_io|byte_cnt\(2)) # (\user_io|byte_cnt\(0) $ (\user_io|byte_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(4),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(2),
	combout => \user_io|Mux3~5_combout\);

-- Location: LCCOMB_X45_Y17_N4
\user_io|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~7_combout\ = (\user_io|bit_cnt\(1) & ((\user_io|byte_cnt\(3) & ((\user_io|Mux3~5_combout\))) # (!\user_io|byte_cnt\(3) & (!\user_io|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(3),
	datac => \user_io|Mux3~6_combout\,
	datad => \user_io|Mux3~5_combout\,
	combout => \user_io|Mux3~7_combout\);

-- Location: LCCOMB_X45_Y17_N10
\user_io|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~0_combout\ = (\user_io|byte_cnt\(0) & (\user_io|byte_cnt\(1) $ (((!\user_io|byte_cnt\(2)) # (!\user_io|byte_cnt\(4)))))) # (!\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(1) & ((!\user_io|byte_cnt\(2)) # (!\user_io|byte_cnt\(4)))) # 
-- (!\user_io|byte_cnt\(1) & ((\user_io|byte_cnt\(4)) # (\user_io|byte_cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|byte_cnt\(2),
	combout => \user_io|Mux3~0_combout\);

-- Location: LCCOMB_X45_Y17_N20
\user_io|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~1_combout\ = (\user_io|byte_cnt\(4) & ((\user_io|Mux3~0_combout\ & (\user_io|byte_cnt\(2))) # (!\user_io|Mux3~0_combout\ & ((!\user_io|byte_cnt\(3)))))) # (!\user_io|byte_cnt\(4) & ((\user_io|byte_cnt\(3)) # ((\user_io|byte_cnt\(2) & 
-- !\user_io|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(2),
	datab => \user_io|byte_cnt\(3),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|Mux3~0_combout\,
	combout => \user_io|Mux3~1_combout\);

-- Location: LCCOMB_X45_Y17_N14
\user_io|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~2_combout\ = (\user_io|bit_cnt\(1) & ((\user_io|byte_cnt\(0)) # ((!\user_io|byte_cnt\(2) & !\user_io|Mux3~0_combout\)))) # (!\user_io|bit_cnt\(1) & (((\user_io|byte_cnt\(2)) # (!\user_io|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(0),
	datac => \user_io|byte_cnt\(2),
	datad => \user_io|Mux3~0_combout\,
	combout => \user_io|Mux3~2_combout\);

-- Location: LCCOMB_X45_Y17_N16
\user_io|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~3_combout\ = (\user_io|byte_cnt\(3)) # (\user_io|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|byte_cnt\(3),
	datad => \user_io|Mux3~0_combout\,
	combout => \user_io|Mux3~3_combout\);

-- Location: LCCOMB_X45_Y17_N18
\user_io|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~4_combout\ = (\user_io|bit_cnt\(1) & (\user_io|Mux3~1_combout\ & (\user_io|Mux3~2_combout\))) # (!\user_io|bit_cnt\(1) & (\user_io|Mux3~3_combout\ & ((\user_io|Mux3~2_combout\) # (!\user_io|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|Mux3~1_combout\,
	datac => \user_io|Mux3~2_combout\,
	datad => \user_io|Mux3~3_combout\,
	combout => \user_io|Mux3~4_combout\);

-- Location: LCCOMB_X45_Y17_N30
\user_io|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~8_combout\ = (\user_io|bit_cnt\(0) & ((\user_io|bit_cnt\(2)) # ((\user_io|Mux3~4_combout\)))) # (!\user_io|bit_cnt\(0) & (!\user_io|bit_cnt\(2) & (\user_io|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(0),
	datab => \user_io|bit_cnt\(2),
	datac => \user_io|Mux3~7_combout\,
	datad => \user_io|Mux3~4_combout\,
	combout => \user_io|Mux3~8_combout\);

-- Location: LCCOMB_X41_Y17_N28
\user_io|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~9_combout\ = (\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(1) & ((!\user_io|byte_cnt\(3))))) # (!\user_io|bit_cnt\(1) & (!\user_io|byte_cnt\(1) & (\user_io|byte_cnt\(4) & \user_io|byte_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|byte_cnt\(3),
	combout => \user_io|Mux3~9_combout\);

-- Location: LCCOMB_X41_Y17_N4
\user_io|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~13_combout\ = \user_io|bit_cnt\(1) $ (((\user_io|byte_cnt\(1) & ((\user_io|byte_cnt\(4)) # (!\user_io|byte_cnt\(3)))) # (!\user_io|byte_cnt\(1) & (\user_io|byte_cnt\(4) $ (\user_io|byte_cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|byte_cnt\(3),
	combout => \user_io|Mux3~13_combout\);

-- Location: LCCOMB_X41_Y17_N26
\user_io|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~10_combout\ = (\user_io|byte_cnt\(4) & (\user_io|bit_cnt\(1) $ (((!\user_io|byte_cnt\(1)) # (!\user_io|byte_cnt\(3)))))) # (!\user_io|byte_cnt\(4) & ((\user_io|byte_cnt\(3)) # ((\user_io|byte_cnt\(1) & \user_io|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(3),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|byte_cnt\(4),
	datad => \user_io|bit_cnt\(1),
	combout => \user_io|Mux3~10_combout\);

-- Location: LCCOMB_X41_Y17_N20
\user_io|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~11_combout\ = (\user_io|byte_cnt\(4) & ((\user_io|byte_cnt\(1) & ((\user_io|bit_cnt\(1)))) # (!\user_io|byte_cnt\(1) & ((!\user_io|bit_cnt\(1)) # (!\user_io|byte_cnt\(3)))))) # (!\user_io|byte_cnt\(4) & (((\user_io|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(3),
	datab => \user_io|byte_cnt\(4),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|bit_cnt\(1),
	combout => \user_io|Mux3~11_combout\);

-- Location: LCCOMB_X41_Y17_N6
\user_io|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~12_combout\ = (\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(2)) # ((!\user_io|Mux3~10_combout\)))) # (!\user_io|byte_cnt\(0) & (!\user_io|byte_cnt\(2) & ((!\user_io|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|byte_cnt\(2),
	datac => \user_io|Mux3~10_combout\,
	datad => \user_io|Mux3~11_combout\,
	combout => \user_io|Mux3~12_combout\);

-- Location: LCCOMB_X41_Y17_N10
\user_io|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~14_combout\ = (\user_io|byte_cnt\(2) & ((\user_io|Mux3~12_combout\ & ((!\user_io|Mux3~13_combout\))) # (!\user_io|Mux3~12_combout\ & (!\user_io|Mux3~9_combout\)))) # (!\user_io|byte_cnt\(2) & (((\user_io|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(2),
	datab => \user_io|Mux3~9_combout\,
	datac => \user_io|Mux3~13_combout\,
	datad => \user_io|Mux3~12_combout\,
	combout => \user_io|Mux3~14_combout\);

-- Location: LCCOMB_X45_Y17_N0
\user_io|SPI_DO~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~0_combout\ = (!\user_io|cmd\(1) & ((\user_io|bit_cnt\(2) & ((\user_io|Mux3~14_combout\) # (!\user_io|Mux3~8_combout\))) # (!\user_io|bit_cnt\(2) & (\user_io|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(1),
	datab => \user_io|bit_cnt\(2),
	datac => \user_io|Mux3~8_combout\,
	datad => \user_io|Mux3~14_combout\,
	combout => \user_io|SPI_DO~0_combout\);

-- Location: FF_X39_Y17_N9
\user_io|sbuf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(0),
	sload => VCC,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(1));

-- Location: LCCOMB_X39_Y17_N26
\user_io|sbuf[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|sbuf[2]~feeder_combout\ = \user_io|sbuf\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \user_io|sbuf\(1),
	combout => \user_io|sbuf[2]~feeder_combout\);

-- Location: FF_X39_Y17_N27
\user_io|sbuf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|sbuf[2]~feeder_combout\,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(2));

-- Location: FF_X39_Y17_N17
\user_io|sbuf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(2),
	sload => VCC,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(3));

-- Location: FF_X39_Y17_N7
\user_io|cmd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(3),
	sload => VCC,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(4));

-- Location: FF_X39_Y17_N25
\user_io|sbuf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(3),
	sload => VCC,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(4));

-- Location: LCCOMB_X38_Y17_N16
\user_io|sbuf[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|sbuf[5]~feeder_combout\ = \user_io|sbuf\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \user_io|sbuf\(4),
	combout => \user_io|sbuf[5]~feeder_combout\);

-- Location: FF_X38_Y17_N17
\user_io|sbuf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|sbuf[5]~feeder_combout\,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(5));

-- Location: LCCOMB_X39_Y17_N22
\user_io|cmd[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[6]~feeder_combout\ = \user_io|sbuf\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|sbuf\(5),
	combout => \user_io|cmd[6]~feeder_combout\);

-- Location: FF_X39_Y17_N23
\user_io|cmd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|cmd[6]~feeder_combout\,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(6));

-- Location: FF_X39_Y17_N15
\user_io|sbuf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(5),
	sload => VCC,
	ena => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|sbuf\(6));

-- Location: FF_X39_Y17_N1
\user_io|cmd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(6),
	sload => VCC,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(7));

-- Location: LCCOMB_X39_Y17_N28
\user_io|cmd[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[5]~feeder_combout\ = \user_io|sbuf\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \user_io|sbuf\(4),
	combout => \user_io|cmd[5]~feeder_combout\);

-- Location: FF_X39_Y17_N29
\user_io|cmd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|cmd[5]~feeder_combout\,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(5));

-- Location: LCCOMB_X39_Y17_N0
\user_io|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal0~0_combout\ = (!\user_io|cmd\(6) & (!\user_io|cmd\(7) & !\user_io|cmd\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(6),
	datac => \user_io|cmd\(7),
	datad => \user_io|cmd\(5),
	combout => \user_io|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y17_N18
\user_io|cmd[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[0]~feeder_combout\ = \SPI_DI~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_DI~input_o\,
	combout => \user_io|cmd[0]~feeder_combout\);

-- Location: FF_X39_Y17_N19
\user_io|cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|cmd[0]~feeder_combout\,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(0));

-- Location: FF_X39_Y17_N31
\user_io|cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(2),
	sload => VCC,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(3));

-- Location: LCCOMB_X39_Y17_N10
\user_io|cmd[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|cmd[2]~feeder_combout\ = \user_io|sbuf\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \user_io|sbuf\(1),
	combout => \user_io|cmd[2]~feeder_combout\);

-- Location: FF_X39_Y17_N11
\user_io|cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|cmd[2]~feeder_combout\,
	ena => \user_io|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|cmd\(2));

-- Location: LCCOMB_X39_Y17_N2
\user_io|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal0~1_combout\ = (\user_io|cmd\(1) & (\user_io|cmd\(0) & (\user_io|cmd\(3) & !\user_io|cmd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(1),
	datab => \user_io|cmd\(0),
	datac => \user_io|cmd\(3),
	datad => \user_io|cmd\(2),
	combout => \user_io|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y17_N24
\user_io|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal0~2_combout\ = (\user_io|cmd\(4) & (\user_io|Equal0~0_combout\ & \user_io|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(4),
	datab => \user_io|Equal0~0_combout\,
	datad => \user_io|Equal0~1_combout\,
	combout => \user_io|Equal0~2_combout\);

-- Location: LCCOMB_X40_Y17_N20
\user_io|SPI_DO~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~5_combout\ = (\user_io|bit_cnt\(0) & (!\user_io|bit_cnt\(1) & \user_io|bit_cnt\(2))) # (!\user_io|bit_cnt\(0) & ((!\user_io|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \user_io|bit_cnt\(1),
	datac => \user_io|bit_cnt\(0),
	datad => \user_io|bit_cnt\(2),
	combout => \user_io|SPI_DO~5_combout\);

-- Location: LCCOMB_X44_Y17_N2
\user_io|Equal15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal15~2_combout\ = (\user_io|Equal15~1_combout\ & \user_io|Equal15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Equal15~1_combout\,
	datad => \user_io|Equal15~0_combout\,
	combout => \user_io|Equal15~2_combout\);

-- Location: LCCOMB_X46_Y17_N2
\user_io|serial_out_byte[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(2) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(2));

-- Location: LCCOMB_X46_Y17_N8
\user_io|serial_out_byte[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(0) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(0));

-- Location: LCCOMB_X46_Y17_N22
\user_io|serial_out_byte[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(3) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(3));

-- Location: LCCOMB_X46_Y17_N0
\user_io|serial_out_byte[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(1) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(1));

-- Location: LCCOMB_X46_Y17_N24
\user_io|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~0_combout\ = (\user_io|bit_cnt\(1) & (((\user_io|serial_out_byte\(1)) # (\user_io|bit_cnt\(0))))) # (!\user_io|bit_cnt\(1) & (\user_io|serial_out_byte\(3) & ((!\user_io|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_byte\(3),
	datab => \user_io|serial_out_byte\(1),
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y17_N10
\user_io|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~1_combout\ = (\user_io|bit_cnt\(0) & ((\user_io|Mux2~0_combout\ & ((\user_io|serial_out_byte\(0)))) # (!\user_io|Mux2~0_combout\ & (\user_io|serial_out_byte\(2))))) # (!\user_io|bit_cnt\(0) & (((\user_io|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(0),
	datab => \user_io|serial_out_byte\(2),
	datac => \user_io|serial_out_byte\(0),
	datad => \user_io|Mux2~0_combout\,
	combout => \user_io|Mux2~1_combout\);

-- Location: LCCOMB_X46_Y17_N4
\user_io|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~2_combout\ = (\user_io|bit_cnt\(1)) # (\user_io|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux2~2_combout\);

-- Location: LCCOMB_X46_Y17_N30
\user_io|serial_out_byte[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(6) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(6));

-- Location: LCCOMB_X41_Y17_N16
\user_io|serial_out_byte[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(4) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(4));

-- Location: LCCOMB_X46_Y17_N26
\user_io|serial_out_byte[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(7) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(7));

-- Location: LCCOMB_X46_Y17_N16
\user_io|serial_out_byte[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_byte\(5) = LCELL(GND)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|serial_out_byte\(5));

-- Location: LCCOMB_X46_Y17_N6
\user_io|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~3_combout\ = (\user_io|bit_cnt\(1) & (((\user_io|serial_out_byte\(5)) # (\user_io|bit_cnt\(0))))) # (!\user_io|bit_cnt\(1) & (\user_io|serial_out_byte\(7) & ((!\user_io|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_byte\(7),
	datab => \user_io|serial_out_byte\(5),
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux2~3_combout\);

-- Location: LCCOMB_X46_Y17_N12
\user_io|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~4_combout\ = (\user_io|bit_cnt\(0) & ((\user_io|Mux2~3_combout\ & ((\user_io|serial_out_byte\(4)))) # (!\user_io|Mux2~3_combout\ & (\user_io|serial_out_byte\(6))))) # (!\user_io|bit_cnt\(0) & (((\user_io|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_byte\(6),
	datab => \user_io|serial_out_byte\(4),
	datac => \user_io|bit_cnt\(0),
	datad => \user_io|Mux2~3_combout\,
	combout => \user_io|Mux2~4_combout\);

-- Location: LCCOMB_X46_Y17_N14
\user_io|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~5_combout\ = (\user_io|byte_cnt\(0) & ((\user_io|bit_cnt\(2)) # ((!\user_io|Mux2~2_combout\)))) # (!\user_io|byte_cnt\(0) & (!\user_io|bit_cnt\(2) & ((\user_io|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(0),
	datab => \user_io|bit_cnt\(2),
	datac => \user_io|Mux2~2_combout\,
	datad => \user_io|Mux2~4_combout\,
	combout => \user_io|Mux2~5_combout\);

-- Location: LCCOMB_X44_Y16_N4
\user_io|serial_out_rptr[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[1]~9_combout\ = (\user_io|serial_out_rptr\(0) & (\user_io|serial_out_rptr\(1) $ (VCC))) # (!\user_io|serial_out_rptr\(0) & (\user_io|serial_out_rptr\(1) & VCC))
-- \user_io|serial_out_rptr[1]~10\ = CARRY((\user_io|serial_out_rptr\(0) & \user_io|serial_out_rptr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(0),
	datab => \user_io|serial_out_rptr\(1),
	datad => VCC,
	combout => \user_io|serial_out_rptr[1]~9_combout\,
	cout => \user_io|serial_out_rptr[1]~10\);

-- Location: LCCOMB_X39_Y17_N30
\user_io|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Decoder0~0_combout\ = (!\CONF_DATA0~input_o\ & (\user_io|byte_cnt[7]~7_combout\ & (!\user_io|cmd\(3) & \user_io|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONF_DATA0~input_o\,
	datab => \user_io|byte_cnt[7]~7_combout\,
	datac => \user_io|cmd\(3),
	datad => \user_io|Equal0~0_combout\,
	combout => \user_io|Decoder0~0_combout\);

-- Location: LCCOMB_X39_Y17_N20
\user_io|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Decoder0~1_combout\ = (!\user_io|cmd\(1) & (\user_io|cmd\(0) & (\user_io|Decoder0~0_combout\ & !\user_io|Equal15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(1),
	datab => \user_io|cmd\(0),
	datac => \user_io|Decoder0~0_combout\,
	datad => \user_io|Equal15~2_combout\,
	combout => \user_io|Decoder0~1_combout\);

-- Location: LCCOMB_X39_Y17_N14
\user_io|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Decoder0~3_combout\ = (\user_io|cmd\(4) & (\user_io|cmd\(2) & \user_io|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(4),
	datab => \user_io|cmd\(2),
	datad => \user_io|Decoder0~1_combout\,
	combout => \user_io|Decoder0~3_combout\);

-- Location: FF_X44_Y16_N23
\user_io|status[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \SPI_DI~input_o\,
	sload => VCC,
	ena => \user_io|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|status\(0));

-- Location: FF_X44_Y16_N5
\user_io|serial_out_rptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[1]~9_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	ena => \user_io|serial_out_rptr[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(1));

-- Location: LCCOMB_X44_Y16_N30
\user_io|Equal12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Equal12~0_combout\ = (!\user_io|serial_out_rptr\(2) & (!\user_io|serial_out_rptr\(1) & (!\user_io|serial_out_rptr\(3) & !\user_io|serial_out_rptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(2),
	datab => \user_io|serial_out_rptr\(1),
	datac => \user_io|serial_out_rptr\(3),
	datad => \user_io|serial_out_rptr\(0),
	combout => \user_io|Equal12~0_combout\);

-- Location: LCCOMB_X44_Y16_N10
\user_io|serial_out_rptr[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[4]~15_combout\ = (\user_io|serial_out_rptr\(4) & (!\user_io|serial_out_rptr[3]~14\)) # (!\user_io|serial_out_rptr\(4) & ((\user_io|serial_out_rptr[3]~14\) # (GND)))
-- \user_io|serial_out_rptr[4]~16\ = CARRY((!\user_io|serial_out_rptr[3]~14\) # (!\user_io|serial_out_rptr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(4),
	datad => VCC,
	cin => \user_io|serial_out_rptr[3]~14\,
	combout => \user_io|serial_out_rptr[4]~15_combout\,
	cout => \user_io|serial_out_rptr[4]~16\);

-- Location: LCCOMB_X44_Y16_N12
\user_io|serial_out_rptr[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[5]~17_combout\ = \user_io|serial_out_rptr[4]~16\ $ (!\user_io|serial_out_rptr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \user_io|serial_out_rptr\(5),
	cin => \user_io|serial_out_rptr[4]~16\,
	combout => \user_io|serial_out_rptr[5]~17_combout\);

-- Location: FF_X44_Y16_N13
\user_io|serial_out_rptr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[5]~17_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	ena => \user_io|serial_out_rptr[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(5));

-- Location: LCCOMB_X44_Y16_N20
\user_io|serial_out_rptr[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[5]~5_combout\ = (\user_io|serial_out_rptr\(5)) # (\user_io|serial_out_rptr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(5),
	datad => \user_io|serial_out_rptr\(4),
	combout => \user_io|serial_out_rptr[5]~5_combout\);

-- Location: LCCOMB_X44_Y16_N24
\user_io|serial_out_rptr[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[5]~6_combout\ = (\user_io|Equal12~0_combout\ & (\user_io|serial_out_rptr[5]~5_combout\ & ((!\user_io|Equal15~1_combout\) # (!\user_io|Equal15~0_combout\)))) # (!\user_io|Equal12~0_combout\ & (((!\user_io|Equal15~1_combout\)) # 
-- (!\user_io|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Equal12~0_combout\,
	datab => \user_io|Equal15~0_combout\,
	datac => \user_io|Equal15~1_combout\,
	datad => \user_io|serial_out_rptr[5]~5_combout\,
	combout => \user_io|serial_out_rptr[5]~6_combout\);

-- Location: LCCOMB_X44_Y16_N26
\user_io|serial_out_rptr[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[5]~7_combout\ = (\user_io|byte_cnt[7]~7_combout\ & (\user_io|serial_out_rptr[5]~6_combout\ & (!\user_io|byte_cnt\(0) & \user_io|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt[7]~7_combout\,
	datab => \user_io|serial_out_rptr[5]~6_combout\,
	datac => \user_io|byte_cnt\(0),
	datad => \user_io|Equal0~2_combout\,
	combout => \user_io|serial_out_rptr[5]~7_combout\);

-- Location: LCCOMB_X43_Y16_N12
\user_io|serial_out_rptr[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[0]~8_combout\ = \user_io|serial_out_rptr\(0) $ (\user_io|serial_out_rptr[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|serial_out_rptr\(0),
	datad => \user_io|serial_out_rptr[5]~7_combout\,
	combout => \user_io|serial_out_rptr[0]~8_combout\);

-- Location: FF_X43_Y16_N13
\user_io|serial_out_rptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[0]~8_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(0));

-- Location: LCCOMB_X44_Y16_N6
\user_io|serial_out_rptr[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[2]~11_combout\ = (\user_io|serial_out_rptr\(2) & (!\user_io|serial_out_rptr[1]~10\)) # (!\user_io|serial_out_rptr\(2) & ((\user_io|serial_out_rptr[1]~10\) # (GND)))
-- \user_io|serial_out_rptr[2]~12\ = CARRY((!\user_io|serial_out_rptr[1]~10\) # (!\user_io|serial_out_rptr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(2),
	datad => VCC,
	cin => \user_io|serial_out_rptr[1]~10\,
	combout => \user_io|serial_out_rptr[2]~11_combout\,
	cout => \user_io|serial_out_rptr[2]~12\);

-- Location: FF_X44_Y16_N7
\user_io|serial_out_rptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[2]~11_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	ena => \user_io|serial_out_rptr[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(2));

-- Location: LCCOMB_X44_Y16_N8
\user_io|serial_out_rptr[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|serial_out_rptr[3]~13_combout\ = (\user_io|serial_out_rptr\(3) & (\user_io|serial_out_rptr[2]~12\ $ (GND))) # (!\user_io|serial_out_rptr\(3) & (!\user_io|serial_out_rptr[2]~12\ & VCC))
-- \user_io|serial_out_rptr[3]~14\ = CARRY((\user_io|serial_out_rptr\(3) & !\user_io|serial_out_rptr[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \user_io|serial_out_rptr\(3),
	datad => VCC,
	cin => \user_io|serial_out_rptr[2]~12\,
	combout => \user_io|serial_out_rptr[3]~13_combout\,
	cout => \user_io|serial_out_rptr[3]~14\);

-- Location: FF_X44_Y16_N9
\user_io|serial_out_rptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[3]~13_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	ena => \user_io|serial_out_rptr[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(3));

-- Location: FF_X44_Y16_N11
\user_io|serial_out_rptr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|serial_out_rptr[4]~15_combout\,
	clrn => \user_io|ALT_INV_status\(0),
	ena => \user_io|serial_out_rptr[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|serial_out_rptr\(4));

-- Location: LCCOMB_X46_Y17_N20
\user_io|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~6_combout\ = (\user_io|bit_cnt\(1) & \user_io|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|bit_cnt\(0),
	combout => \user_io|Mux2~6_combout\);

-- Location: LCCOMB_X46_Y17_N18
\user_io|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~7_combout\ = ((!\user_io|serial_out_rptr\(4) & (!\user_io|serial_out_rptr\(5) & \user_io|Equal12~0_combout\))) # (!\user_io|Mux2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|serial_out_rptr\(4),
	datab => \user_io|serial_out_rptr\(5),
	datac => \user_io|Equal12~0_combout\,
	datad => \user_io|Mux2~6_combout\,
	combout => \user_io|Mux2~7_combout\);

-- Location: LCCOMB_X46_Y17_N28
\user_io|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux2~8_combout\ = (\user_io|bit_cnt\(2) & ((\user_io|Mux2~5_combout\ & ((!\user_io|Mux2~7_combout\))) # (!\user_io|Mux2~5_combout\ & (\user_io|Mux2~1_combout\)))) # (!\user_io|bit_cnt\(2) & (((\user_io|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Mux2~1_combout\,
	datab => \user_io|bit_cnt\(2),
	datac => \user_io|Mux2~5_combout\,
	datad => \user_io|Mux2~7_combout\,
	combout => \user_io|Mux2~8_combout\);

-- Location: LCCOMB_X45_Y17_N26
\user_io|SPI_DO~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~6_combout\ = (\user_io|Equal15~2_combout\ & (((\user_io|SPI_DO~5_combout\)))) # (!\user_io|Equal15~2_combout\ & (\user_io|Equal0~2_combout\ & ((\user_io|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Equal0~2_combout\,
	datab => \user_io|SPI_DO~5_combout\,
	datac => \user_io|Equal15~2_combout\,
	datad => \user_io|Mux2~8_combout\,
	combout => \user_io|SPI_DO~6_combout\);

-- Location: LCCOMB_X40_Y17_N10
\user_io|SPI_DO~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~7_combout\ = (!\user_io|byte_cnt\(7) & (\user_io|cmd\(2) & (!\user_io|cmd\(3) & !\user_io|byte_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(7),
	datab => \user_io|cmd\(2),
	datac => \user_io|cmd\(3),
	datad => \user_io|byte_cnt\(6),
	combout => \user_io|SPI_DO~7_combout\);

-- Location: LCCOMB_X40_Y17_N16
\user_io|SPI_DO~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~8_combout\ = (!\user_io|cmd\(0) & (\user_io|cmd\(4) & (\user_io|Equal0~0_combout\ & \user_io|SPI_DO~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(0),
	datab => \user_io|cmd\(4),
	datac => \user_io|Equal0~0_combout\,
	datad => \user_io|SPI_DO~7_combout\,
	combout => \user_io|SPI_DO~8_combout\);

-- Location: LCCOMB_X43_Y17_N22
\user_io|Mux3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~26_combout\ = (\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(4) $ (((\user_io|byte_cnt\(0)))))) # (!\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(1) & ((\user_io|byte_cnt\(4)) # (!\user_io|byte_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(4),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~26_combout\);

-- Location: LCCOMB_X43_Y17_N2
\user_io|Mux3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~30_combout\ = (\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(0) & ((\user_io|byte_cnt\(4)) # (!\user_io|byte_cnt\(1))))) # (!\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(4) & (!\user_io|byte_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|bit_cnt\(1),
	datab => \user_io|byte_cnt\(4),
	datac => \user_io|byte_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~30_combout\);

-- Location: LCCOMB_X43_Y17_N30
\user_io|Mux3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~28_combout\ = (\user_io|byte_cnt\(4) & (!\user_io|byte_cnt\(1) & (\user_io|bit_cnt\(1) $ (!\user_io|byte_cnt\(0))))) # (!\user_io|byte_cnt\(4) & (\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(1) $ (!\user_io|byte_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(4),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~28_combout\);

-- Location: LCCOMB_X43_Y17_N20
\user_io|Mux3~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~27_combout\ = (\user_io|byte_cnt\(4) & (\user_io|byte_cnt\(0) $ (((\user_io|byte_cnt\(1) & \user_io|bit_cnt\(1)))))) # (!\user_io|byte_cnt\(4) & (!\user_io|bit_cnt\(1) & (\user_io|byte_cnt\(1) $ (\user_io|byte_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(4),
	datab => \user_io|byte_cnt\(1),
	datac => \user_io|bit_cnt\(1),
	datad => \user_io|byte_cnt\(0),
	combout => \user_io|Mux3~27_combout\);

-- Location: LCCOMB_X43_Y17_N24
\user_io|Mux3~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~29_combout\ = (\user_io|byte_cnt\(2) & ((\user_io|byte_cnt\(3)) # ((!\user_io|Mux3~27_combout\)))) # (!\user_io|byte_cnt\(2) & (!\user_io|byte_cnt\(3) & (!\user_io|Mux3~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(2),
	datab => \user_io|byte_cnt\(3),
	datac => \user_io|Mux3~28_combout\,
	datad => \user_io|Mux3~27_combout\,
	combout => \user_io|Mux3~29_combout\);

-- Location: LCCOMB_X43_Y17_N0
\user_io|Mux3~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Mux3~31_combout\ = (\user_io|byte_cnt\(3) & ((\user_io|Mux3~29_combout\ & ((\user_io|Mux3~30_combout\))) # (!\user_io|Mux3~29_combout\ & (\user_io|Mux3~26_combout\)))) # (!\user_io|byte_cnt\(3) & (((\user_io|Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|Mux3~26_combout\,
	datab => \user_io|Mux3~30_combout\,
	datac => \user_io|byte_cnt\(3),
	datad => \user_io|Mux3~29_combout\,
	combout => \user_io|Mux3~31_combout\);

-- Location: LCCOMB_X45_Y17_N8
\user_io|SPI_DO~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~9_combout\ = (\user_io|Mux3~8_combout\ & (\user_io|byte_cnt\(5) $ ((\user_io|byte_cnt\(4))))) # (!\user_io|Mux3~8_combout\ & (\user_io|Mux3~31_combout\ & (\user_io|byte_cnt\(5) $ (\user_io|byte_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|byte_cnt\(5),
	datab => \user_io|byte_cnt\(4),
	datac => \user_io|Mux3~8_combout\,
	datad => \user_io|Mux3~31_combout\,
	combout => \user_io|SPI_DO~9_combout\);

-- Location: LCCOMB_X45_Y17_N2
\user_io|SPI_DO~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~10_combout\ = (\user_io|SPI_DO~8_combout\ & (!\user_io|Equal15~2_combout\ & ((\user_io|SPI_DO~9_combout\) # (\user_io|SPI_DO~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|SPI_DO~8_combout\,
	datab => \user_io|Equal15~2_combout\,
	datac => \user_io|SPI_DO~9_combout\,
	datad => \user_io|SPI_DO~4_combout\,
	combout => \user_io|SPI_DO~10_combout\);

-- Location: LCCOMB_X45_Y17_N24
\user_io|SPI_DO~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~11_combout\ = (\user_io|SPI_DO~6_combout\) # ((\user_io|SPI_DO~10_combout\ & ((\user_io|SPI_DO~4_combout\) # (\user_io|SPI_DO~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|SPI_DO~4_combout\,
	datab => \user_io|SPI_DO~0_combout\,
	datac => \user_io|SPI_DO~6_combout\,
	datad => \user_io|SPI_DO~10_combout\,
	combout => \user_io|SPI_DO~11_combout\);

-- Location: FF_X45_Y17_N25
\user_io|SPI_DO~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|SPI_DO~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|SPI_DO~reg0_q\);

-- Location: LCCOMB_X45_Y22_N24
\user_io|SPI_DO~enfeeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|SPI_DO~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \user_io|SPI_DO~enfeeder_combout\);

-- Location: FF_X45_Y22_N25
\user_io|SPI_DO~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SPI_SCK~inputclkctrl_outclk\,
	d => \user_io|SPI_DO~enfeeder_combout\,
	clrn => \ALT_INV_CONF_DATA0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|SPI_DO~en_q\);

-- Location: IOIBUF_X27_Y0_N8
\CLOCK_27[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_27(0),
	o => \CLOCK_27[0]~input_o\);

-- Location: PLL_4
\pll|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 118,
	c0_initial => 1,
	c0_low => 117,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 7,
	c1_initial => 1,
	c1_low => 6,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 7,
	c2_initial => 4,
	c2_low => 6,
	c2_mode => "odd",
	c2_ph => 2,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1175,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 77,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 65,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 77,
	clk1_phase_shift => "0",
	clk2_counter => "c2",
	clk2_divide_by => 65,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 77,
	clk2_phase_shift => "7816",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 37037,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 77,
	m_initial => 1,
	m_ph => 0,
	n => 5,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 6041,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 300,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y15_N28
\trs_ps2|PS2_Data_r[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Data_r[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \trs_ps2|PS2_Data_r[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y33_N24
\trs_glue|Rst_n_i~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Rst_n_i~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \trs_glue|Rst_n_i~feeder_combout\);

-- Location: LCCOMB_X45_Y16_N12
\cpu_reset_cnt[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[0]~8_combout\ = cpu_reset_cnt(0) $ (VCC)
-- \cpu_reset_cnt[0]~9\ = CARRY(cpu_reset_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cpu_reset_cnt(0),
	datad => VCC,
	combout => \cpu_reset_cnt[0]~8_combout\,
	cout => \cpu_reset_cnt[0]~9\);

-- Location: FF_X44_Y16_N21
\user_io|status[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(1),
	sload => VCC,
	ena => \user_io|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|status\(2));

-- Location: LCCOMB_X44_Y16_N14
\always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \always0~0_combout\ = ((\user_io|status\(0)) # (\user_io|status\(2))) # (!\pll|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pll|altpll_component|auto_generated|wire_pll1_locked\,
	datac => \user_io|status\(0),
	datad => \user_io|status\(2),
	combout => \always0~0_combout\);

-- Location: LCCOMB_X44_Y16_N22
\cpu_reset_cnt[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[7]~10_combout\ = (\Equal0~1_combout\) # (!\pll|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pll|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \Equal0~1_combout\,
	combout => \cpu_reset_cnt[7]~10_combout\);

-- Location: LCCOMB_X45_Y16_N28
\Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (((!cpu_reset_cnt(2)) # (!cpu_reset_cnt(1))) # (!cpu_reset_cnt(3))) # (!cpu_reset_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cpu_reset_cnt(0),
	datab => cpu_reset_cnt(3),
	datac => cpu_reset_cnt(1),
	datad => cpu_reset_cnt(2),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X44_Y16_N16
\cpu_reset_cnt[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[7]~11_combout\ = (\cpu_reset_cnt[7]~10_combout\) # ((\Equal0~0_combout\) # ((\user_io|status\(0)) # (\user_io|status\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_reset_cnt[7]~10_combout\,
	datab => \Equal0~0_combout\,
	datac => \user_io|status\(0),
	datad => \user_io|status\(2),
	combout => \cpu_reset_cnt[7]~11_combout\);

-- Location: FF_X45_Y16_N13
\cpu_reset_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[0]~8_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(0));

-- Location: LCCOMB_X45_Y16_N14
\cpu_reset_cnt[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[1]~12_combout\ = (cpu_reset_cnt(1) & (!\cpu_reset_cnt[0]~9\)) # (!cpu_reset_cnt(1) & ((\cpu_reset_cnt[0]~9\) # (GND)))
-- \cpu_reset_cnt[1]~13\ = CARRY((!\cpu_reset_cnt[0]~9\) # (!cpu_reset_cnt(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cpu_reset_cnt(1),
	datad => VCC,
	cin => \cpu_reset_cnt[0]~9\,
	combout => \cpu_reset_cnt[1]~12_combout\,
	cout => \cpu_reset_cnt[1]~13\);

-- Location: FF_X45_Y16_N15
\cpu_reset_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[1]~12_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(1));

-- Location: LCCOMB_X45_Y16_N16
\cpu_reset_cnt[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[2]~14_combout\ = (cpu_reset_cnt(2) & (\cpu_reset_cnt[1]~13\ $ (GND))) # (!cpu_reset_cnt(2) & (!\cpu_reset_cnt[1]~13\ & VCC))
-- \cpu_reset_cnt[2]~15\ = CARRY((cpu_reset_cnt(2) & !\cpu_reset_cnt[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cpu_reset_cnt(2),
	datad => VCC,
	cin => \cpu_reset_cnt[1]~13\,
	combout => \cpu_reset_cnt[2]~14_combout\,
	cout => \cpu_reset_cnt[2]~15\);

-- Location: FF_X45_Y16_N17
\cpu_reset_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[2]~14_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(2));

-- Location: LCCOMB_X45_Y16_N18
\cpu_reset_cnt[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[3]~16_combout\ = (cpu_reset_cnt(3) & (!\cpu_reset_cnt[2]~15\)) # (!cpu_reset_cnt(3) & ((\cpu_reset_cnt[2]~15\) # (GND)))
-- \cpu_reset_cnt[3]~17\ = CARRY((!\cpu_reset_cnt[2]~15\) # (!cpu_reset_cnt(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cpu_reset_cnt(3),
	datad => VCC,
	cin => \cpu_reset_cnt[2]~15\,
	combout => \cpu_reset_cnt[3]~16_combout\,
	cout => \cpu_reset_cnt[3]~17\);

-- Location: FF_X45_Y16_N19
\cpu_reset_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[3]~16_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(3));

-- Location: LCCOMB_X45_Y16_N20
\cpu_reset_cnt[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[4]~18_combout\ = (cpu_reset_cnt(4) & (\cpu_reset_cnt[3]~17\ $ (GND))) # (!cpu_reset_cnt(4) & (!\cpu_reset_cnt[3]~17\ & VCC))
-- \cpu_reset_cnt[4]~19\ = CARRY((cpu_reset_cnt(4) & !\cpu_reset_cnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cpu_reset_cnt(4),
	datad => VCC,
	cin => \cpu_reset_cnt[3]~17\,
	combout => \cpu_reset_cnt[4]~18_combout\,
	cout => \cpu_reset_cnt[4]~19\);

-- Location: FF_X45_Y16_N21
\cpu_reset_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[4]~18_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(4));

-- Location: LCCOMB_X45_Y16_N22
\cpu_reset_cnt[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[5]~20_combout\ = (cpu_reset_cnt(5) & (!\cpu_reset_cnt[4]~19\)) # (!cpu_reset_cnt(5) & ((\cpu_reset_cnt[4]~19\) # (GND)))
-- \cpu_reset_cnt[5]~21\ = CARRY((!\cpu_reset_cnt[4]~19\) # (!cpu_reset_cnt(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cpu_reset_cnt(5),
	datad => VCC,
	cin => \cpu_reset_cnt[4]~19\,
	combout => \cpu_reset_cnt[5]~20_combout\,
	cout => \cpu_reset_cnt[5]~21\);

-- Location: FF_X45_Y16_N23
\cpu_reset_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[5]~20_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(5));

-- Location: LCCOMB_X45_Y16_N24
\cpu_reset_cnt[6]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[6]~22_combout\ = (cpu_reset_cnt(6) & (\cpu_reset_cnt[5]~21\ $ (GND))) # (!cpu_reset_cnt(6) & (!\cpu_reset_cnt[5]~21\ & VCC))
-- \cpu_reset_cnt[6]~23\ = CARRY((cpu_reset_cnt(6) & !\cpu_reset_cnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cpu_reset_cnt(6),
	datad => VCC,
	cin => \cpu_reset_cnt[5]~21\,
	combout => \cpu_reset_cnt[6]~22_combout\,
	cout => \cpu_reset_cnt[6]~23\);

-- Location: FF_X45_Y16_N25
\cpu_reset_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[6]~22_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(6));

-- Location: LCCOMB_X45_Y16_N26
\cpu_reset_cnt[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \cpu_reset_cnt[7]~24_combout\ = cpu_reset_cnt(7) $ (\cpu_reset_cnt[6]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cpu_reset_cnt(7),
	cin => \cpu_reset_cnt[6]~23\,
	combout => \cpu_reset_cnt[7]~24_combout\);

-- Location: FF_X45_Y16_N27
\cpu_reset_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cpu_reset_cnt[7]~24_combout\,
	sclr => \always0~0_combout\,
	ena => \cpu_reset_cnt[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cpu_reset_cnt(7));

-- Location: LCCOMB_X45_Y16_N6
\Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (((!cpu_reset_cnt(4)) # (!cpu_reset_cnt(7))) # (!cpu_reset_cnt(6))) # (!cpu_reset_cnt(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cpu_reset_cnt(5),
	datab => cpu_reset_cnt(6),
	datac => cpu_reset_cnt(7),
	datad => cpu_reset_cnt(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X45_Y16_N4
\Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (\Equal0~1_combout\) # (\Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~2_combout\);

-- Location: CLKCTRL_G5
\Equal0~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Equal0~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Equal0~2clkctrl_outclk\);

-- Location: FF_X25_Y33_N25
\trs_glue|Rst_n_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|Rst_n_i~feeder_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_glue|Rst_n_i~q\);

-- Location: CLKCTRL_G10
\trs_glue|Rst_n_i~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \trs_glue|Rst_n_i~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \trs_glue|Rst_n_i~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y15_N18
\trs_glue|Cnt[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Cnt[0]~2_combout\ = !\trs_glue|Cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_glue|Cnt\(0),
	combout => \trs_glue|Cnt[0]~2_combout\);

-- Location: FF_X11_Y15_N19
\trs_glue|Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|Cnt[0]~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_glue|Cnt\(0));

-- Location: LCCOMB_X11_Y15_N0
\trs_glue|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Add0~1_combout\ = \trs_glue|Cnt\(1) $ (!\trs_glue|Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_glue|Cnt\(1),
	datad => \trs_glue|Cnt\(0),
	combout => \trs_glue|Add0~1_combout\);

-- Location: FF_X11_Y15_N1
\trs_glue|Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|Add0~1_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_glue|Cnt\(1));

-- Location: LCCOMB_X11_Y15_N22
\trs_glue|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Add0~0_combout\ = \trs_glue|Cnt\(2) $ (((!\trs_glue|Cnt\(1) & !\trs_glue|Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_glue|Cnt\(1),
	datac => \trs_glue|Cnt\(2),
	datad => \trs_glue|Cnt\(0),
	combout => \trs_glue|Add0~0_combout\);

-- Location: FF_X11_Y15_N23
\trs_glue|Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|Add0~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_glue|Cnt\(2));

-- Location: LCCOMB_X11_Y15_N16
\trs_glue|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Equal0~0_combout\ = (!\trs_glue|Cnt\(0) & (!\trs_glue|Cnt\(2) & !\trs_glue|Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_glue|Cnt\(0),
	datac => \trs_glue|Cnt\(2),
	datad => \trs_glue|Cnt\(1),
	combout => \trs_glue|Equal0~0_combout\);

-- Location: FF_X11_Y15_N17
\trs_glue|Tick1us\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|Equal0~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_glue|Tick1us~q\);

-- Location: FF_X12_Y15_N29
\trs_ps2|PS2_Data_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Data_r[0]~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Data_r\(0));

-- Location: LCCOMB_X12_Y15_N2
\trs_ps2|PS2_Data_r[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Data_r[1]~feeder_combout\ = \trs_ps2|PS2_Data_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \trs_ps2|PS2_Data_r\(0),
	combout => \trs_ps2|PS2_Data_r[1]~feeder_combout\);

-- Location: FF_X12_Y15_N3
\trs_ps2|PS2_Data_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Data_r[1]~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Data_r\(1));

-- Location: LCCOMB_X12_Y15_N8
\trs_ps2|PS2_Data_s~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Data_s~0_combout\ = (\trs_ps2|PS2_Data_r\(0) & (\trs_ps2|PS2_Data_s~q\ & !\trs_ps2|PS2_Data_r\(1))) # (!\trs_ps2|PS2_Data_r\(0) & ((\trs_ps2|PS2_Data_s~q\) # (!\trs_ps2|PS2_Data_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|PS2_Data_r\(0),
	datac => \trs_ps2|PS2_Data_s~q\,
	datad => \trs_ps2|PS2_Data_r\(1),
	combout => \trs_ps2|PS2_Data_s~0_combout\);

-- Location: FF_X12_Y15_N9
\trs_ps2|PS2_Data_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Data_s~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Data_s~q\);

-- Location: LCCOMB_X14_Y14_N12
\clk_div[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[0]~18_combout\ = !clk_div(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clk_div(0),
	combout => \clk_div[0]~18_combout\);

-- Location: FF_X14_Y14_N13
\clk_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(0));

-- Location: LCCOMB_X14_Y14_N20
\clk_div[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[1]~6_combout\ = (clk_div(0) & (clk_div(1) $ (VCC))) # (!clk_div(0) & (clk_div(1) & VCC))
-- \clk_div[1]~7\ = CARRY((clk_div(0) & clk_div(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(0),
	datab => clk_div(1),
	datad => VCC,
	combout => \clk_div[1]~6_combout\,
	cout => \clk_div[1]~7\);

-- Location: FF_X14_Y14_N21
\clk_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(1));

-- Location: LCCOMB_X14_Y14_N22
\clk_div[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[2]~8_combout\ = (clk_div(2) & (!\clk_div[1]~7\)) # (!clk_div(2) & ((\clk_div[1]~7\) # (GND)))
-- \clk_div[2]~9\ = CARRY((!\clk_div[1]~7\) # (!clk_div(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(2),
	datad => VCC,
	cin => \clk_div[1]~7\,
	combout => \clk_div[2]~8_combout\,
	cout => \clk_div[2]~9\);

-- Location: FF_X14_Y14_N23
\clk_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(2));

-- Location: LCCOMB_X14_Y14_N24
\clk_div[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[3]~10_combout\ = (clk_div(3) & (\clk_div[2]~9\ $ (GND))) # (!clk_div(3) & (!\clk_div[2]~9\ & VCC))
-- \clk_div[3]~11\ = CARRY((clk_div(3) & !\clk_div[2]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(3),
	datad => VCC,
	cin => \clk_div[2]~9\,
	combout => \clk_div[3]~10_combout\,
	cout => \clk_div[3]~11\);

-- Location: FF_X14_Y14_N25
\clk_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(3));

-- Location: LCCOMB_X14_Y14_N26
\clk_div[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[4]~12_combout\ = (clk_div(4) & (!\clk_div[3]~11\)) # (!clk_div(4) & ((\clk_div[3]~11\) # (GND)))
-- \clk_div[4]~13\ = CARRY((!\clk_div[3]~11\) # (!clk_div(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(4),
	datad => VCC,
	cin => \clk_div[3]~11\,
	combout => \clk_div[4]~12_combout\,
	cout => \clk_div[4]~13\);

-- Location: FF_X14_Y14_N27
\clk_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(4));

-- Location: LCCOMB_X14_Y14_N28
\clk_div[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[5]~14_combout\ = (clk_div(5) & (\clk_div[4]~13\ $ (GND))) # (!clk_div(5) & (!\clk_div[4]~13\ & VCC))
-- \clk_div[5]~15\ = CARRY((clk_div(5) & !\clk_div[4]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div(5),
	datad => VCC,
	cin => \clk_div[4]~13\,
	combout => \clk_div[5]~14_combout\,
	cout => \clk_div[5]~15\);

-- Location: FF_X14_Y14_N29
\clk_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(5));

-- Location: LCCOMB_X14_Y14_N30
\clk_div[6]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \clk_div[6]~16_combout\ = clk_div(6) $ (\clk_div[5]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div(6),
	cin => \clk_div[5]~15\,
	combout => \clk_div[6]~16_combout\);

-- Location: FF_X14_Y14_N31
\clk_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \clk_div[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div(6));

-- Location: LCCOMB_X12_Y14_N24
\trs_ps2|PS2_Clk_r[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Clk_r[0]~0_combout\ = !clk_div(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => clk_div(6),
	combout => \trs_ps2|PS2_Clk_r[0]~0_combout\);

-- Location: FF_X12_Y14_N25
\trs_ps2|PS2_Clk_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Clk_r[0]~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Clk_r\(0));

-- Location: LCCOMB_X12_Y14_N10
\trs_ps2|PS2_Clk_r[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Clk_r[1]~feeder_combout\ = \trs_ps2|PS2_Clk_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \trs_ps2|PS2_Clk_r\(0),
	combout => \trs_ps2|PS2_Clk_r[1]~feeder_combout\);

-- Location: FF_X12_Y14_N11
\trs_ps2|PS2_Clk_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Clk_r[1]~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Clk_r\(1));

-- Location: LCCOMB_X12_Y14_N26
\trs_ps2|PS2_Clk_State~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Clk_State~0_combout\ = (\trs_ps2|PS2_Clk_r\(0) & ((\trs_ps2|PS2_Clk_State~q\) # (\trs_ps2|PS2_Clk_r\(1)))) # (!\trs_ps2|PS2_Clk_r\(0) & (\trs_ps2|PS2_Clk_State~q\ & \trs_ps2|PS2_Clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|PS2_Clk_r\(0),
	datac => \trs_ps2|PS2_Clk_State~q\,
	datad => \trs_ps2|PS2_Clk_r\(1),
	combout => \trs_ps2|PS2_Clk_State~0_combout\);

-- Location: FF_X12_Y14_N27
\trs_ps2|PS2_Clk_State\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Clk_State~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Clk_State~q\);

-- Location: LCCOMB_X12_Y14_N28
\trs_ps2|PS2_Sample~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|PS2_Sample~0_combout\ = (\trs_ps2|PS2_Clk_r\(1) & (\trs_ps2|PS2_Clk_r\(0) & !\trs_ps2|PS2_Clk_State~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Clk_r\(1),
	datab => \trs_ps2|PS2_Clk_r\(0),
	datac => \trs_ps2|PS2_Clk_State~q\,
	combout => \trs_ps2|PS2_Sample~0_combout\);

-- Location: FF_X12_Y14_N29
\trs_ps2|PS2_Sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|PS2_Sample~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|PS2_Sample~q\);

-- Location: LCCOMB_X11_Y14_N26
\trs_ps2|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~50_combout\ = (\trs_ps2|Cnt\(13) & (!\trs_ps2|Add1~49\)) # (!\trs_ps2|Cnt\(13) & ((\trs_ps2|Add1~49\) # (GND)))
-- \trs_ps2|Add1~51\ = CARRY((!\trs_ps2|Add1~49\) # (!\trs_ps2|Cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(13),
	datad => VCC,
	cin => \trs_ps2|Add1~49\,
	combout => \trs_ps2|Add1~50_combout\,
	cout => \trs_ps2|Add1~51\);

-- Location: LCCOMB_X11_Y14_N28
\trs_ps2|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~52_combout\ = (\trs_ps2|Cnt\(14) & (\trs_ps2|Add1~51\ $ (GND))) # (!\trs_ps2|Cnt\(14) & (!\trs_ps2|Add1~51\ & VCC))
-- \trs_ps2|Add1~53\ = CARRY((\trs_ps2|Cnt\(14) & !\trs_ps2|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(14),
	datad => VCC,
	cin => \trs_ps2|Add1~51\,
	combout => \trs_ps2|Add1~52_combout\,
	cout => \trs_ps2|Add1~53\);

-- Location: LCCOMB_X10_Y14_N26
\trs_ps2|Add1~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~93_combout\ = (\trs_ps2|Add1~52_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~52_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~93_combout\);

-- Location: FF_X10_Y14_N27
\trs_ps2|Cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~93_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(14));

-- Location: LCCOMB_X11_Y14_N30
\trs_ps2|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~54_combout\ = (\trs_ps2|Cnt\(15) & (!\trs_ps2|Add1~53\)) # (!\trs_ps2|Cnt\(15) & ((\trs_ps2|Add1~53\) # (GND)))
-- \trs_ps2|Add1~55\ = CARRY((!\trs_ps2|Add1~53\) # (!\trs_ps2|Cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(15),
	datad => VCC,
	cin => \trs_ps2|Add1~53\,
	combout => \trs_ps2|Add1~54_combout\,
	cout => \trs_ps2|Add1~55\);

-- Location: LCCOMB_X10_Y14_N28
\trs_ps2|Add1~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~92_combout\ = (\trs_ps2|Add1~54_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Equal7~4_combout\,
	datac => \trs_ps2|Add1~54_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~92_combout\);

-- Location: FF_X10_Y14_N29
\trs_ps2|Cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~92_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(15));

-- Location: LCCOMB_X11_Y13_N0
\trs_ps2|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~56_combout\ = (\trs_ps2|Cnt\(16) & (\trs_ps2|Add1~55\ $ (GND))) # (!\trs_ps2|Cnt\(16) & (!\trs_ps2|Add1~55\ & VCC))
-- \trs_ps2|Add1~57\ = CARRY((\trs_ps2|Cnt\(16) & !\trs_ps2|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(16),
	datad => VCC,
	cin => \trs_ps2|Add1~55\,
	combout => \trs_ps2|Add1~56_combout\,
	cout => \trs_ps2|Add1~57\);

-- Location: LCCOMB_X10_Y13_N30
\trs_ps2|Add1~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~91_combout\ = (\trs_ps2|Add1~56_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~56_combout\,
	datac => \trs_ps2|PS2_Sample~q\,
	datad => \trs_ps2|Equal7~4_combout\,
	combout => \trs_ps2|Add1~91_combout\);

-- Location: FF_X10_Y13_N31
\trs_ps2|Cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~91_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(16));

-- Location: LCCOMB_X11_Y13_N2
\trs_ps2|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~58_combout\ = (\trs_ps2|Cnt\(17) & (!\trs_ps2|Add1~57\)) # (!\trs_ps2|Cnt\(17) & ((\trs_ps2|Add1~57\) # (GND)))
-- \trs_ps2|Add1~59\ = CARRY((!\trs_ps2|Add1~57\) # (!\trs_ps2|Cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(17),
	datad => VCC,
	cin => \trs_ps2|Add1~57\,
	combout => \trs_ps2|Add1~58_combout\,
	cout => \trs_ps2|Add1~59\);

-- Location: LCCOMB_X10_Y13_N0
\trs_ps2|Add1~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~90_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~58_combout\ & ((\trs_ps2|Equal7~4_combout\) # (\trs_ps2|Equal7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~4_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~9_combout\,
	datad => \trs_ps2|Add1~58_combout\,
	combout => \trs_ps2|Add1~90_combout\);

-- Location: FF_X10_Y13_N1
\trs_ps2|Cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~90_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(17));

-- Location: LCCOMB_X11_Y13_N4
\trs_ps2|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~60_combout\ = (\trs_ps2|Cnt\(18) & (\trs_ps2|Add1~59\ $ (GND))) # (!\trs_ps2|Cnt\(18) & (!\trs_ps2|Add1~59\ & VCC))
-- \trs_ps2|Add1~61\ = CARRY((\trs_ps2|Cnt\(18) & !\trs_ps2|Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(18),
	datad => VCC,
	cin => \trs_ps2|Add1~59\,
	combout => \trs_ps2|Add1~60_combout\,
	cout => \trs_ps2|Add1~61\);

-- Location: LCCOMB_X10_Y13_N2
\trs_ps2|Add1~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~89_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~60_combout\ & ((\trs_ps2|Equal7~4_combout\) # (\trs_ps2|Equal7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~4_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~9_combout\,
	datad => \trs_ps2|Add1~60_combout\,
	combout => \trs_ps2|Add1~89_combout\);

-- Location: FF_X10_Y13_N3
\trs_ps2|Cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~89_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(18));

-- Location: LCCOMB_X11_Y13_N6
\trs_ps2|Add1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~62_combout\ = (\trs_ps2|Cnt\(19) & (!\trs_ps2|Add1~61\)) # (!\trs_ps2|Cnt\(19) & ((\trs_ps2|Add1~61\) # (GND)))
-- \trs_ps2|Add1~63\ = CARRY((!\trs_ps2|Add1~61\) # (!\trs_ps2|Cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(19),
	datad => VCC,
	cin => \trs_ps2|Add1~61\,
	combout => \trs_ps2|Add1~62_combout\,
	cout => \trs_ps2|Add1~63\);

-- Location: LCCOMB_X10_Y13_N4
\trs_ps2|Add1~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~88_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~62_combout\ & ((\trs_ps2|Equal7~4_combout\) # (\trs_ps2|Equal7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~4_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~9_combout\,
	datad => \trs_ps2|Add1~62_combout\,
	combout => \trs_ps2|Add1~88_combout\);

-- Location: FF_X10_Y13_N5
\trs_ps2|Cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~88_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(19));

-- Location: LCCOMB_X11_Y13_N8
\trs_ps2|Add1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~64_combout\ = (\trs_ps2|Cnt\(20) & (\trs_ps2|Add1~63\ $ (GND))) # (!\trs_ps2|Cnt\(20) & (!\trs_ps2|Add1~63\ & VCC))
-- \trs_ps2|Add1~65\ = CARRY((\trs_ps2|Cnt\(20) & !\trs_ps2|Add1~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(20),
	datad => VCC,
	cin => \trs_ps2|Add1~63\,
	combout => \trs_ps2|Add1~64_combout\,
	cout => \trs_ps2|Add1~65\);

-- Location: LCCOMB_X12_Y14_N14
\trs_ps2|Add1~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~119_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~64_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~64_combout\,
	combout => \trs_ps2|Add1~119_combout\);

-- Location: FF_X12_Y14_N15
\trs_ps2|Cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~119_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(20));

-- Location: LCCOMB_X11_Y13_N10
\trs_ps2|Add1~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~66_combout\ = (\trs_ps2|Cnt\(21) & (!\trs_ps2|Add1~65\)) # (!\trs_ps2|Cnt\(21) & ((\trs_ps2|Add1~65\) # (GND)))
-- \trs_ps2|Add1~67\ = CARRY((!\trs_ps2|Add1~65\) # (!\trs_ps2|Cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(21),
	datad => VCC,
	cin => \trs_ps2|Add1~65\,
	combout => \trs_ps2|Add1~66_combout\,
	cout => \trs_ps2|Add1~67\);

-- Location: LCCOMB_X12_Y14_N0
\trs_ps2|Add1~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~118_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~66_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~66_combout\,
	combout => \trs_ps2|Add1~118_combout\);

-- Location: FF_X12_Y14_N1
\trs_ps2|Cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~118_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(21));

-- Location: LCCOMB_X11_Y13_N12
\trs_ps2|Add1~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~68_combout\ = (\trs_ps2|Cnt\(22) & (\trs_ps2|Add1~67\ $ (GND))) # (!\trs_ps2|Cnt\(22) & (!\trs_ps2|Add1~67\ & VCC))
-- \trs_ps2|Add1~69\ = CARRY((\trs_ps2|Cnt\(22) & !\trs_ps2|Add1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(22),
	datad => VCC,
	cin => \trs_ps2|Add1~67\,
	combout => \trs_ps2|Add1~68_combout\,
	cout => \trs_ps2|Add1~69\);

-- Location: LCCOMB_X12_Y14_N30
\trs_ps2|Add1~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~117_combout\ = (\trs_ps2|Add1~68_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~68_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~117_combout\);

-- Location: FF_X12_Y14_N31
\trs_ps2|Cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~117_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(22));

-- Location: LCCOMB_X11_Y13_N14
\trs_ps2|Add1~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~70_combout\ = (\trs_ps2|Cnt\(23) & (!\trs_ps2|Add1~69\)) # (!\trs_ps2|Cnt\(23) & ((\trs_ps2|Add1~69\) # (GND)))
-- \trs_ps2|Add1~71\ = CARRY((!\trs_ps2|Add1~69\) # (!\trs_ps2|Cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(23),
	datad => VCC,
	cin => \trs_ps2|Add1~69\,
	combout => \trs_ps2|Add1~70_combout\,
	cout => \trs_ps2|Add1~71\);

-- Location: LCCOMB_X12_Y14_N8
\trs_ps2|Add1~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~116_combout\ = (\trs_ps2|Add1~70_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Equal7~4_combout\,
	datac => \trs_ps2|Add1~70_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~116_combout\);

-- Location: FF_X12_Y14_N9
\trs_ps2|Cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~116_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(23));

-- Location: LCCOMB_X11_Y13_N16
\trs_ps2|Add1~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~72_combout\ = (\trs_ps2|Cnt\(24) & (\trs_ps2|Add1~71\ $ (GND))) # (!\trs_ps2|Cnt\(24) & (!\trs_ps2|Add1~71\ & VCC))
-- \trs_ps2|Add1~73\ = CARRY((\trs_ps2|Cnt\(24) & !\trs_ps2|Add1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(24),
	datad => VCC,
	cin => \trs_ps2|Add1~71\,
	combout => \trs_ps2|Add1~72_combout\,
	cout => \trs_ps2|Add1~73\);

-- Location: LCCOMB_X10_Y13_N16
\trs_ps2|Add1~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~115_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~72_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~72_combout\,
	combout => \trs_ps2|Add1~115_combout\);

-- Location: FF_X10_Y13_N17
\trs_ps2|Cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~115_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(24));

-- Location: LCCOMB_X11_Y13_N18
\trs_ps2|Add1~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~74_combout\ = (\trs_ps2|Cnt\(25) & (!\trs_ps2|Add1~73\)) # (!\trs_ps2|Cnt\(25) & ((\trs_ps2|Add1~73\) # (GND)))
-- \trs_ps2|Add1~75\ = CARRY((!\trs_ps2|Add1~73\) # (!\trs_ps2|Cnt\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(25),
	datad => VCC,
	cin => \trs_ps2|Add1~73\,
	combout => \trs_ps2|Add1~74_combout\,
	cout => \trs_ps2|Add1~75\);

-- Location: LCCOMB_X10_Y13_N18
\trs_ps2|Add1~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~114_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~74_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~74_combout\,
	combout => \trs_ps2|Add1~114_combout\);

-- Location: FF_X10_Y13_N19
\trs_ps2|Cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~114_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(25));

-- Location: LCCOMB_X11_Y13_N20
\trs_ps2|Add1~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~76_combout\ = (\trs_ps2|Cnt\(26) & (\trs_ps2|Add1~75\ $ (GND))) # (!\trs_ps2|Cnt\(26) & (!\trs_ps2|Add1~75\ & VCC))
-- \trs_ps2|Add1~77\ = CARRY((\trs_ps2|Cnt\(26) & !\trs_ps2|Add1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(26),
	datad => VCC,
	cin => \trs_ps2|Add1~75\,
	combout => \trs_ps2|Add1~76_combout\,
	cout => \trs_ps2|Add1~77\);

-- Location: LCCOMB_X10_Y13_N20
\trs_ps2|Add1~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~113_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~76_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Add1~76_combout\,
	datad => \trs_ps2|Equal7~4_combout\,
	combout => \trs_ps2|Add1~113_combout\);

-- Location: FF_X10_Y13_N21
\trs_ps2|Cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~113_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(26));

-- Location: LCCOMB_X11_Y13_N22
\trs_ps2|Add1~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~78_combout\ = (\trs_ps2|Cnt\(27) & (!\trs_ps2|Add1~77\)) # (!\trs_ps2|Cnt\(27) & ((\trs_ps2|Add1~77\) # (GND)))
-- \trs_ps2|Add1~79\ = CARRY((!\trs_ps2|Add1~77\) # (!\trs_ps2|Cnt\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(27),
	datad => VCC,
	cin => \trs_ps2|Add1~77\,
	combout => \trs_ps2|Add1~78_combout\,
	cout => \trs_ps2|Add1~79\);

-- Location: LCCOMB_X10_Y13_N10
\trs_ps2|Add1~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~112_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~78_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~78_combout\,
	combout => \trs_ps2|Add1~112_combout\);

-- Location: FF_X10_Y13_N11
\trs_ps2|Cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~112_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(27));

-- Location: LCCOMB_X10_Y13_N6
\trs_ps2|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~1_combout\ = (\trs_ps2|Cnt\(27)) # ((\trs_ps2|Cnt\(25)) # ((\trs_ps2|Cnt\(26)) # (\trs_ps2|Cnt\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(27),
	datab => \trs_ps2|Cnt\(25),
	datac => \trs_ps2|Cnt\(26),
	datad => \trs_ps2|Cnt\(24),
	combout => \trs_ps2|Equal7~1_combout\);

-- Location: LCCOMB_X11_Y13_N24
\trs_ps2|Add1~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~80_combout\ = (\trs_ps2|Cnt\(28) & (\trs_ps2|Add1~79\ $ (GND))) # (!\trs_ps2|Cnt\(28) & (!\trs_ps2|Add1~79\ & VCC))
-- \trs_ps2|Add1~81\ = CARRY((\trs_ps2|Cnt\(28) & !\trs_ps2|Add1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(28),
	datad => VCC,
	cin => \trs_ps2|Add1~79\,
	combout => \trs_ps2|Add1~80_combout\,
	cout => \trs_ps2|Add1~81\);

-- Location: LCCOMB_X10_Y13_N14
\trs_ps2|Add1~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~111_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~80_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~80_combout\,
	combout => \trs_ps2|Add1~111_combout\);

-- Location: FF_X10_Y13_N15
\trs_ps2|Cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~111_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(28));

-- Location: LCCOMB_X11_Y13_N26
\trs_ps2|Add1~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~82_combout\ = (\trs_ps2|Cnt\(29) & (!\trs_ps2|Add1~81\)) # (!\trs_ps2|Cnt\(29) & ((\trs_ps2|Add1~81\) # (GND)))
-- \trs_ps2|Add1~83\ = CARRY((!\trs_ps2|Add1~81\) # (!\trs_ps2|Cnt\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(29),
	datad => VCC,
	cin => \trs_ps2|Add1~81\,
	combout => \trs_ps2|Add1~82_combout\,
	cout => \trs_ps2|Add1~83\);

-- Location: LCCOMB_X10_Y13_N12
\trs_ps2|Add1~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~110_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~82_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~82_combout\,
	combout => \trs_ps2|Add1~110_combout\);

-- Location: FF_X10_Y13_N13
\trs_ps2|Cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~110_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(29));

-- Location: LCCOMB_X11_Y13_N28
\trs_ps2|Add1~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~84_combout\ = (\trs_ps2|Cnt\(30) & (\trs_ps2|Add1~83\ $ (GND))) # (!\trs_ps2|Cnt\(30) & (!\trs_ps2|Add1~83\ & VCC))
-- \trs_ps2|Add1~85\ = CARRY((\trs_ps2|Cnt\(30) & !\trs_ps2|Add1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(30),
	datad => VCC,
	cin => \trs_ps2|Add1~83\,
	combout => \trs_ps2|Add1~84_combout\,
	cout => \trs_ps2|Add1~85\);

-- Location: LCCOMB_X10_Y13_N22
\trs_ps2|Add1~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~109_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~84_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~84_combout\,
	combout => \trs_ps2|Add1~109_combout\);

-- Location: FF_X10_Y13_N23
\trs_ps2|Cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~109_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(30));

-- Location: LCCOMB_X11_Y13_N30
\trs_ps2|Add1~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~86_combout\ = \trs_ps2|Add1~85\ $ (\trs_ps2|Cnt\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \trs_ps2|Cnt\(31),
	cin => \trs_ps2|Add1~85\,
	combout => \trs_ps2|Add1~86_combout\);

-- Location: LCCOMB_X10_Y13_N24
\trs_ps2|Add1~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~108_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~86_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~86_combout\,
	combout => \trs_ps2|Add1~108_combout\);

-- Location: FF_X10_Y13_N25
\trs_ps2|Cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~108_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(31));

-- Location: LCCOMB_X10_Y13_N28
\trs_ps2|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~0_combout\ = (\trs_ps2|Cnt\(29)) # ((\trs_ps2|Cnt\(28)) # ((\trs_ps2|Cnt\(30)) # (\trs_ps2|Cnt\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(29),
	datab => \trs_ps2|Cnt\(28),
	datac => \trs_ps2|Cnt\(30),
	datad => \trs_ps2|Cnt\(31),
	combout => \trs_ps2|Equal7~0_combout\);

-- Location: LCCOMB_X10_Y13_N8
\trs_ps2|Equal7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~3_combout\ = (\trs_ps2|Cnt\(16)) # ((\trs_ps2|Cnt\(17)) # ((\trs_ps2|Cnt\(19)) # (\trs_ps2|Cnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(16),
	datab => \trs_ps2|Cnt\(17),
	datac => \trs_ps2|Cnt\(19),
	datad => \trs_ps2|Cnt\(18),
	combout => \trs_ps2|Equal7~3_combout\);

-- Location: LCCOMB_X12_Y14_N12
\trs_ps2|Equal7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~2_combout\ = (\trs_ps2|Cnt\(22)) # ((\trs_ps2|Cnt\(20)) # ((\trs_ps2|Cnt\(23)) # (\trs_ps2|Cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(22),
	datab => \trs_ps2|Cnt\(20),
	datac => \trs_ps2|Cnt\(23),
	datad => \trs_ps2|Cnt\(21),
	combout => \trs_ps2|Equal7~2_combout\);

-- Location: LCCOMB_X10_Y13_N26
\trs_ps2|Equal7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~4_combout\ = (\trs_ps2|Equal7~1_combout\) # ((\trs_ps2|Equal7~0_combout\) # ((\trs_ps2|Equal7~3_combout\) # (\trs_ps2|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~1_combout\,
	datab => \trs_ps2|Equal7~0_combout\,
	datac => \trs_ps2|Equal7~3_combout\,
	datad => \trs_ps2|Equal7~2_combout\,
	combout => \trs_ps2|Equal7~4_combout\);

-- Location: LCCOMB_X11_Y14_N0
\trs_ps2|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~24_combout\ = \trs_ps2|Cnt\(0) $ (VCC)
-- \trs_ps2|Add1~25\ = CARRY(\trs_ps2|Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(0),
	datad => VCC,
	combout => \trs_ps2|Add1~24_combout\,
	cout => \trs_ps2|Add1~25\);

-- Location: LCCOMB_X10_Y14_N6
\trs_ps2|Add1~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~107_combout\ = (\trs_ps2|Add1~24_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~24_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~107_combout\);

-- Location: FF_X10_Y14_N7
\trs_ps2|Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~107_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(0));

-- Location: LCCOMB_X11_Y14_N2
\trs_ps2|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~26_combout\ = (\trs_ps2|Cnt\(1) & (!\trs_ps2|Add1~25\)) # (!\trs_ps2|Cnt\(1) & ((\trs_ps2|Add1~25\) # (GND)))
-- \trs_ps2|Add1~27\ = CARRY((!\trs_ps2|Add1~25\) # (!\trs_ps2|Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(1),
	datad => VCC,
	cin => \trs_ps2|Add1~25\,
	combout => \trs_ps2|Add1~26_combout\,
	cout => \trs_ps2|Add1~27\);

-- Location: LCCOMB_X10_Y14_N16
\trs_ps2|Add1~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~106_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~26_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~26_combout\,
	combout => \trs_ps2|Add1~106_combout\);

-- Location: FF_X10_Y14_N17
\trs_ps2|Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~106_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(1));

-- Location: LCCOMB_X11_Y14_N4
\trs_ps2|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~28_combout\ = (\trs_ps2|Cnt\(2) & (\trs_ps2|Add1~27\ $ (GND))) # (!\trs_ps2|Cnt\(2) & (!\trs_ps2|Add1~27\ & VCC))
-- \trs_ps2|Add1~29\ = CARRY((\trs_ps2|Cnt\(2) & !\trs_ps2|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(2),
	datad => VCC,
	cin => \trs_ps2|Add1~27\,
	combout => \trs_ps2|Add1~28_combout\,
	cout => \trs_ps2|Add1~29\);

-- Location: LCCOMB_X10_Y14_N18
\trs_ps2|Add1~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~105_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~28_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~28_combout\,
	combout => \trs_ps2|Add1~105_combout\);

-- Location: FF_X10_Y14_N19
\trs_ps2|Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~105_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(2));

-- Location: LCCOMB_X11_Y14_N6
\trs_ps2|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~30_combout\ = (\trs_ps2|Cnt\(3) & (!\trs_ps2|Add1~29\)) # (!\trs_ps2|Cnt\(3) & ((\trs_ps2|Add1~29\) # (GND)))
-- \trs_ps2|Add1~31\ = CARRY((!\trs_ps2|Add1~29\) # (!\trs_ps2|Cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(3),
	datad => VCC,
	cin => \trs_ps2|Add1~29\,
	combout => \trs_ps2|Add1~30_combout\,
	cout => \trs_ps2|Add1~31\);

-- Location: LCCOMB_X10_Y14_N8
\trs_ps2|Add1~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~104_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~30_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~30_combout\,
	combout => \trs_ps2|Add1~104_combout\);

-- Location: FF_X10_Y14_N9
\trs_ps2|Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~104_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(3));

-- Location: LCCOMB_X11_Y14_N8
\trs_ps2|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~32_combout\ = (\trs_ps2|Cnt\(4) & (\trs_ps2|Add1~31\ $ (GND))) # (!\trs_ps2|Cnt\(4) & (!\trs_ps2|Add1~31\ & VCC))
-- \trs_ps2|Add1~33\ = CARRY((\trs_ps2|Cnt\(4) & !\trs_ps2|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(4),
	datad => VCC,
	cin => \trs_ps2|Add1~31\,
	combout => \trs_ps2|Add1~32_combout\,
	cout => \trs_ps2|Add1~33\);

-- Location: LCCOMB_X12_Y14_N20
\trs_ps2|Add1~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~103_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~32_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~32_combout\,
	combout => \trs_ps2|Add1~103_combout\);

-- Location: FF_X12_Y14_N21
\trs_ps2|Cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~103_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(4));

-- Location: LCCOMB_X11_Y14_N10
\trs_ps2|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~34_combout\ = (\trs_ps2|Cnt\(5) & (!\trs_ps2|Add1~33\)) # (!\trs_ps2|Cnt\(5) & ((\trs_ps2|Add1~33\) # (GND)))
-- \trs_ps2|Add1~35\ = CARRY((!\trs_ps2|Add1~33\) # (!\trs_ps2|Cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(5),
	datad => VCC,
	cin => \trs_ps2|Add1~33\,
	combout => \trs_ps2|Add1~34_combout\,
	cout => \trs_ps2|Add1~35\);

-- Location: LCCOMB_X12_Y14_N6
\trs_ps2|Add1~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~102_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~34_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~34_combout\,
	combout => \trs_ps2|Add1~102_combout\);

-- Location: FF_X12_Y14_N7
\trs_ps2|Cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~102_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(5));

-- Location: LCCOMB_X11_Y14_N12
\trs_ps2|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~36_combout\ = (\trs_ps2|Cnt\(6) & (\trs_ps2|Add1~35\ $ (GND))) # (!\trs_ps2|Cnt\(6) & (!\trs_ps2|Add1~35\ & VCC))
-- \trs_ps2|Add1~37\ = CARRY((\trs_ps2|Cnt\(6) & !\trs_ps2|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(6),
	datad => VCC,
	cin => \trs_ps2|Add1~35\,
	combout => \trs_ps2|Add1~36_combout\,
	cout => \trs_ps2|Add1~37\);

-- Location: LCCOMB_X12_Y14_N4
\trs_ps2|Add1~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~101_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~36_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~36_combout\,
	combout => \trs_ps2|Add1~101_combout\);

-- Location: FF_X12_Y14_N5
\trs_ps2|Cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~101_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(6));

-- Location: LCCOMB_X11_Y14_N14
\trs_ps2|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~38_combout\ = (\trs_ps2|Cnt\(7) & (!\trs_ps2|Add1~37\)) # (!\trs_ps2|Cnt\(7) & ((\trs_ps2|Add1~37\) # (GND)))
-- \trs_ps2|Add1~39\ = CARRY((!\trs_ps2|Add1~37\) # (!\trs_ps2|Cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(7),
	datad => VCC,
	cin => \trs_ps2|Add1~37\,
	combout => \trs_ps2|Add1~38_combout\,
	cout => \trs_ps2|Add1~39\);

-- Location: LCCOMB_X12_Y14_N22
\trs_ps2|Add1~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~100_combout\ = (!\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Add1~38_combout\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|PS2_Sample~q\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|Add1~38_combout\,
	combout => \trs_ps2|Add1~100_combout\);

-- Location: FF_X12_Y14_N23
\trs_ps2|Cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~100_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(7));

-- Location: LCCOMB_X11_Y14_N16
\trs_ps2|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~40_combout\ = (\trs_ps2|Cnt\(8) & (\trs_ps2|Add1~39\ $ (GND))) # (!\trs_ps2|Cnt\(8) & (!\trs_ps2|Add1~39\ & VCC))
-- \trs_ps2|Add1~41\ = CARRY((\trs_ps2|Cnt\(8) & !\trs_ps2|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(8),
	datad => VCC,
	cin => \trs_ps2|Add1~39\,
	combout => \trs_ps2|Add1~40_combout\,
	cout => \trs_ps2|Add1~41\);

-- Location: LCCOMB_X10_Y14_N24
\trs_ps2|Add1~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~99_combout\ = (\trs_ps2|Add1~40_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~40_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~99_combout\);

-- Location: FF_X10_Y14_N25
\trs_ps2|Cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~99_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(8));

-- Location: LCCOMB_X11_Y14_N18
\trs_ps2|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~42_combout\ = (\trs_ps2|Cnt\(9) & (!\trs_ps2|Add1~41\)) # (!\trs_ps2|Cnt\(9) & ((\trs_ps2|Add1~41\) # (GND)))
-- \trs_ps2|Add1~43\ = CARRY((!\trs_ps2|Add1~41\) # (!\trs_ps2|Cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(9),
	datad => VCC,
	cin => \trs_ps2|Add1~41\,
	combout => \trs_ps2|Add1~42_combout\,
	cout => \trs_ps2|Add1~43\);

-- Location: LCCOMB_X10_Y14_N14
\trs_ps2|Add1~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~98_combout\ = (\trs_ps2|Add1~42_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~42_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~98_combout\);

-- Location: FF_X10_Y14_N15
\trs_ps2|Cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~98_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(9));

-- Location: LCCOMB_X11_Y14_N20
\trs_ps2|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~44_combout\ = (\trs_ps2|Cnt\(10) & (\trs_ps2|Add1~43\ $ (GND))) # (!\trs_ps2|Cnt\(10) & (!\trs_ps2|Add1~43\ & VCC))
-- \trs_ps2|Add1~45\ = CARRY((\trs_ps2|Cnt\(10) & !\trs_ps2|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Cnt\(10),
	datad => VCC,
	cin => \trs_ps2|Add1~43\,
	combout => \trs_ps2|Add1~44_combout\,
	cout => \trs_ps2|Add1~45\);

-- Location: LCCOMB_X10_Y14_N4
\trs_ps2|Add1~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~97_combout\ = (\trs_ps2|Add1~44_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Equal7~4_combout\,
	datac => \trs_ps2|Add1~44_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~97_combout\);

-- Location: FF_X10_Y14_N5
\trs_ps2|Cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~97_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(10));

-- Location: LCCOMB_X11_Y14_N22
\trs_ps2|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~46_combout\ = (\trs_ps2|Cnt\(11) & (!\trs_ps2|Add1~45\)) # (!\trs_ps2|Cnt\(11) & ((\trs_ps2|Add1~45\) # (GND)))
-- \trs_ps2|Add1~47\ = CARRY((!\trs_ps2|Add1~45\) # (!\trs_ps2|Cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(11),
	datad => VCC,
	cin => \trs_ps2|Add1~45\,
	combout => \trs_ps2|Add1~46_combout\,
	cout => \trs_ps2|Add1~47\);

-- Location: LCCOMB_X10_Y14_N10
\trs_ps2|Add1~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~96_combout\ = (\trs_ps2|Add1~46_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~46_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~96_combout\);

-- Location: FF_X10_Y14_N11
\trs_ps2|Cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~96_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(11));

-- Location: LCCOMB_X11_Y14_N24
\trs_ps2|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~48_combout\ = (\trs_ps2|Cnt\(12) & (\trs_ps2|Add1~47\ $ (GND))) # (!\trs_ps2|Cnt\(12) & (!\trs_ps2|Add1~47\ & VCC))
-- \trs_ps2|Add1~49\ = CARRY((\trs_ps2|Cnt\(12) & !\trs_ps2|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(12),
	datad => VCC,
	cin => \trs_ps2|Add1~47\,
	combout => \trs_ps2|Add1~48_combout\,
	cout => \trs_ps2|Add1~49\);

-- Location: LCCOMB_X10_Y14_N2
\trs_ps2|Add1~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~95_combout\ = (\trs_ps2|Add1~48_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~48_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~95_combout\);

-- Location: FF_X10_Y14_N3
\trs_ps2|Cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~95_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(12));

-- Location: LCCOMB_X10_Y14_N0
\trs_ps2|Add1~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add1~94_combout\ = (\trs_ps2|Add1~50_combout\ & (!\trs_ps2|PS2_Sample~q\ & ((\trs_ps2|Equal7~9_combout\) # (\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|Add1~50_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|Add1~94_combout\);

-- Location: FF_X10_Y14_N1
\trs_ps2|Cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Add1~94_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_glue|Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Cnt\(13));

-- Location: LCCOMB_X10_Y14_N12
\trs_ps2|Equal7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~5_combout\ = (\trs_ps2|Cnt\(13)) # ((\trs_ps2|Cnt\(12)) # ((\trs_ps2|Cnt\(14)) # (\trs_ps2|Cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(13),
	datab => \trs_ps2|Cnt\(12),
	datac => \trs_ps2|Cnt\(14),
	datad => \trs_ps2|Cnt\(15),
	combout => \trs_ps2|Equal7~5_combout\);

-- Location: LCCOMB_X10_Y14_N20
\trs_ps2|Equal7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~8_combout\ = (((!\trs_ps2|Cnt\(1)) # (!\trs_ps2|Cnt\(3))) # (!\trs_ps2|Cnt\(2))) # (!\trs_ps2|Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(0),
	datab => \trs_ps2|Cnt\(2),
	datac => \trs_ps2|Cnt\(3),
	datad => \trs_ps2|Cnt\(1),
	combout => \trs_ps2|Equal7~8_combout\);

-- Location: LCCOMB_X10_Y14_N22
\trs_ps2|Equal7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~6_combout\ = (\trs_ps2|Cnt\(11)) # ((\trs_ps2|Cnt\(10)) # ((\trs_ps2|Cnt\(9)) # (\trs_ps2|Cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(11),
	datab => \trs_ps2|Cnt\(10),
	datac => \trs_ps2|Cnt\(9),
	datad => \trs_ps2|Cnt\(8),
	combout => \trs_ps2|Equal7~6_combout\);

-- Location: LCCOMB_X12_Y14_N18
\trs_ps2|Equal7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~7_combout\ = (((\trs_ps2|Cnt\(7)) # (!\trs_ps2|Cnt\(6))) # (!\trs_ps2|Cnt\(4))) # (!\trs_ps2|Cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Cnt\(5),
	datab => \trs_ps2|Cnt\(4),
	datac => \trs_ps2|Cnt\(6),
	datad => \trs_ps2|Cnt\(7),
	combout => \trs_ps2|Equal7~7_combout\);

-- Location: LCCOMB_X10_Y14_N30
\trs_ps2|Equal7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal7~9_combout\ = (\trs_ps2|Equal7~5_combout\) # ((\trs_ps2|Equal7~8_combout\) # ((\trs_ps2|Equal7~6_combout\) # (\trs_ps2|Equal7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~5_combout\,
	datab => \trs_ps2|Equal7~8_combout\,
	datac => \trs_ps2|Equal7~6_combout\,
	datad => \trs_ps2|Equal7~7_combout\,
	combout => \trs_ps2|Equal7~9_combout\);

-- Location: LCCOMB_X12_Y15_N6
\trs_ps2|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add0~0_combout\ = \trs_ps2|RX_Bit_Cnt\(2) $ (((\trs_ps2|RX_Bit_Cnt\(1) & \trs_ps2|RX_Bit_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|RX_Bit_Cnt\(1),
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt\(0),
	combout => \trs_ps2|Add0~0_combout\);

-- Location: LCCOMB_X12_Y15_N20
\trs_ps2|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal6~0_combout\ = (\trs_ps2|RX_Bit_Cnt\(3) & (\trs_ps2|RX_Bit_Cnt\(1) & (!\trs_ps2|RX_Bit_Cnt\(2) & !\trs_ps2|RX_Bit_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_Bit_Cnt\(3),
	datab => \trs_ps2|RX_Bit_Cnt\(1),
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt\(0),
	combout => \trs_ps2|Equal6~0_combout\);

-- Location: LCCOMB_X12_Y15_N4
\trs_ps2|RX_Bit_Cnt[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[0]~0_combout\ = (\trs_ps2|PS2_Sample~q\ & (\trs_ps2|RX_Bit_Cnt[3]~6_combout\ & !\trs_ps2|Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Sample~q\,
	datab => \trs_ps2|RX_Bit_Cnt[3]~6_combout\,
	datad => \trs_ps2|Equal6~0_combout\,
	combout => \trs_ps2|RX_Bit_Cnt[0]~0_combout\);

-- Location: LCCOMB_X12_Y15_N26
\trs_ps2|RX_Bit_Cnt[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[2]~1_combout\ = (\trs_ps2|Add0~0_combout\ & ((\trs_ps2|RX_Bit_Cnt[0]~0_combout\) # ((\trs_ps2|RX_Bit_Cnt\(2) & !\trs_ps2|RX_Bit_Cnt[3]~6_combout\)))) # (!\trs_ps2|Add0~0_combout\ & (((\trs_ps2|RX_Bit_Cnt\(2) & 
-- !\trs_ps2|RX_Bit_Cnt[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Add0~0_combout\,
	datab => \trs_ps2|RX_Bit_Cnt[0]~0_combout\,
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt[3]~6_combout\,
	combout => \trs_ps2|RX_Bit_Cnt[2]~1_combout\);

-- Location: FF_X12_Y15_N27
\trs_ps2|RX_Bit_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Bit_Cnt[2]~1_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Bit_Cnt\(2));

-- Location: LCCOMB_X12_Y15_N30
\trs_ps2|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal4~0_combout\ = (!\trs_ps2|RX_Bit_Cnt\(3) & (!\trs_ps2|RX_Bit_Cnt\(1) & (!\trs_ps2|RX_Bit_Cnt\(2) & !\trs_ps2|RX_Bit_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_Bit_Cnt\(3),
	datab => \trs_ps2|RX_Bit_Cnt\(1),
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt\(0),
	combout => \trs_ps2|Equal4~0_combout\);

-- Location: LCCOMB_X12_Y14_N16
\trs_ps2|RX_Bit_Cnt[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[3]~5_combout\ = (\trs_glue|Tick1us~q\ & (((!\trs_ps2|PS2_Sample~q\) # (!\trs_ps2|Equal4~0_combout\)) # (!\trs_ps2|PS2_Data_s~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Data_s~q\,
	datab => \trs_glue|Tick1us~q\,
	datac => \trs_ps2|Equal4~0_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|RX_Bit_Cnt[3]~5_combout\);

-- Location: LCCOMB_X12_Y14_N2
\trs_ps2|RX_Bit_Cnt[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[3]~6_combout\ = (\trs_ps2|RX_Bit_Cnt[3]~5_combout\ & ((\trs_ps2|PS2_Sample~q\) # ((!\trs_ps2|Equal7~9_combout\ & !\trs_ps2|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal7~9_combout\,
	datab => \trs_ps2|RX_Bit_Cnt[3]~5_combout\,
	datac => \trs_ps2|Equal7~4_combout\,
	datad => \trs_ps2|PS2_Sample~q\,
	combout => \trs_ps2|RX_Bit_Cnt[3]~6_combout\);

-- Location: LCCOMB_X12_Y15_N0
\trs_ps2|RX_Bit_Cnt[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[0]~4_combout\ = (\trs_ps2|RX_Bit_Cnt[3]~6_combout\ & (\trs_ps2|PS2_Sample~q\ & (!\trs_ps2|RX_Bit_Cnt\(0) & !\trs_ps2|Equal6~0_combout\))) # (!\trs_ps2|RX_Bit_Cnt[3]~6_combout\ & (((\trs_ps2|RX_Bit_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Sample~q\,
	datab => \trs_ps2|RX_Bit_Cnt[3]~6_combout\,
	datac => \trs_ps2|RX_Bit_Cnt\(0),
	datad => \trs_ps2|Equal6~0_combout\,
	combout => \trs_ps2|RX_Bit_Cnt[0]~4_combout\);

-- Location: FF_X12_Y15_N1
\trs_ps2|RX_Bit_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Bit_Cnt[0]~4_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Bit_Cnt\(0));

-- Location: LCCOMB_X12_Y15_N16
\trs_ps2|RX_Bit_Cnt[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[1]~2_combout\ = (\trs_ps2|RX_Bit_Cnt\(1) & (((!\trs_ps2|RX_Bit_Cnt\(0) & \trs_ps2|RX_Bit_Cnt[0]~0_combout\)) # (!\trs_ps2|RX_Bit_Cnt[3]~6_combout\))) # (!\trs_ps2|RX_Bit_Cnt\(1) & (\trs_ps2|RX_Bit_Cnt\(0) & 
-- (\trs_ps2|RX_Bit_Cnt[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_Bit_Cnt\(0),
	datab => \trs_ps2|RX_Bit_Cnt[0]~0_combout\,
	datac => \trs_ps2|RX_Bit_Cnt\(1),
	datad => \trs_ps2|RX_Bit_Cnt[3]~6_combout\,
	combout => \trs_ps2|RX_Bit_Cnt[1]~2_combout\);

-- Location: FF_X12_Y15_N17
\trs_ps2|RX_Bit_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Bit_Cnt[1]~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Bit_Cnt\(1));

-- Location: LCCOMB_X12_Y15_N24
\trs_ps2|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Add0~1_combout\ = \trs_ps2|RX_Bit_Cnt\(3) $ (((\trs_ps2|RX_Bit_Cnt\(1) & (\trs_ps2|RX_Bit_Cnt\(2) & \trs_ps2|RX_Bit_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_Bit_Cnt\(3),
	datab => \trs_ps2|RX_Bit_Cnt\(1),
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt\(0),
	combout => \trs_ps2|Add0~1_combout\);

-- Location: LCCOMB_X12_Y15_N10
\trs_ps2|RX_Bit_Cnt[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Bit_Cnt[3]~3_combout\ = (\trs_ps2|Add0~1_combout\ & ((\trs_ps2|RX_Bit_Cnt[0]~0_combout\) # ((\trs_ps2|RX_Bit_Cnt\(3) & !\trs_ps2|RX_Bit_Cnt[3]~6_combout\)))) # (!\trs_ps2|Add0~1_combout\ & (((\trs_ps2|RX_Bit_Cnt\(3) & 
-- !\trs_ps2|RX_Bit_Cnt[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Add0~1_combout\,
	datab => \trs_ps2|RX_Bit_Cnt[0]~0_combout\,
	datac => \trs_ps2|RX_Bit_Cnt\(3),
	datad => \trs_ps2|RX_Bit_Cnt[3]~6_combout\,
	combout => \trs_ps2|RX_Bit_Cnt[3]~3_combout\);

-- Location: FF_X12_Y15_N11
\trs_ps2|RX_Bit_Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Bit_Cnt[3]~3_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Bit_Cnt\(3));

-- Location: LCCOMB_X12_Y15_N18
\trs_ps2|RX_ShiftReg[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_ShiftReg[7]~0_combout\ = (\trs_ps2|RX_Bit_Cnt\(1)) # ((\trs_ps2|RX_Bit_Cnt\(2)) # (\trs_ps2|RX_Bit_Cnt\(3) $ (\trs_ps2|RX_Bit_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_Bit_Cnt\(3),
	datab => \trs_ps2|RX_Bit_Cnt\(1),
	datac => \trs_ps2|RX_Bit_Cnt\(2),
	datad => \trs_ps2|RX_Bit_Cnt\(0),
	combout => \trs_ps2|RX_ShiftReg[7]~0_combout\);

-- Location: LCCOMB_X12_Y15_N14
\trs_ps2|RX_ShiftReg[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_ShiftReg[7]~1_combout\ = (\trs_ps2|PS2_Sample~q\ & (\trs_ps2|RX_ShiftReg[7]~0_combout\ & (\trs_glue|Tick1us~q\ & !\trs_ps2|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Sample~q\,
	datab => \trs_ps2|RX_ShiftReg[7]~0_combout\,
	datac => \trs_glue|Tick1us~q\,
	datad => \trs_ps2|Equal6~0_combout\,
	combout => \trs_ps2|RX_ShiftReg[7]~1_combout\);

-- Location: FF_X11_Y17_N1
\trs_ps2|RX_ShiftReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|PS2_Data_s~q\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(7));

-- Location: FF_X12_Y18_N17
\trs_ps2|RX_ShiftReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(7),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(6));

-- Location: FF_X12_Y18_N9
\trs_ps2|RX_ShiftReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(6),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(5));

-- Location: FF_X12_Y18_N19
\trs_ps2|RX_ShiftReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(5),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(4));

-- Location: FF_X12_Y18_N15
\trs_ps2|RX_ShiftReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(4),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(3));

-- Location: FF_X12_Y18_N31
\trs_ps2|RX_ShiftReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(3),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(2));

-- Location: FF_X12_Y18_N23
\trs_ps2|RX_ShiftReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(2),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(1));

-- Location: FF_X12_Y18_N13
\trs_ps2|RX_ShiftReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|RX_ShiftReg\(1),
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|RX_ShiftReg[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_ShiftReg\(0));

-- Location: LCCOMB_X11_Y18_N10
\trs_ps2|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~6_combout\ = (\trs_ps2|RX_ShiftReg\(2) & (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(1) $ (!\trs_ps2|RX_ShiftReg\(3))))) # (!\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(3)))) # 
-- (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux4~6_combout\);

-- Location: LCCOMB_X11_Y18_N8
\trs_ps2|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~7_combout\ = (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(0) & \trs_ps2|RX_ShiftReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux4~7_combout\);

-- Location: LCCOMB_X11_Y18_N6
\trs_ps2|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~8_combout\ = (\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|Mux4~6_combout\ & ((!\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(6) & (((\trs_ps2|Mux4~7_combout\ & \trs_ps2|RX_ShiftReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux4~6_combout\,
	datab => \trs_ps2|RX_ShiftReg\(6),
	datac => \trs_ps2|Mux4~7_combout\,
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux4~8_combout\);

-- Location: LCCOMB_X12_Y18_N10
\trs_ps2|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~0_combout\ = (!\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(2) $ (\trs_ps2|RX_ShiftReg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y18_N4
\trs_ps2|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~2_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(3) $ (((\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(4)))))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux4~2_combout\);

-- Location: LCCOMB_X12_Y18_N18
\trs_ps2|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~1_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(2) & ((!\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(2) $ (\trs_ps2|RX_ShiftReg\(3) $ (\trs_ps2|RX_ShiftReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(4),
	datad => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux4~1_combout\);

-- Location: LCCOMB_X12_Y18_N26
\trs_ps2|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~3_combout\ = (\trs_ps2|RX_ShiftReg\(0) & (((\trs_ps2|RX_ShiftReg\(6)) # (\trs_ps2|Mux4~1_combout\)))) # (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|Mux4~2_combout\ & (!\trs_ps2|RX_ShiftReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|Mux4~2_combout\,
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|Mux4~1_combout\,
	combout => \trs_ps2|Mux4~3_combout\);

-- Location: LCCOMB_X12_Y18_N24
\trs_ps2|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~4_combout\ = (!\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(1) & !\trs_ps2|RX_ShiftReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux4~4_combout\);

-- Location: LCCOMB_X12_Y18_N28
\trs_ps2|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~5_combout\ = (\trs_ps2|Mux4~3_combout\ & (((\trs_ps2|Mux4~4_combout\) # (!\trs_ps2|RX_ShiftReg\(6))))) # (!\trs_ps2|Mux4~3_combout\ & (\trs_ps2|Mux4~0_combout\ & (\trs_ps2|RX_ShiftReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux4~0_combout\,
	datab => \trs_ps2|Mux4~3_combout\,
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|Mux4~4_combout\,
	combout => \trs_ps2|Mux4~5_combout\);

-- Location: LCCOMB_X11_Y18_N20
\trs_ps2|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux4~9_combout\ = (!\trs_ps2|RX_ShiftReg\(7) & ((\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|Mux4~5_combout\))) # (!\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux4~8_combout\,
	datab => \trs_ps2|Mux4~5_combout\,
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|RX_ShiftReg\(7),
	combout => \trs_ps2|Mux4~9_combout\);

-- Location: LCCOMB_X12_Y18_N0
\trs_ps2|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~0_combout\ = (\trs_ps2|RX_ShiftReg\(2) & (((!\trs_ps2|RX_ShiftReg\(1) & !\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(1) & ((!\trs_ps2|RX_ShiftReg\(4)) # (!\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux5~0_combout\);

-- Location: LCCOMB_X12_Y18_N12
\trs_ps2|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~10_combout\ = (!\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(2))) # (!\trs_ps2|RX_ShiftReg\(3) & ((\trs_ps2|RX_ShiftReg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(2),
	combout => \trs_ps2|Mux5~10_combout\);

-- Location: LCCOMB_X12_Y18_N6
\trs_ps2|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~11_combout\ = (\trs_ps2|Mux5~10_combout\ & ((\trs_ps2|RX_ShiftReg\(4) & (!\trs_ps2|RX_ShiftReg\(3) & \trs_ps2|RX_ShiftReg\(5))) # (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(3) & !\trs_ps2|RX_ShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux5~10_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux5~11_combout\);

-- Location: LCCOMB_X12_Y18_N20
\trs_ps2|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~1_combout\ = (\trs_ps2|Mux5~11_combout\) # ((!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|Mux5~0_combout\ & !\trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|Mux5~0_combout\,
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|Mux5~11_combout\,
	combout => \trs_ps2|Mux5~1_combout\);

-- Location: LCCOMB_X11_Y18_N22
\trs_ps2|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~5_combout\ = (\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(2) & (!\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(3))) # (!\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|RX_ShiftReg\(3)))))) # (!\trs_ps2|RX_ShiftReg\(1) & 
-- (\trs_ps2|RX_ShiftReg\(0) & ((\trs_ps2|RX_ShiftReg\(3)) # (!\trs_ps2|RX_ShiftReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux5~5_combout\);

-- Location: LCCOMB_X11_Y18_N12
\trs_ps2|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~2_combout\ = (\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(1) $ (\trs_ps2|RX_ShiftReg\(2))))) # (!\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(0) $ (((\trs_ps2|RX_ShiftReg\(1)) # 
-- (\trs_ps2|RX_ShiftReg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux5~2_combout\);

-- Location: LCCOMB_X11_Y18_N18
\trs_ps2|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~3_combout\ = (\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(1) $ (((\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux5~3_combout\);

-- Location: LCCOMB_X11_Y18_N16
\trs_ps2|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~4_combout\ = (\trs_ps2|RX_ShiftReg\(4) & ((\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|Mux5~2_combout\)) # (!\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|Mux5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux5~2_combout\,
	datab => \trs_ps2|Mux5~3_combout\,
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux5~4_combout\);

-- Location: LCCOMB_X11_Y18_N28
\trs_ps2|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~6_combout\ = (\trs_ps2|Mux5~4_combout\) # ((\trs_ps2|Mux5~5_combout\ & (!\trs_ps2|RX_ShiftReg\(4) & \trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux5~5_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|Mux5~4_combout\,
	combout => \trs_ps2|Mux5~6_combout\);

-- Location: LCCOMB_X11_Y18_N26
\trs_ps2|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~7_combout\ = (!\trs_ps2|RX_ShiftReg\(7) & ((\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|Mux5~1_combout\)) # (!\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|Mux5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux5~1_combout\,
	datab => \trs_ps2|Mux5~6_combout\,
	datac => \trs_ps2|RX_ShiftReg\(7),
	datad => \trs_ps2|RX_ShiftReg\(6),
	combout => \trs_ps2|Mux5~7_combout\);

-- Location: LCCOMB_X12_Y17_N2
\trs_ps2|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~0_combout\ = (\trs_ps2|RX_ShiftReg\(6) & (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(6),
	datab => \trs_ps2|RX_ShiftReg\(1),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y17_N8
\trs_ps2|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~8_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (!\trs_ps2|RX_ShiftReg\(3) & (!\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|Mux2~0_combout\,
	combout => \trs_ps2|Mux5~8_combout\);

-- Location: LCCOMB_X11_Y18_N14
\trs_ps2|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~0_combout\ = (!\trs_ps2|Mux4~9_combout\ & ((\trs_ps2|Mux5~7_combout\) # ((\trs_ps2|RX_ShiftReg\(7) & \trs_ps2|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux4~9_combout\,
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|Mux5~7_combout\,
	datad => \trs_ps2|Mux5~8_combout\,
	combout => \trs_ps2|Mux14~0_combout\);

-- Location: LCCOMB_X11_Y19_N6
\trs_ps2|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~4_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|RX_ShiftReg\(4) & (!\trs_ps2|RX_ShiftReg\(1) & !\trs_ps2|RX_ShiftReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux6~4_combout\);

-- Location: LCCOMB_X11_Y19_N0
\trs_ps2|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~0_combout\ = (\trs_ps2|RX_ShiftReg\(4)) # ((\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|RX_ShiftReg\(3)) # (!\trs_ps2|RX_ShiftReg\(1)))) # (!\trs_ps2|RX_ShiftReg\(5) & (!\trs_ps2|RX_ShiftReg\(1) & \trs_ps2|RX_ShiftReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux6~0_combout\);

-- Location: LCCOMB_X11_Y19_N2
\trs_ps2|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~1_combout\ = (\trs_ps2|RX_ShiftReg\(4) & !\trs_ps2|RX_ShiftReg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux6~1_combout\);

-- Location: LCCOMB_X11_Y19_N16
\trs_ps2|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~2_combout\ = (\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(1) $ (((\trs_ps2|RX_ShiftReg\(5)) # (\trs_ps2|RX_ShiftReg\(3)))))) # (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|RX_ShiftReg\(1)) # 
-- (!\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux6~2_combout\);

-- Location: LCCOMB_X10_Y19_N0
\trs_ps2|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~3_combout\ = (\trs_ps2|RX_ShiftReg\(6) & (((\trs_ps2|RX_ShiftReg\(0))))) # (!\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|Mux6~1_combout\)) # (!\trs_ps2|RX_ShiftReg\(0) & ((\trs_ps2|Mux6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux6~1_combout\,
	datab => \trs_ps2|RX_ShiftReg\(6),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|Mux6~2_combout\,
	combout => \trs_ps2|Mux6~3_combout\);

-- Location: LCCOMB_X10_Y19_N14
\trs_ps2|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~5_combout\ = (\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|Mux6~3_combout\ & (\trs_ps2|Mux6~4_combout\)) # (!\trs_ps2|Mux6~3_combout\ & ((!\trs_ps2|Mux6~0_combout\))))) # (!\trs_ps2|RX_ShiftReg\(6) & (((\trs_ps2|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux6~4_combout\,
	datab => \trs_ps2|Mux6~0_combout\,
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|Mux6~3_combout\,
	combout => \trs_ps2|Mux6~5_combout\);

-- Location: LCCOMB_X11_Y19_N8
\trs_ps2|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~9_combout\ = (\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(5) $ (((\trs_ps2|RX_ShiftReg\(6) & !\trs_ps2|RX_ShiftReg\(3)))))) # (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(6) & (!\trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(6),
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux6~9_combout\);

-- Location: LCCOMB_X11_Y19_N30
\trs_ps2|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~10_combout\ = (\trs_ps2|Mux6~9_combout\ & (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(1) $ (!\trs_ps2|RX_ShiftReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux6~9_combout\,
	datab => \trs_ps2|RX_ShiftReg\(1),
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux6~10_combout\);

-- Location: LCCOMB_X11_Y19_N28
\trs_ps2|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~6_combout\ = (\trs_ps2|RX_ShiftReg\(6) & (!\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(5) & !\trs_ps2|RX_ShiftReg\(3)))) # (!\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(0) $ 
-- (\trs_ps2|RX_ShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(6),
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux6~6_combout\);

-- Location: LCCOMB_X11_Y19_N18
\trs_ps2|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~7_combout\ = (\trs_ps2|Mux6~10_combout\) # ((\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(1) & \trs_ps2|Mux6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux6~10_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|Mux6~6_combout\,
	combout => \trs_ps2|Mux6~7_combout\);

-- Location: LCCOMB_X11_Y19_N24
\trs_ps2|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux6~8_combout\ = (!\trs_ps2|RX_ShiftReg\(7) & ((\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|Mux6~5_combout\)) # (!\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux6~5_combout\,
	datab => \trs_ps2|Mux6~7_combout\,
	datac => \trs_ps2|RX_ShiftReg\(7),
	datad => \trs_ps2|RX_ShiftReg\(2),
	combout => \trs_ps2|Mux6~8_combout\);

-- Location: LCCOMB_X14_Y18_N6
\trs_ps2|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~3_combout\ = (\trs_ps2|Mux14~0_combout\ & !\trs_ps2|Mux6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|Mux14~0_combout\,
	datad => \trs_ps2|Mux6~8_combout\,
	combout => \trs_ps2|Mux14~3_combout\);

-- Location: LCCOMB_X11_Y17_N6
\trs_ps2|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~2_combout\ = (!\trs_ps2|RX_ShiftReg\(3) & ((\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(2))) # (!\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~2_combout\);

-- Location: LCCOMB_X11_Y17_N14
\trs_ps2|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~0_combout\ = (\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(3))) # (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(2) & !\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~0_combout\);

-- Location: LCCOMB_X11_Y17_N18
\trs_ps2|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~0_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & ((\trs_ps2|RX_ShiftReg\(2)) # (\trs_ps2|RX_ShiftReg\(3))))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0) $ (((\trs_ps2|RX_ShiftReg\(2) & 
-- \trs_ps2|RX_ShiftReg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux1~0_combout\);

-- Location: LCCOMB_X11_Y17_N4
\trs_ps2|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~1_combout\ = (!\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0) & \trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~1_combout\);

-- Location: LCCOMB_X11_Y17_N8
\trs_ps2|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~1_combout\ = (\trs_ps2|RX_ShiftReg\(4) & (((\trs_ps2|Mux0~1_combout\) # (\trs_ps2|RX_ShiftReg\(5))))) # (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|Mux1~0_combout\ & ((!\trs_ps2|RX_ShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux1~0_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|Mux0~1_combout\,
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux1~1_combout\);

-- Location: LCCOMB_X11_Y17_N16
\trs_ps2|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~2_combout\ = (\trs_ps2|Mux1~1_combout\ & ((\trs_ps2|Mux0~2_combout\) # ((!\trs_ps2|RX_ShiftReg\(5))))) # (!\trs_ps2|Mux1~1_combout\ & (((\trs_ps2|Mux0~0_combout\ & \trs_ps2|RX_ShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~2_combout\,
	datab => \trs_ps2|Mux0~0_combout\,
	datac => \trs_ps2|Mux1~1_combout\,
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux1~2_combout\);

-- Location: LCCOMB_X12_Y17_N30
\trs_ps2|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~3_combout\ = (\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(3) & !\trs_ps2|RX_ShiftReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(1),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux1~3_combout\);

-- Location: LCCOMB_X12_Y17_N24
\trs_ps2|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~4_combout\ = (\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|RX_ShiftReg\(1) & !\trs_ps2|RX_ShiftReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(4),
	datab => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|RX_ShiftReg\(0),
	combout => \trs_ps2|Mux1~4_combout\);

-- Location: LCCOMB_X12_Y17_N18
\trs_ps2|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~5_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (((\trs_ps2|RX_ShiftReg\(2))))) # (!\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|Mux1~4_combout\ & ((\trs_ps2|RX_ShiftReg\(2)) # (!\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|Mux1~4_combout\,
	combout => \trs_ps2|Mux1~5_combout\);

-- Location: LCCOMB_X12_Y17_N0
\trs_ps2|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~6_combout\ = (\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(3) $ (!\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(1),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux1~6_combout\);

-- Location: LCCOMB_X12_Y17_N6
\trs_ps2|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~7_combout\ = (\trs_ps2|Mux1~5_combout\ & (((\trs_ps2|Mux1~6_combout\) # (!\trs_ps2|RX_ShiftReg\(5))))) # (!\trs_ps2|Mux1~5_combout\ & (\trs_ps2|Mux1~3_combout\ & (\trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux1~3_combout\,
	datab => \trs_ps2|Mux1~5_combout\,
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|Mux1~6_combout\,
	combout => \trs_ps2|Mux1~7_combout\);

-- Location: LCCOMB_X12_Y17_N20
\trs_ps2|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~8_combout\ = (!\trs_ps2|RX_ShiftReg\(7) & ((\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|Mux1~2_combout\)) # (!\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux1~2_combout\,
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|Mux1~7_combout\,
	combout => \trs_ps2|Mux1~8_combout\);

-- Location: LCCOMB_X12_Y17_N14
\trs_ps2|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux1~9_combout\ = (\trs_ps2|Mux1~8_combout\) # ((\trs_ps2|RX_ShiftReg\(7) & \trs_ps2|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Mux1~8_combout\,
	datac => \trs_ps2|RX_ShiftReg\(7),
	datad => \trs_ps2|Mux5~8_combout\,
	combout => \trs_ps2|Mux1~9_combout\);

-- Location: LCCOMB_X12_Y19_N16
\trs_ps2|Matrix_Wr_Addr[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix_Wr_Addr[5]~feeder_combout\ = \trs_ps2|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \trs_ps2|Mux1~9_combout\,
	combout => \trs_ps2|Matrix_Wr_Addr[5]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N20
\trs_ps2|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~11_combout\ = (!\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(7) & (!\trs_ps2|RX_ShiftReg\(3) & \trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux2~11_combout\);

-- Location: LCCOMB_X12_Y19_N6
\trs_ps2|Equal8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal8~0_combout\ = (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|Mux2~11_combout\ & (\trs_ps2|RX_ShiftReg\(6) & !\trs_ps2|RX_ShiftReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|Mux2~11_combout\,
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|RX_ShiftReg\(0),
	combout => \trs_ps2|Equal8~0_combout\);

-- Location: LCCOMB_X12_Y15_N12
\trs_ps2|RX_Received~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Received~2_combout\ = (\trs_ps2|PS2_Sample~q\ & (\trs_ps2|Equal6~0_combout\ & \trs_ps2|PS2_Data_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|PS2_Sample~q\,
	datab => \trs_ps2|Equal6~0_combout\,
	datac => \trs_ps2|PS2_Data_s~q\,
	combout => \trs_ps2|RX_Received~2_combout\);

-- Location: FF_X12_Y15_N13
\trs_ps2|RX_Received\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Received~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sclr => \trs_glue|ALT_INV_Tick1us~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Received~q\);

-- Location: LCCOMB_X11_Y19_N10
\trs_ps2|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~1_combout\ = (\trs_ps2|RX_ShiftReg\(7)) # (\trs_ps2|RX_ShiftReg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|RX_ShiftReg\(7),
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux3~1_combout\);

-- Location: LCCOMB_X10_Y19_N24
\trs_ps2|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~0_combout\ = (\trs_ps2|RX_ShiftReg\(6)) # (\trs_ps2|RX_ShiftReg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|RX_ShiftReg\(6),
	datac => \trs_ps2|RX_ShiftReg\(7),
	combout => \trs_ps2|Mux3~0_combout\);

-- Location: LCCOMB_X11_Y19_N26
\trs_ps2|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~3_combout\ = (\trs_ps2|Mux3~1_combout\ & ((\trs_ps2|Mux3~0_combout\) # (\trs_ps2|RX_ShiftReg\(4) $ (!\trs_ps2|RX_ShiftReg\(3))))) # (!\trs_ps2|Mux3~1_combout\ & (\trs_ps2|RX_ShiftReg\(4) & ((!\trs_ps2|RX_ShiftReg\(3)) # 
-- (!\trs_ps2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~1_combout\,
	datab => \trs_ps2|Mux3~0_combout\,
	datac => \trs_ps2|RX_ShiftReg\(4),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux3~3_combout\);

-- Location: LCCOMB_X11_Y19_N22
\trs_ps2|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~5_combout\ = (\trs_ps2|Mux3~3_combout\ & (((\trs_ps2|RX_ShiftReg\(1)) # (\trs_ps2|Mux3~0_combout\)))) # (!\trs_ps2|Mux3~3_combout\ & (\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~3_combout\,
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|Mux3~0_combout\,
	combout => \trs_ps2|Mux3~5_combout\);

-- Location: LCCOMB_X11_Y19_N20
\trs_ps2|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~2_combout\ = (\trs_ps2|Mux3~1_combout\ & ((\trs_ps2|Mux3~0_combout\) # ((\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|Mux3~1_combout\ & (\trs_ps2|Mux3~0_combout\ & (\trs_ps2|RX_ShiftReg\(4) & \trs_ps2|RX_ShiftReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~1_combout\,
	datab => \trs_ps2|Mux3~0_combout\,
	datac => \trs_ps2|RX_ShiftReg\(4),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux3~2_combout\);

-- Location: LCCOMB_X11_Y19_N12
\trs_ps2|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~4_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(2) $ (((!\trs_ps2|Mux3~3_combout\ & \trs_ps2|Mux3~0_combout\))))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~3_combout\,
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(1),
	datad => \trs_ps2|Mux3~0_combout\,
	combout => \trs_ps2|Mux3~4_combout\);

-- Location: LCCOMB_X11_Y19_N4
\trs_ps2|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~6_combout\ = (\trs_ps2|RX_ShiftReg\(0) & ((\trs_ps2|Mux3~2_combout\ & ((!\trs_ps2|Mux3~4_combout\))) # (!\trs_ps2|Mux3~2_combout\ & (!\trs_ps2|Mux3~5_combout\)))) # (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|Mux3~5_combout\ $ 
-- (((!\trs_ps2|Mux3~2_combout\ & \trs_ps2|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|Mux3~2_combout\,
	datac => \trs_ps2|Mux3~5_combout\,
	datad => \trs_ps2|Mux3~4_combout\,
	combout => \trs_ps2|Mux3~6_combout\);

-- Location: LCCOMB_X11_Y19_N14
\trs_ps2|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux3~7_combout\ = (\trs_ps2|Mux3~6_combout\ & ((\trs_ps2|Mux3~5_combout\ & ((!\trs_ps2|Mux3~0_combout\) # (!\trs_ps2|Mux3~2_combout\))) # (!\trs_ps2|Mux3~5_combout\ & ((\trs_ps2|Mux3~2_combout\) # (\trs_ps2|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~5_combout\,
	datab => \trs_ps2|Mux3~2_combout\,
	datac => \trs_ps2|Mux3~6_combout\,
	datad => \trs_ps2|Mux3~0_combout\,
	combout => \trs_ps2|Mux3~7_combout\);

-- Location: LCCOMB_X11_Y17_N22
\trs_ps2|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~8_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~8_combout\);

-- Location: LCCOMB_X11_Y18_N30
\trs_ps2|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~7_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (((!\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(3))) # (!\trs_ps2|RX_ShiftReg\(0)))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(2) & ((\trs_ps2|RX_ShiftReg\(0)) # 
-- (\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~7_combout\);

-- Location: LCCOMB_X11_Y17_N24
\trs_ps2|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~9_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (((\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|RX_ShiftReg\(4) & ((!\trs_ps2|Mux0~7_combout\))) # (!\trs_ps2|RX_ShiftReg\(4) & (!\trs_ps2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~8_combout\,
	datab => \trs_ps2|RX_ShiftReg\(5),
	datac => \trs_ps2|Mux0~7_combout\,
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux0~9_combout\);

-- Location: LCCOMB_X11_Y17_N26
\trs_ps2|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~3_combout\ = (\trs_ps2|RX_ShiftReg\(0) & (\trs_ps2|RX_ShiftReg\(2) & \trs_ps2|RX_ShiftReg\(1))) # (!\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(2) & !\trs_ps2|RX_ShiftReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux0~3_combout\);

-- Location: LCCOMB_X11_Y17_N2
\trs_ps2|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~10_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (((!\trs_ps2|RX_ShiftReg\(2))) # (!\trs_ps2|RX_ShiftReg\(0)))) # (!\trs_ps2|RX_ShiftReg\(1) & ((\trs_ps2|RX_ShiftReg\(2)) # ((\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(3),
	combout => \trs_ps2|Mux0~10_combout\);

-- Location: LCCOMB_X11_Y17_N20
\trs_ps2|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~11_combout\ = (\trs_ps2|Mux0~9_combout\ & (((!\trs_ps2|Mux0~10_combout\)) # (!\trs_ps2|RX_ShiftReg\(5)))) # (!\trs_ps2|Mux0~9_combout\ & (\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~9_combout\,
	datab => \trs_ps2|RX_ShiftReg\(5),
	datac => \trs_ps2|Mux0~3_combout\,
	datad => \trs_ps2|Mux0~10_combout\,
	combout => \trs_ps2|Mux0~11_combout\);

-- Location: LCCOMB_X12_Y18_N14
\trs_ps2|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~3_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(2)))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(3) & ((\trs_ps2|RX_ShiftReg\(0)) # (\trs_ps2|RX_ShiftReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux2~3_combout\);

-- Location: LCCOMB_X12_Y18_N30
\trs_ps2|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~2_combout\ = (\trs_ps2|RX_ShiftReg\(2) & (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0) $ (\trs_ps2|RX_ShiftReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(0),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux2~2_combout\);

-- Location: LCCOMB_X12_Y18_N8
\trs_ps2|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~4_combout\ = (\trs_ps2|RX_ShiftReg\(4) & (((\trs_ps2|RX_ShiftReg\(6)) # (\trs_ps2|Mux2~2_combout\)))) # (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|Mux2~3_combout\ & (!\trs_ps2|RX_ShiftReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux2~3_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|Mux2~2_combout\,
	combout => \trs_ps2|Mux2~4_combout\);

-- Location: LCCOMB_X12_Y17_N22
\trs_ps2|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~5_combout\ = (\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|Mux2~4_combout\ & (\trs_ps2|Mux0~2_combout\)) # (!\trs_ps2|Mux2~4_combout\ & ((\trs_ps2|Mux0~0_combout\))))) # (!\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(6),
	datab => \trs_ps2|Mux2~4_combout\,
	datac => \trs_ps2|Mux0~2_combout\,
	datad => \trs_ps2|Mux0~0_combout\,
	combout => \trs_ps2|Mux2~5_combout\);

-- Location: LCCOMB_X11_Y17_N30
\trs_ps2|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~7_combout\ = (!\trs_ps2|RX_ShiftReg\(6) & ((\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(2))) # (!\trs_ps2|RX_ShiftReg\(1) & (\trs_ps2|RX_ShiftReg\(0) & \trs_ps2|RX_ShiftReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(2),
	datad => \trs_ps2|RX_ShiftReg\(6),
	combout => \trs_ps2|Mux2~7_combout\);

-- Location: LCCOMB_X12_Y17_N16
\trs_ps2|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~6_combout\ = (\trs_ps2|RX_ShiftReg\(2) & (!\trs_ps2|RX_ShiftReg\(6) & (\trs_ps2|RX_ShiftReg\(0) & !\trs_ps2|RX_ShiftReg\(1)))) # (!\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(1) $ (((\trs_ps2|RX_ShiftReg\(6) & 
-- \trs_ps2|RX_ShiftReg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(6),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(0),
	datad => \trs_ps2|RX_ShiftReg\(1),
	combout => \trs_ps2|Mux2~6_combout\);

-- Location: LCCOMB_X12_Y17_N10
\trs_ps2|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~8_combout\ = (!\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|RX_ShiftReg\(3) & ((\trs_ps2|Mux2~6_combout\))) # (!\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|Mux2~7_combout\,
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|Mux2~6_combout\,
	combout => \trs_ps2|Mux2~8_combout\);

-- Location: LCCOMB_X12_Y17_N12
\trs_ps2|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~9_combout\ = (\trs_ps2|Mux2~5_combout\ & ((\trs_ps2|RX_ShiftReg\(5)) # ((\trs_ps2|RX_ShiftReg\(4) & \trs_ps2|Mux2~8_combout\)))) # (!\trs_ps2|Mux2~5_combout\ & (\trs_ps2|RX_ShiftReg\(4) & ((\trs_ps2|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux2~5_combout\,
	datab => \trs_ps2|RX_ShiftReg\(4),
	datac => \trs_ps2|RX_ShiftReg\(5),
	datad => \trs_ps2|Mux2~8_combout\,
	combout => \trs_ps2|Mux2~9_combout\);

-- Location: LCCOMB_X12_Y17_N4
\trs_ps2|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~1_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (!\trs_ps2|RX_ShiftReg\(2) & (!\trs_ps2|RX_ShiftReg\(3) & \trs_ps2|RX_ShiftReg\(7)))) # (!\trs_ps2|RX_ShiftReg\(5) & (\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(3) & 
-- !\trs_ps2|RX_ShiftReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(5),
	datab => \trs_ps2|RX_ShiftReg\(2),
	datac => \trs_ps2|RX_ShiftReg\(3),
	datad => \trs_ps2|RX_ShiftReg\(7),
	combout => \trs_ps2|Mux2~1_combout\);

-- Location: LCCOMB_X12_Y17_N26
\trs_ps2|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux2~10_combout\ = (\trs_ps2|Mux2~9_combout\ & (((\trs_ps2|Mux2~1_combout\ & \trs_ps2|Mux2~0_combout\)) # (!\trs_ps2|RX_ShiftReg\(7)))) # (!\trs_ps2|Mux2~9_combout\ & (((\trs_ps2|Mux2~1_combout\ & \trs_ps2|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux2~9_combout\,
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|Mux2~1_combout\,
	datad => \trs_ps2|Mux2~0_combout\,
	combout => \trs_ps2|Mux2~10_combout\);

-- Location: LCCOMB_X11_Y17_N28
\trs_ps2|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~4_combout\ = (\trs_ps2|RX_ShiftReg\(5) & (((\trs_ps2|RX_ShiftReg\(4))))) # (!\trs_ps2|RX_ShiftReg\(5) & ((\trs_ps2|RX_ShiftReg\(4) & ((!\trs_ps2|Mux0~1_combout\))) # (!\trs_ps2|RX_ShiftReg\(4) & (\trs_ps2|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~3_combout\,
	datab => \trs_ps2|RX_ShiftReg\(5),
	datac => \trs_ps2|Mux0~1_combout\,
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|Mux0~4_combout\);

-- Location: LCCOMB_X11_Y17_N10
\trs_ps2|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~5_combout\ = (\trs_ps2|Mux0~4_combout\ & (((!\trs_ps2|RX_ShiftReg\(5))) # (!\trs_ps2|Mux0~2_combout\))) # (!\trs_ps2|Mux0~4_combout\ & (((!\trs_ps2|Mux0~0_combout\ & \trs_ps2|RX_ShiftReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~2_combout\,
	datab => \trs_ps2|Mux0~4_combout\,
	datac => \trs_ps2|Mux0~0_combout\,
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|Mux0~5_combout\);

-- Location: LCCOMB_X11_Y17_N12
\trs_ps2|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux0~6_combout\ = (\trs_ps2|RX_ShiftReg\(7) & (((!\trs_ps2|Mux5~8_combout\)))) # (!\trs_ps2|RX_ShiftReg\(7) & (\trs_ps2|Mux0~5_combout\ & ((\trs_ps2|RX_ShiftReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux0~5_combout\,
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|Mux5~8_combout\,
	datad => \trs_ps2|RX_ShiftReg\(6),
	combout => \trs_ps2|Mux0~6_combout\);

-- Location: LCCOMB_X12_Y17_N28
\trs_ps2|Equal10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal10~1_combout\ = (!\trs_ps2|Mux2~10_combout\ & ((\trs_ps2|Mux0~6_combout\) # ((!\trs_ps2|RX_ShiftReg\(6) & \trs_ps2|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(6),
	datab => \trs_ps2|Mux0~11_combout\,
	datac => \trs_ps2|Mux2~10_combout\,
	datad => \trs_ps2|Mux0~6_combout\,
	combout => \trs_ps2|Equal10~1_combout\);

-- Location: LCCOMB_X11_Y18_N0
\trs_ps2|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux5~9_combout\ = (\trs_ps2|Mux5~7_combout\) # ((\trs_ps2|RX_ShiftReg\(7) & \trs_ps2|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|Mux5~7_combout\,
	datad => \trs_ps2|Mux5~8_combout\,
	combout => \trs_ps2|Mux5~9_combout\);

-- Location: LCCOMB_X14_Y21_N20
\trs_ps2|Equal10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal10~0_combout\ = (!\trs_ps2|Mux5~9_combout\ & (!\trs_ps2|Mux6~8_combout\ & !\trs_ps2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Mux5~9_combout\,
	datac => \trs_ps2|Mux6~8_combout\,
	datad => \trs_ps2|Mux4~9_combout\,
	combout => \trs_ps2|Equal10~0_combout\);

-- Location: LCCOMB_X12_Y19_N18
\trs_ps2|Equal10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Equal10~2_combout\ = (!\trs_ps2|Mux3~7_combout\ & (\trs_ps2|Equal10~1_combout\ & (\trs_ps2|Equal10~0_combout\ & !\trs_ps2|Mux1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux3~7_combout\,
	datab => \trs_ps2|Equal10~1_combout\,
	datac => \trs_ps2|Equal10~0_combout\,
	datad => \trs_ps2|Mux1~9_combout\,
	combout => \trs_ps2|Equal10~2_combout\);

-- Location: LCCOMB_X12_Y19_N8
\trs_ps2|Matrix_Wr_Addr[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix_Wr_Addr[5]~0_combout\ = (!\trs_ps2|Equal8~0_combout\ & (\trs_ps2|RX_Received~q\ & !\trs_ps2|Equal10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal8~0_combout\,
	datac => \trs_ps2|RX_Received~q\,
	datad => \trs_ps2|Equal10~2_combout\,
	combout => \trs_ps2|Matrix_Wr_Addr[5]~0_combout\);

-- Location: FF_X12_Y19_N17
\trs_ps2|Matrix_Wr_Addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix_Wr_Addr[5]~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix_Wr_Addr[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix_Wr_Addr\(5));

-- Location: LCCOMB_X12_Y19_N22
\trs_ps2|Matrix_Wr_Addr[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix_Wr_Addr[3]~feeder_combout\ = \trs_ps2|Mux3~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \trs_ps2|Mux3~7_combout\,
	combout => \trs_ps2|Matrix_Wr_Addr[3]~feeder_combout\);

-- Location: FF_X12_Y19_N23
\trs_ps2|Matrix_Wr_Addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix_Wr_Addr[3]~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix_Wr_Addr[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix_Wr_Addr\(3));

-- Location: FF_X12_Y17_N29
\trs_ps2|Matrix_Wr_Addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \trs_ps2|Mux2~10_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	ena => \trs_ps2|Matrix_Wr_Addr[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix_Wr_Addr\(4));

-- Location: LCCOMB_X12_Y19_N14
\trs_ps2|RX_Release~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|RX_Release~0_combout\ = (\trs_ps2|RX_Received~q\ & (\trs_ps2|Equal8~0_combout\ & ((\trs_ps2|RX_ShiftReg\(4)) # (\trs_ps2|RX_Release~q\)))) # (!\trs_ps2|RX_Received~q\ & (((\trs_ps2|RX_Release~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(4),
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|RX_Release~q\,
	datad => \trs_ps2|Equal8~0_combout\,
	combout => \trs_ps2|RX_Release~0_combout\);

-- Location: FF_X12_Y19_N15
\trs_ps2|RX_Release\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|RX_Release~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|RX_Release~q\);

-- Location: LCCOMB_X12_Y19_N4
\trs_ps2|Matrix_Set~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix_Set~2_combout\ = (!\trs_ps2|Equal8~0_combout\ & (\trs_ps2|RX_Received~q\ & (!\trs_ps2|RX_Release~q\ & !\trs_ps2|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal8~0_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|RX_Release~q\,
	datad => \trs_ps2|Equal10~2_combout\,
	combout => \trs_ps2|Matrix_Set~2_combout\);

-- Location: FF_X12_Y19_N5
\trs_ps2|Matrix_Set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix_Set~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix_Set~q\);

-- Location: LCCOMB_X12_Y19_N10
\trs_ps2|Matrix_Clear~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix_Clear~2_combout\ = (!\trs_ps2|Equal8~0_combout\ & (\trs_ps2|RX_Received~q\ & (\trs_ps2|RX_Release~q\ & !\trs_ps2|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal8~0_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|RX_Release~q\,
	datad => \trs_ps2|Equal10~2_combout\,
	combout => \trs_ps2|Matrix_Clear~2_combout\);

-- Location: FF_X12_Y19_N11
\trs_ps2|Matrix_Clear\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix_Clear~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix_Clear~q\);

-- Location: LCCOMB_X15_Y21_N24
\trs_ps2|Matrix~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~54_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & \trs_ps2|Matrix_Wr_Addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix_Wr_Addr\(5),
	combout => \trs_ps2|Matrix~54_combout\);

-- Location: LCCOMB_X15_Y21_N2
\trs_ps2|Matrix~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~58_combout\ = (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix~54_combout\ & ((\trs_ps2|Matrix_Set~q\) # (\trs_ps2|Matrix_Clear~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Set~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix~54_combout\,
	combout => \trs_ps2|Matrix~58_combout\);

-- Location: LCCOMB_X15_Y21_N0
\trs_ps2|Matrix[6][0]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[6][0]~59_combout\ = ((\trs_ps2|Matrix_Wr_Addr\(3)) # ((!\trs_ps2|Matrix_Wr_Addr\(4)) # (!\trs_ps2|Matrix_Clear~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(5),
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix[6][0]~59_combout\);

-- Location: LCCOMB_X15_Y19_N30
\trs_ps2|Matrix~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~87_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Mux14~3_combout\ & \trs_ps2|Matrix[6][0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~58_combout\,
	datab => \trs_ps2|Mux14~3_combout\,
	datac => \trs_ps2|Matrix~79_combout\,
	datad => \trs_ps2|Matrix[6][0]~59_combout\,
	combout => \trs_ps2|Matrix~87_combout\);

-- Location: LCCOMB_X12_Y19_N28
\trs_ps2|process_4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|process_4~0_combout\ = (\trs_ps2|RX_ShiftReg\(1) & (!\trs_ps2|RX_ShiftReg\(0) & (!\trs_ps2|RX_ShiftReg\(6) & \trs_ps2|RX_ShiftReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(1),
	datab => \trs_ps2|RX_ShiftReg\(0),
	datac => \trs_ps2|RX_ShiftReg\(6),
	datad => \trs_ps2|RX_ShiftReg\(5),
	combout => \trs_ps2|process_4~0_combout\);

-- Location: LCCOMB_X12_Y18_N2
\trs_ps2|process_4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|process_4~1_combout\ = (!\trs_ps2|RX_ShiftReg\(2) & (\trs_ps2|RX_ShiftReg\(3) & (\trs_ps2|RX_ShiftReg\(7) & !\trs_ps2|RX_ShiftReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|RX_ShiftReg\(2),
	datab => \trs_ps2|RX_ShiftReg\(3),
	datac => \trs_ps2|RX_ShiftReg\(7),
	datad => \trs_ps2|RX_ShiftReg\(4),
	combout => \trs_ps2|process_4~1_combout\);

-- Location: LCCOMB_X15_Y21_N14
\trs_ps2|Matrix[6][0]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[6][0]~124_combout\ = (\trs_ps2|Matrix~58_combout\) # ((\trs_ps2|process_4~0_combout\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|RX_Received~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|process_4~0_combout\,
	datab => \trs_ps2|process_4~1_combout\,
	datac => \trs_ps2|RX_Received~q\,
	datad => \trs_ps2|Matrix~58_combout\,
	combout => \trs_ps2|Matrix[6][0]~124_combout\);

-- Location: FF_X15_Y19_N31
\trs_ps2|Matrix[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~87_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][2]~q\);

-- Location: LCCOMB_X16_Y18_N16
\trs_ps2|Matrix[4][3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[4][3]~52_combout\ = ((\trs_ps2|Matrix_Wr_Addr\(3)) # ((\trs_ps2|Matrix_Wr_Addr\(4)) # (!\trs_ps2|Matrix_Wr_Addr\(5)))) # (!\trs_ps2|Matrix_Clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix[4][3]~52_combout\);

-- Location: LCCOMB_X14_Y21_N10
\trs_ps2|Matrix~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~47_combout\ = (\trs_ps2|Matrix_Wr_Addr\(5) & !\trs_ps2|Matrix_Wr_Addr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~47_combout\);

-- Location: LCCOMB_X15_Y20_N22
\trs_ps2|Matrix~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~51_combout\ = (\trs_ps2|Matrix~47_combout\ & (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Clear~q\) # (\trs_ps2|Matrix_Set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix~47_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Set~q\,
	combout => \trs_ps2|Matrix~51_combout\);

-- Location: LCCOMB_X15_Y20_N30
\trs_ps2|Matrix~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~85_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Matrix[4][3]~52_combout\ & \trs_ps2|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[4][3]~52_combout\,
	datab => \trs_ps2|Mux14~3_combout\,
	datac => \trs_ps2|Matrix~51_combout\,
	datad => \trs_ps2|Matrix~79_combout\,
	combout => \trs_ps2|Matrix~85_combout\);

-- Location: LCCOMB_X15_Y21_N6
\trs_ps2|Matrix[4][3]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[4][3]~122_combout\ = (\trs_ps2|Matrix~51_combout\) # ((\trs_ps2|process_4~0_combout\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|RX_Received~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|process_4~0_combout\,
	datab => \trs_ps2|process_4~1_combout\,
	datac => \trs_ps2|RX_Received~q\,
	datad => \trs_ps2|Matrix~51_combout\,
	combout => \trs_ps2|Matrix[4][3]~122_combout\);

-- Location: FF_X15_Y20_N31
\trs_ps2|Matrix[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~85_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][2]~q\);

-- Location: LCCOMB_X14_Y18_N14
\trs_ps2|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux20~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix_Wr_Addr\(4))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[6][2]~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[6][2]~q\,
	datad => \trs_ps2|Matrix[4][2]~q\,
	combout => \trs_ps2|Mux20~0_combout\);

-- Location: LCCOMB_X15_Y21_N12
\trs_ps2|Matrix[7][5]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[7][5]~56_combout\ = (((!\trs_ps2|Matrix_Wr_Addr\(4)) # (!\trs_ps2|Matrix_Clear~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(3))) # (!\trs_ps2|Matrix_Wr_Addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(5),
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix[7][5]~56_combout\);

-- Location: LCCOMB_X15_Y21_N18
\trs_ps2|Matrix~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~55_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix~54_combout\ & ((\trs_ps2|Matrix_Set~q\) # (\trs_ps2|Matrix_Clear~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Set~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix~54_combout\,
	combout => \trs_ps2|Matrix~55_combout\);

-- Location: LCCOMB_X15_Y21_N4
\trs_ps2|Matrix~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~86_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Matrix[7][5]~56_combout\ & \trs_ps2|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][5]~56_combout\,
	datab => \trs_ps2|Mux14~3_combout\,
	datac => \trs_ps2|Matrix~79_combout\,
	datad => \trs_ps2|Matrix~55_combout\,
	combout => \trs_ps2|Matrix~86_combout\);

-- Location: LCCOMB_X15_Y21_N8
\trs_ps2|Matrix[7][5]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[7][5]~123_combout\ = (\trs_ps2|Matrix~55_combout\) # ((\trs_ps2|process_4~0_combout\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|RX_Received~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|process_4~0_combout\,
	datab => \trs_ps2|process_4~1_combout\,
	datac => \trs_ps2|RX_Received~q\,
	datad => \trs_ps2|Matrix~55_combout\,
	combout => \trs_ps2|Matrix[7][5]~123_combout\);

-- Location: FF_X15_Y21_N5
\trs_ps2|Matrix[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~86_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][2]~q\);

-- Location: LCCOMB_X14_Y18_N8
\trs_ps2|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux20~1_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Mux20~0_combout\ & ((\trs_ps2|Matrix[7][2]~q\))) # (!\trs_ps2|Mux20~0_combout\ & (\trs_ps2|Matrix[5][2]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Mux20~0_combout\,
	datac => \trs_ps2|Matrix[5][2]~q\,
	datad => \trs_ps2|Matrix[7][2]~q\,
	combout => \trs_ps2|Mux20~1_combout\);

-- Location: LCCOMB_X14_Y19_N24
\trs_ps2|Matrix[0][3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[0][3]~38_combout\ = ((\trs_ps2|Matrix_Wr_Addr\(4)) # ((\trs_ps2|Matrix_Wr_Addr\(3)) # (\trs_ps2|Matrix_Wr_Addr\(5)))) # (!\trs_ps2|Matrix_Clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(5),
	combout => \trs_ps2|Matrix[0][3]~38_combout\);

-- Location: LCCOMB_X14_Y19_N22
\trs_ps2|Matrix~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~32_combout\ = (!\trs_ps2|Matrix_Wr_Addr\(4) & !\trs_ps2|Matrix_Wr_Addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix_Wr_Addr\(5),
	combout => \trs_ps2|Matrix~32_combout\);

-- Location: LCCOMB_X14_Y19_N6
\trs_ps2|Matrix~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~37_combout\ = (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix~32_combout\ & ((\trs_ps2|Matrix_Set~q\) # (\trs_ps2|Matrix_Clear~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Set~q\,
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix~32_combout\,
	combout => \trs_ps2|Matrix~37_combout\);

-- Location: LCCOMB_X14_Y18_N12
\trs_ps2|Matrix~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~81_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~3_combout\ & (\trs_ps2|Matrix[0][3]~38_combout\)) # (!\trs_ps2|Mux14~3_combout\ & ((\trs_ps2|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~3_combout\,
	datab => \trs_ps2|Matrix[0][3]~38_combout\,
	datac => \trs_ps2|Matrix~37_combout\,
	datad => \trs_ps2|Mux20~3_combout\,
	combout => \trs_ps2|Matrix~81_combout\);

-- Location: LCCOMB_X12_Y19_N26
\trs_ps2|Matrix[0][3]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[0][3]~118_combout\ = (\trs_ps2|Matrix~37_combout\) # ((\trs_ps2|RX_Received~q\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~37_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|process_4~1_combout\,
	datad => \trs_ps2|process_4~0_combout\,
	combout => \trs_ps2|Matrix[0][3]~118_combout\);

-- Location: FF_X14_Y18_N13
\trs_ps2|Matrix[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~81_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][2]~q\);

-- Location: LCCOMB_X14_Y19_N20
\trs_ps2|Matrix~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~33_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix~32_combout\ & ((\trs_ps2|Matrix_Set~q\) # (\trs_ps2|Matrix_Clear~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Set~q\,
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix~32_combout\,
	combout => \trs_ps2|Matrix~33_combout\);

-- Location: LCCOMB_X16_Y19_N6
\trs_ps2|Matrix[1][3]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[1][3]~35_combout\ = ((\trs_ps2|Matrix_Wr_Addr\(5)) # ((\trs_ps2|Matrix_Wr_Addr\(4)) # (!\trs_ps2|Matrix_Wr_Addr\(3)))) # (!\trs_ps2|Matrix_Clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Matrix[1][3]~35_combout\);

-- Location: LCCOMB_X15_Y18_N28
\trs_ps2|Matrix~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~80_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Mux14~3_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~79_combout\,
	datab => \trs_ps2|Matrix~33_combout\,
	datac => \trs_ps2|Mux14~3_combout\,
	datad => \trs_ps2|Matrix[1][3]~35_combout\,
	combout => \trs_ps2|Matrix~80_combout\);

-- Location: LCCOMB_X12_Y19_N12
\trs_ps2|Matrix[1][3]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[1][3]~117_combout\ = (\trs_ps2|Matrix~33_combout\) # ((\trs_ps2|RX_Received~q\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~33_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|process_4~1_combout\,
	datad => \trs_ps2|process_4~0_combout\,
	combout => \trs_ps2|Matrix[1][3]~117_combout\);

-- Location: FF_X15_Y18_N29
\trs_ps2|Matrix[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~80_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][2]~q\);

-- Location: LCCOMB_X14_Y18_N30
\trs_ps2|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux20~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix[1][2]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[0][2]~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[1][2]~q\,
	combout => \trs_ps2|Mux20~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\trs_ps2|Matrix~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~40_combout\ = (!\trs_ps2|Matrix_Wr_Addr\(5) & \trs_ps2|Matrix_Wr_Addr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~40_combout\);

-- Location: LCCOMB_X16_Y19_N12
\trs_ps2|Matrix~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~41_combout\ = (\trs_ps2|Matrix~40_combout\ & (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Clear~q\) # (\trs_ps2|Matrix_Set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix~40_combout\,
	datac => \trs_ps2|Matrix_Set~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Matrix~41_combout\);

-- Location: LCCOMB_X14_Y19_N2
\trs_ps2|Matrix[3][5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[3][5]~42_combout\ = (((\trs_ps2|Matrix_Wr_Addr\(5)) # (!\trs_ps2|Matrix_Wr_Addr\(3))) # (!\trs_ps2|Matrix_Wr_Addr\(4))) # (!\trs_ps2|Matrix_Clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(5),
	combout => \trs_ps2|Matrix[3][5]~42_combout\);

-- Location: LCCOMB_X15_Y18_N14
\trs_ps2|Matrix~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~82_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Mux14~3_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~41_combout\,
	datab => \trs_ps2|Matrix~79_combout\,
	datac => \trs_ps2|Mux14~3_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~82_combout\);

-- Location: LCCOMB_X12_Y19_N24
\trs_ps2|Matrix[3][5]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[3][5]~119_combout\ = (\trs_ps2|Matrix~41_combout\) # ((\trs_ps2|RX_Received~q\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~41_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|process_4~1_combout\,
	datad => \trs_ps2|process_4~0_combout\,
	combout => \trs_ps2|Matrix[3][5]~119_combout\);

-- Location: FF_X15_Y18_N15
\trs_ps2|Matrix[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~82_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][2]~q\);

-- Location: LCCOMB_X16_Y19_N4
\trs_ps2|Matrix[2][6]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[2][6]~45_combout\ = ((\trs_ps2|Matrix_Wr_Addr\(5)) # ((\trs_ps2|Matrix_Wr_Addr\(3)) # (!\trs_ps2|Matrix_Wr_Addr\(4)))) # (!\trs_ps2|Matrix_Clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Matrix[2][6]~45_combout\);

-- Location: LCCOMB_X16_Y19_N22
\trs_ps2|Matrix~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~44_combout\ = (\trs_ps2|Matrix~40_combout\ & (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Clear~q\) # (\trs_ps2|Matrix_Set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix~40_combout\,
	datac => \trs_ps2|Matrix_Set~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Matrix~44_combout\);

-- Location: LCCOMB_X16_Y19_N30
\trs_ps2|Matrix~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~83_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~79_combout\,
	datab => \trs_ps2|Matrix[2][6]~45_combout\,
	datac => \trs_ps2|Matrix~44_combout\,
	datad => \trs_ps2|Mux14~3_combout\,
	combout => \trs_ps2|Matrix~83_combout\);

-- Location: LCCOMB_X12_Y19_N2
\trs_ps2|Matrix[2][6]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[2][6]~120_combout\ = (\trs_ps2|Matrix~44_combout\) # ((\trs_ps2|RX_Received~q\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~44_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|process_4~1_combout\,
	datad => \trs_ps2|process_4~0_combout\,
	combout => \trs_ps2|Matrix[2][6]~120_combout\);

-- Location: FF_X16_Y19_N31
\trs_ps2|Matrix[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~83_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][2]~q\);

-- Location: LCCOMB_X14_Y18_N16
\trs_ps2|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux20~3_combout\ = (\trs_ps2|Mux20~2_combout\ & ((\trs_ps2|Matrix[3][2]~q\) # ((!\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Mux20~2_combout\ & (((\trs_ps2|Matrix[2][2]~q\ & \trs_ps2|Matrix_Wr_Addr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux20~2_combout\,
	datab => \trs_ps2|Matrix[3][2]~q\,
	datac => \trs_ps2|Matrix[2][2]~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Mux20~3_combout\);

-- Location: LCCOMB_X14_Y18_N24
\trs_ps2|Matrix~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~79_combout\ = (!\trs_ps2|Mux14~3_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux20~1_combout\)) # (!\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~3_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Mux20~1_combout\,
	datad => \trs_ps2|Mux20~3_combout\,
	combout => \trs_ps2|Matrix~79_combout\);

-- Location: LCCOMB_X15_Y20_N2
\trs_ps2|Matrix~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~48_combout\ = (\trs_ps2|Matrix~47_combout\ & (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Clear~q\) # (\trs_ps2|Matrix_Set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Clear~q\,
	datab => \trs_ps2|Matrix~47_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Set~q\,
	combout => \trs_ps2|Matrix~48_combout\);

-- Location: LCCOMB_X15_Y20_N24
\trs_ps2|Matrix[5][2]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[5][2]~49_combout\ = (((\trs_ps2|Matrix_Wr_Addr\(4)) # (!\trs_ps2|Matrix_Clear~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(3))) # (!\trs_ps2|Matrix_Wr_Addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(5),
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix[5][2]~49_combout\);

-- Location: LCCOMB_X15_Y20_N12
\trs_ps2|Matrix~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~84_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~79_combout\) # ((\trs_ps2|Mux14~3_combout\ & \trs_ps2|Matrix[5][2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~79_combout\,
	datab => \trs_ps2|Mux14~3_combout\,
	datac => \trs_ps2|Matrix~48_combout\,
	datad => \trs_ps2|Matrix[5][2]~49_combout\,
	combout => \trs_ps2|Matrix~84_combout\);

-- Location: LCCOMB_X12_Y19_N0
\trs_ps2|Matrix[5][2]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix[5][2]~121_combout\ = (\trs_ps2|Matrix~48_combout\) # ((\trs_ps2|RX_Received~q\ & (\trs_ps2|process_4~1_combout\ & \trs_ps2|process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~48_combout\,
	datab => \trs_ps2|RX_Received~q\,
	datac => \trs_ps2|process_4~1_combout\,
	datad => \trs_ps2|process_4~0_combout\,
	combout => \trs_ps2|Matrix[5][2]~121_combout\);

-- Location: FF_X15_Y20_N13
\trs_ps2|Matrix[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~84_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][2]~q\);

-- Location: IOIBUF_X49_Y0_N8
\SDRAM_DQ[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(5),
	o => \SDRAM_DQ[5]~input_o\);

-- Location: LCCOMB_X24_Y18_N14
\T80s|u0|R[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[0]~8_combout\ = \T80s|u0|R\(0) $ (VCC)
-- \T80s|u0|R[0]~9\ = CARRY(\T80s|u0|R\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R\(0),
	datad => VCC,
	combout => \T80s|u0|R[0]~8_combout\,
	cout => \T80s|u0|R[0]~9\);

-- Location: LCCOMB_X11_Y18_N24
\trs_ps2|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~4_combout\ = (\trs_ps2|Mux4~9_combout\ & ((\trs_ps2|Mux5~7_combout\) # ((\trs_ps2|RX_ShiftReg\(7) & \trs_ps2|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux4~9_combout\,
	datab => \trs_ps2|RX_ShiftReg\(7),
	datac => \trs_ps2|Mux5~7_combout\,
	datad => \trs_ps2|Mux5~8_combout\,
	combout => \trs_ps2|Mux14~4_combout\);

-- Location: LCCOMB_X15_Y18_N24
\trs_ps2|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~5_combout\ = (\trs_ps2|Mux14~4_combout\ & \trs_ps2|Mux6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|Mux14~4_combout\,
	datad => \trs_ps2|Mux6~8_combout\,
	combout => \trs_ps2|Mux14~5_combout\);

-- Location: LCCOMB_X15_Y20_N16
\trs_ps2|Matrix~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~93_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Matrix[5][2]~49_combout\ & \trs_ps2|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~88_combout\,
	datab => \trs_ps2|Matrix[5][2]~49_combout\,
	datac => \trs_ps2|Mux14~5_combout\,
	datad => \trs_ps2|Matrix~48_combout\,
	combout => \trs_ps2|Matrix~93_combout\);

-- Location: FF_X15_Y20_N17
\trs_ps2|Matrix[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~93_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][7]~q\);

-- Location: LCCOMB_X15_Y20_N10
\trs_ps2|Matrix~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~94_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Matrix[4][3]~52_combout\ & \trs_ps2|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[4][3]~52_combout\,
	datab => \trs_ps2|Mux14~5_combout\,
	datac => \trs_ps2|Matrix~51_combout\,
	datad => \trs_ps2|Matrix~88_combout\,
	combout => \trs_ps2|Matrix~94_combout\);

-- Location: FF_X15_Y20_N11
\trs_ps2|Matrix[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~94_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][7]~q\);

-- Location: LCCOMB_X15_Y21_N22
\trs_ps2|Matrix~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~96_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Matrix[6][0]~59_combout\ & \trs_ps2|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~88_combout\,
	datab => \trs_ps2|Matrix~58_combout\,
	datac => \trs_ps2|Matrix[6][0]~59_combout\,
	datad => \trs_ps2|Mux14~5_combout\,
	combout => \trs_ps2|Matrix~96_combout\);

-- Location: FF_X15_Y21_N23
\trs_ps2|Matrix[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~96_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][7]~q\);

-- Location: LCCOMB_X16_Y20_N20
\trs_ps2|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux15~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[6][7]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[4][7]~q\,
	datab => \trs_ps2|Matrix[6][7]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y20_N30
\trs_ps2|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux15~1_combout\ = (\trs_ps2|Mux15~0_combout\ & (((\trs_ps2|Matrix[7][7]~q\) # (!\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Mux15~0_combout\ & (\trs_ps2|Matrix[5][7]~q\ & ((\trs_ps2|Matrix_Wr_Addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[5][7]~q\,
	datab => \trs_ps2|Mux15~0_combout\,
	datac => \trs_ps2|Matrix[7][7]~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Mux15~1_combout\);

-- Location: LCCOMB_X15_Y18_N6
\trs_ps2|Matrix~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~91_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Mux14~5_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~88_combout\,
	datab => \trs_ps2|Mux14~5_combout\,
	datac => \trs_ps2|Matrix~41_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~91_combout\);

-- Location: FF_X15_Y18_N7
\trs_ps2|Matrix[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~91_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][7]~q\);

-- Location: LCCOMB_X15_Y18_N12
\trs_ps2|Matrix~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~89_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Mux14~5_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~88_combout\,
	datab => \trs_ps2|Mux14~5_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Matrix[1][3]~35_combout\,
	combout => \trs_ps2|Matrix~89_combout\);

-- Location: FF_X15_Y18_N13
\trs_ps2|Matrix[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~89_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][7]~q\);

-- Location: LCCOMB_X16_Y19_N0
\trs_ps2|Matrix~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~90_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~5_combout\ & (\trs_ps2|Matrix[0][3]~38_combout\)) # (!\trs_ps2|Mux14~5_combout\ & ((\trs_ps2|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[0][3]~38_combout\,
	datab => \trs_ps2|Mux14~5_combout\,
	datac => \trs_ps2|Matrix~37_combout\,
	datad => \trs_ps2|Mux15~3_combout\,
	combout => \trs_ps2|Matrix~90_combout\);

-- Location: FF_X16_Y19_N1
\trs_ps2|Matrix[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~90_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][7]~q\);

-- Location: LCCOMB_X16_Y19_N14
\trs_ps2|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux15~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4)) # ((\trs_ps2|Matrix[1][7]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[1][7]~q\,
	datad => \trs_ps2|Matrix[0][7]~q\,
	combout => \trs_ps2|Mux15~2_combout\);

-- Location: LCCOMB_X16_Y19_N2
\trs_ps2|Matrix~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~92_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~44_combout\,
	datab => \trs_ps2|Matrix~88_combout\,
	datac => \trs_ps2|Matrix[2][6]~45_combout\,
	datad => \trs_ps2|Mux14~5_combout\,
	combout => \trs_ps2|Matrix~92_combout\);

-- Location: FF_X16_Y19_N3
\trs_ps2|Matrix[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~92_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][7]~q\);

-- Location: LCCOMB_X16_Y19_N24
\trs_ps2|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux15~3_combout\ = (\trs_ps2|Mux15~2_combout\ & ((\trs_ps2|Matrix[3][7]~q\) # ((!\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Mux15~2_combout\ & (((\trs_ps2|Matrix_Wr_Addr\(4) & \trs_ps2|Matrix[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][7]~q\,
	datab => \trs_ps2|Mux15~2_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix[2][7]~q\,
	combout => \trs_ps2|Mux15~3_combout\);

-- Location: LCCOMB_X16_Y19_N18
\trs_ps2|Matrix~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~88_combout\ = (!\trs_ps2|Mux14~5_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux15~1_combout\)) # (!\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux15~1_combout\,
	datab => \trs_ps2|Mux14~5_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Mux15~3_combout\,
	combout => \trs_ps2|Matrix~88_combout\);

-- Location: LCCOMB_X16_Y21_N30
\trs_ps2|Matrix~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~95_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~88_combout\) # ((\trs_ps2|Mux14~5_combout\ & \trs_ps2|Matrix[7][5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~5_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Matrix~88_combout\,
	datad => \trs_ps2|Matrix[7][5]~56_combout\,
	combout => \trs_ps2|Matrix~95_combout\);

-- Location: FF_X16_Y21_N31
\trs_ps2|Matrix[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~95_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][7]~q\);

-- Location: LCCOMB_X20_Y18_N22
\T80s|u0|mcode|Mux258~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux258~0_combout\ = (!\T80s|u0|ISet\(0) & !\T80s|u0|ISet\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|ISet\(1),
	combout => \T80s|u0|mcode|Mux258~0_combout\);

-- Location: LCCOMB_X20_Y19_N10
\T80s|u0|TState~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TState~2_combout\ = (!\T80s|u0|Equal0~2_combout\ & (\T80s|u0|TState\(0) $ (\T80s|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datac => \T80s|u0|TState\(1),
	datad => \T80s|u0|Equal0~2_combout\,
	combout => \T80s|u0|TState~2_combout\);

-- Location: FF_X20_Y19_N11
\T80s|u0|TState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TState~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TState\(1));

-- Location: LCCOMB_X23_Y16_N24
\T80s|u0|TState~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TState~0_combout\ = (!\T80s|u0|Equal0~2_combout\ & (\T80s|u0|TState\(2) $ (((\T80s|u0|TState\(0) & \T80s|u0|TState\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|Equal0~2_combout\,
	combout => \T80s|u0|TState~0_combout\);

-- Location: FF_X23_Y16_N25
\T80s|u0|TState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TState~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TState\(2));

-- Location: LCCOMB_X15_Y18_N26
\trs_ps2|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~6_combout\ = (\trs_ps2|Mux14~4_combout\ & !\trs_ps2|Mux6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|Mux14~4_combout\,
	datad => \trs_ps2|Mux6~8_combout\,
	combout => \trs_ps2|Mux14~6_combout\);

-- Location: LCCOMB_X15_Y18_N10
\trs_ps2|Matrix~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~100_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~6_combout\,
	datab => \trs_ps2|Matrix~97_combout\,
	datac => \trs_ps2|Matrix~41_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~100_combout\);

-- Location: FF_X15_Y18_N11
\trs_ps2|Matrix[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~100_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][6]~q\);

-- Location: LCCOMB_X14_Y19_N18
\trs_ps2|Matrix~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~99_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~6_combout\ & ((\trs_ps2|Matrix[0][3]~38_combout\))) # (!\trs_ps2|Mux14~6_combout\ & (\trs_ps2|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~37_combout\,
	datab => \trs_ps2|Mux14~6_combout\,
	datac => \trs_ps2|Mux16~3_combout\,
	datad => \trs_ps2|Matrix[0][3]~38_combout\,
	combout => \trs_ps2|Matrix~99_combout\);

-- Location: FF_X14_Y19_N19
\trs_ps2|Matrix[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~99_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][6]~q\);

-- Location: LCCOMB_X15_Y18_N20
\trs_ps2|Matrix~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~98_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~6_combout\,
	datab => \trs_ps2|Matrix~97_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Matrix[1][3]~35_combout\,
	combout => \trs_ps2|Matrix~98_combout\);

-- Location: FF_X15_Y18_N21
\trs_ps2|Matrix[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~98_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][6]~q\);

-- Location: LCCOMB_X14_Y19_N8
\trs_ps2|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux16~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Matrix_Wr_Addr\(4)) # (\trs_ps2|Matrix[1][6]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix[0][6]~q\ & (!\trs_ps2|Matrix_Wr_Addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix[0][6]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix[1][6]~q\,
	combout => \trs_ps2|Mux16~2_combout\);

-- Location: LCCOMB_X16_Y19_N16
\trs_ps2|Matrix~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~101_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~97_combout\,
	datab => \trs_ps2|Matrix[2][6]~45_combout\,
	datac => \trs_ps2|Matrix~44_combout\,
	datad => \trs_ps2|Mux14~6_combout\,
	combout => \trs_ps2|Matrix~101_combout\);

-- Location: FF_X16_Y19_N17
\trs_ps2|Matrix[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~101_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][6]~q\);

-- Location: LCCOMB_X14_Y19_N14
\trs_ps2|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux16~3_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Mux16~2_combout\ & (\trs_ps2|Matrix[3][6]~q\)) # (!\trs_ps2|Mux16~2_combout\ & ((\trs_ps2|Matrix[2][6]~q\))))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][6]~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Mux16~2_combout\,
	datad => \trs_ps2|Matrix[2][6]~q\,
	combout => \trs_ps2|Mux16~3_combout\);

-- Location: LCCOMB_X15_Y19_N4
\trs_ps2|Matrix~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~103_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[4][3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~51_combout\,
	datab => \trs_ps2|Matrix~97_combout\,
	datac => \trs_ps2|Mux14~6_combout\,
	datad => \trs_ps2|Matrix[4][3]~52_combout\,
	combout => \trs_ps2|Matrix~103_combout\);

-- Location: FF_X15_Y19_N5
\trs_ps2|Matrix[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~103_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][6]~q\);

-- Location: LCCOMB_X15_Y19_N22
\trs_ps2|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux16~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix_Wr_Addr\(4))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[6][6]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[4][6]~q\,
	datad => \trs_ps2|Matrix[6][6]~q\,
	combout => \trs_ps2|Mux16~0_combout\);

-- Location: LCCOMB_X15_Y20_N0
\trs_ps2|Matrix~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~102_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[5][2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~97_combout\,
	datab => \trs_ps2|Matrix~48_combout\,
	datac => \trs_ps2|Mux14~6_combout\,
	datad => \trs_ps2|Matrix[5][2]~49_combout\,
	combout => \trs_ps2|Matrix~102_combout\);

-- Location: FF_X15_Y20_N1
\trs_ps2|Matrix[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~102_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][6]~q\);

-- Location: LCCOMB_X15_Y21_N28
\trs_ps2|Matrix~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~104_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[7][5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~97_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Mux14~6_combout\,
	datad => \trs_ps2|Matrix[7][5]~56_combout\,
	combout => \trs_ps2|Matrix~104_combout\);

-- Location: FF_X15_Y21_N29
\trs_ps2|Matrix[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~104_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][6]~q\);

-- Location: LCCOMB_X15_Y19_N12
\trs_ps2|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux16~1_combout\ = (\trs_ps2|Mux16~0_combout\ & (((\trs_ps2|Matrix[7][6]~q\) # (!\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Mux16~0_combout\ & (\trs_ps2|Matrix[5][6]~q\ & (\trs_ps2|Matrix_Wr_Addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux16~0_combout\,
	datab => \trs_ps2|Matrix[5][6]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[7][6]~q\,
	combout => \trs_ps2|Mux16~1_combout\);

-- Location: LCCOMB_X15_Y19_N2
\trs_ps2|Matrix~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~97_combout\ = (!\trs_ps2|Mux14~6_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux16~1_combout\))) # (!\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux16~3_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Mux14~6_combout\,
	datad => \trs_ps2|Mux16~1_combout\,
	combout => \trs_ps2|Matrix~97_combout\);

-- Location: LCCOMB_X15_Y19_N20
\trs_ps2|Matrix~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~105_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~97_combout\) # ((\trs_ps2|Mux14~6_combout\ & \trs_ps2|Matrix[6][0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~58_combout\,
	datab => \trs_ps2|Matrix~97_combout\,
	datac => \trs_ps2|Mux14~6_combout\,
	datad => \trs_ps2|Matrix[6][0]~59_combout\,
	combout => \trs_ps2|Matrix~105_combout\);

-- Location: FF_X15_Y19_N21
\trs_ps2|Matrix[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~105_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][6]~q\);

-- Location: LCCOMB_X14_Y21_N4
\trs_ps2|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~2_combout\ = (!\trs_ps2|Mux5~9_combout\ & (\trs_ps2|Mux6~8_combout\ & !\trs_ps2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Mux5~9_combout\,
	datac => \trs_ps2|Mux6~8_combout\,
	datad => \trs_ps2|Mux4~9_combout\,
	combout => \trs_ps2|Mux14~2_combout\);

-- Location: LCCOMB_X15_Y20_N6
\trs_ps2|Matrix~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~76_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Matrix[4][3]~52_combout\ & \trs_ps2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[4][3]~52_combout\,
	datab => \trs_ps2|Mux14~2_combout\,
	datac => \trs_ps2|Matrix~51_combout\,
	datad => \trs_ps2|Matrix~70_combout\,
	combout => \trs_ps2|Matrix~76_combout\);

-- Location: FF_X15_Y20_N7
\trs_ps2|Matrix[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~76_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][1]~q\);

-- Location: LCCOMB_X15_Y21_N26
\trs_ps2|Matrix~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~78_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Mux14~2_combout\ & \trs_ps2|Matrix[6][0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~70_combout\,
	datab => \trs_ps2|Mux14~2_combout\,
	datac => \trs_ps2|Matrix[6][0]~59_combout\,
	datad => \trs_ps2|Matrix~58_combout\,
	combout => \trs_ps2|Matrix~78_combout\);

-- Location: FF_X15_Y21_N27
\trs_ps2|Matrix[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~78_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][1]~q\);

-- Location: LCCOMB_X14_Y20_N22
\trs_ps2|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux21~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[6][1]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[4][1]~q\,
	datab => \trs_ps2|Matrix[6][1]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Mux21~0_combout\);

-- Location: LCCOMB_X15_Y20_N8
\trs_ps2|Matrix~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~75_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Matrix[5][2]~49_combout\ & \trs_ps2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~70_combout\,
	datab => \trs_ps2|Matrix[5][2]~49_combout\,
	datac => \trs_ps2|Matrix~48_combout\,
	datad => \trs_ps2|Mux14~2_combout\,
	combout => \trs_ps2|Matrix~75_combout\);

-- Location: FF_X15_Y20_N9
\trs_ps2|Matrix[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~75_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][1]~q\);

-- Location: LCCOMB_X15_Y21_N16
\trs_ps2|Matrix~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~77_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Matrix[7][5]~56_combout\ & \trs_ps2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][5]~56_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Mux14~2_combout\,
	datad => \trs_ps2|Matrix~70_combout\,
	combout => \trs_ps2|Matrix~77_combout\);

-- Location: FF_X15_Y21_N17
\trs_ps2|Matrix[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~77_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][1]~q\);

-- Location: LCCOMB_X14_Y20_N8
\trs_ps2|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux21~1_combout\ = (\trs_ps2|Mux21~0_combout\ & (((\trs_ps2|Matrix[7][1]~q\) # (!\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Mux21~0_combout\ & (\trs_ps2|Matrix[5][1]~q\ & (\trs_ps2|Matrix_Wr_Addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux21~0_combout\,
	datab => \trs_ps2|Matrix[5][1]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[7][1]~q\,
	combout => \trs_ps2|Mux21~1_combout\);

-- Location: LCCOMB_X14_Y20_N14
\trs_ps2|Matrix~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~70_combout\ = (!\trs_ps2|Mux14~2_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux21~1_combout\))) # (!\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~2_combout\,
	datab => \trs_ps2|Mux21~3_combout\,
	datac => \trs_ps2|Mux21~1_combout\,
	datad => \trs_ps2|Matrix_Wr_Addr\(5),
	combout => \trs_ps2|Matrix~70_combout\);

-- Location: LCCOMB_X15_Y18_N30
\trs_ps2|Matrix~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~73_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Mux14~2_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~70_combout\,
	datab => \trs_ps2|Mux14~2_combout\,
	datac => \trs_ps2|Matrix~41_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~73_combout\);

-- Location: FF_X15_Y18_N31
\trs_ps2|Matrix[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~73_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][1]~q\);

-- Location: LCCOMB_X15_Y18_N8
\trs_ps2|Matrix~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~71_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Mux14~2_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~70_combout\,
	datab => \trs_ps2|Mux14~2_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Matrix[1][3]~35_combout\,
	combout => \trs_ps2|Matrix~71_combout\);

-- Location: FF_X15_Y18_N9
\trs_ps2|Matrix[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~71_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][1]~q\);

-- Location: LCCOMB_X14_Y20_N30
\trs_ps2|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux21~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix[1][1]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix[0][1]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[1][1]~q\,
	combout => \trs_ps2|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y19_N8
\trs_ps2|Matrix~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~74_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~70_combout\) # ((\trs_ps2|Mux14~2_combout\ & \trs_ps2|Matrix[2][6]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~2_combout\,
	datab => \trs_ps2|Matrix[2][6]~45_combout\,
	datac => \trs_ps2|Matrix~44_combout\,
	datad => \trs_ps2|Matrix~70_combout\,
	combout => \trs_ps2|Matrix~74_combout\);

-- Location: FF_X16_Y19_N9
\trs_ps2|Matrix[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~74_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][1]~q\);

-- Location: LCCOMB_X14_Y20_N28
\trs_ps2|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux21~3_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Mux21~2_combout\ & (\trs_ps2|Matrix[3][1]~q\)) # (!\trs_ps2|Mux21~2_combout\ & ((\trs_ps2|Matrix[2][1]~q\))))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][1]~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Mux21~2_combout\,
	datad => \trs_ps2|Matrix[2][1]~q\,
	combout => \trs_ps2|Mux21~3_combout\);

-- Location: LCCOMB_X14_Y20_N18
\trs_ps2|Matrix~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~72_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~2_combout\ & (\trs_ps2|Matrix[0][3]~38_combout\)) # (!\trs_ps2|Mux14~2_combout\ & ((\trs_ps2|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~2_combout\,
	datab => \trs_ps2|Matrix[0][3]~38_combout\,
	datac => \trs_ps2|Matrix~37_combout\,
	datad => \trs_ps2|Mux21~3_combout\,
	combout => \trs_ps2|Matrix~72_combout\);

-- Location: FF_X14_Y20_N19
\trs_ps2|Matrix[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~72_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][1]~q\);

-- Location: LCCOMB_X14_Y20_N12
\trs_ps2|Key_Data[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[1]~10_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][1]~q\) # ((\trs_ps2|Matrix[0][1]~q\ & \T80s|u0|A\(0))))) # (!\T80s|u0|A\(1) & (\trs_ps2|Matrix[0][1]~q\ & (\T80s|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_ps2|Matrix[0][1]~q\,
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[1][1]~q\,
	combout => \trs_ps2|Key_Data[1]~10_combout\);

-- Location: LCCOMB_X24_Y18_N16
\T80s|u0|R[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[1]~13_combout\ = (\T80s|u0|R\(1) & (!\T80s|u0|R[0]~9\)) # (!\T80s|u0|R\(1) & ((\T80s|u0|R[0]~9\) # (GND)))
-- \T80s|u0|R[1]~14\ = CARRY((!\T80s|u0|R[0]~9\) # (!\T80s|u0|R\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R\(1),
	datad => VCC,
	cin => \T80s|u0|R[0]~9\,
	combout => \T80s|u0|R[1]~13_combout\,
	cout => \T80s|u0|R[1]~14\);

-- Location: LCCOMB_X20_Y18_N18
\T80s|u0|mcode|Equal9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Equal9~0_combout\ = (\T80s|u0|ISet\(0) & !\T80s|u0|ISet\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|ISet\(1),
	combout => \T80s|u0|mcode|Equal9~0_combout\);

-- Location: LCCOMB_X26_Y16_N24
\T80s|u0|mcode|Mux75~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~7_combout\ = \T80s|u0|IR\(7) $ (\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux75~7_combout\);

-- Location: LCCOMB_X27_Y14_N8
\T80s|u0|mcode|Mux264~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~2_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|IR\(7) & !\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux264~2_combout\);

-- Location: LCCOMB_X25_Y13_N24
\T80s|u0|mcode|Mux110~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux110~0_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(3) & (\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux264~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux264~2_combout\,
	combout => \T80s|u0|mcode|Mux110~0_combout\);

-- Location: LCCOMB_X24_Y15_N14
\T80s|u0|process_1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~11_combout\ = (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux110~0_combout\ & (!\T80s|u0|ISet\(0) & !\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux110~0_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|process_1~11_combout\);

-- Location: LCCOMB_X28_Y13_N14
\T80s|u0|alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~0_combout\ = (\T80s|u0|IR\(5) & !\T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	combout => \T80s|u0|alu|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y18_N12
\T80s|u0|mcode|Mux220~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux220~0_combout\ = (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux220~0_combout\);

-- Location: LCCOMB_X26_Y13_N28
\T80s|u0|mcode|Mux193~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux193~0_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) $ (!\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux193~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\T80s|u0|mcode|Mux147~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~4_combout\ = (!\T80s|u0|MCycle\(2) & \T80s|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~4_combout\);

-- Location: LCCOMB_X17_Y16_N0
\T80s|u0|alu|Q_t~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~94_combout\ = (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(3)) # (!\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~94_combout\);

-- Location: LCCOMB_X17_Y16_N8
\T80s|u0|alu|Q_t~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~169_combout\ = (\T80s|u0|alu|Q_t~94_combout\ & ((\T80s|u0|alu|Q_t~88_combout\ & ((!\T80s|u0|mcode|Mux44~0_combout\))) # (!\T80s|u0|alu|Q_t~88_combout\ & (\T80s|u0|mcode|Mux147~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|alu|Q_t~94_combout\,
	datac => \T80s|u0|mcode|Mux44~0_combout\,
	datad => \T80s|u0|alu|Q_t~88_combout\,
	combout => \T80s|u0|alu|Q_t~169_combout\);

-- Location: LCCOMB_X17_Y16_N26
\T80s|u0|alu|Q_t~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~170_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~169_combout\) # ((\T80s|u0|mcode|Mux193~0_combout\ & !\T80s|u0|alu|Q_t~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|alu|Q_t~169_combout\,
	datad => \T80s|u0|alu|Q_t~94_combout\,
	combout => \T80s|u0|alu|Q_t~170_combout\);

-- Location: LCCOMB_X21_Y21_N26
\T80s|u0|alu|Q_t~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~165_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~165_combout\);

-- Location: LCCOMB_X24_Y14_N4
\T80s|u0|alu|Q_t~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~166_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(1))) # (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~166_combout\);

-- Location: LCCOMB_X24_Y13_N14
\T80s|u0|alu|Q_t~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~167_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~166_combout\ & ((\T80s|u0|mcode|Mux45~2_combout\) # (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|alu|Q_t~166_combout\,
	combout => \T80s|u0|alu|Q_t~167_combout\);

-- Location: LCCOMB_X25_Y13_N0
\T80s|u0|alu|Q_t~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~168_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~165_combout\) # ((\T80s|u0|IR\(2) & \T80s|u0|alu|Q_t~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|alu|Q_t~165_combout\,
	datad => \T80s|u0|alu|Q_t~167_combout\,
	combout => \T80s|u0|alu|Q_t~168_combout\);

-- Location: LCCOMB_X28_Y22_N20
\T80s|u0|Equal3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal3~3_combout\ = (!\T80s|u0|IR\(4) & !\T80s|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|Equal3~3_combout\);

-- Location: LCCOMB_X25_Y14_N24
\T80s|u0|mcode|Mux231~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~2_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(2)) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux231~2_combout\);

-- Location: LCCOMB_X25_Y14_N26
\T80s|u0|mcode|Mux231~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~3_combout\ = (\T80s|u0|Equal3~3_combout\ & (\T80s|u0|mcode|Mux231~2_combout\ & ((\T80s|u0|alu|Q_t~170_combout\) # (\T80s|u0|alu|Q_t~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~170_combout\,
	datab => \T80s|u0|alu|Q_t~168_combout\,
	datac => \T80s|u0|Equal3~3_combout\,
	datad => \T80s|u0|mcode|Mux231~2_combout\,
	combout => \T80s|u0|mcode|Mux231~3_combout\);

-- Location: LCCOMB_X25_Y14_N16
\T80s|u0|alu|Q_t~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~171_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(2) $ (\T80s|u0|MCycle\(1))))) # (!\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(2) & ((\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~171_combout\);

-- Location: LCCOMB_X25_Y14_N30
\T80s|u0|alu|Q_t~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~172_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux193~0_combout\)) # (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux193~0_combout\,
	datad => \T80s|u0|alu|Q_t~171_combout\,
	combout => \T80s|u0|alu|Q_t~172_combout\);

-- Location: LCCOMB_X25_Y14_N20
\T80s|u0|mcode|Mux231~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~4_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(3) & ((!\T80s|u0|IR\(1)) # (!\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(0) & (((\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux231~4_combout\);

-- Location: LCCOMB_X25_Y14_N18
\T80s|u0|mcode|Mux231~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~5_combout\ = (\T80s|u0|alu|Mux7~0_combout\ & (!\T80s|u0|mcode|Mux231~4_combout\ & ((\T80s|u0|IR\(6)) # (!\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux231~4_combout\,
	combout => \T80s|u0|mcode|Mux231~5_combout\);

-- Location: LCCOMB_X25_Y14_N4
\T80s|u0|mcode|Mux231~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~6_combout\ = (\T80s|u0|mcode|Mux231~5_combout\ & ((\T80s|u0|alu|Q_t~168_combout\) # ((\T80s|u0|IR\(0) & \T80s|u0|alu|Q_t~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~168_combout\,
	datac => \T80s|u0|alu|Q_t~172_combout\,
	datad => \T80s|u0|mcode|Mux231~5_combout\,
	combout => \T80s|u0|mcode|Mux231~6_combout\);

-- Location: LCCOMB_X25_Y14_N22
\T80s|u0|alu|Q_t~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~176_combout\ = (\T80s|u0|IR\(0) & !\T80s|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~176_combout\);

-- Location: LCCOMB_X18_Y13_N10
\T80s|u0|mcode|Mux231~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~7_combout\ = (\T80s|u0|IR\(1) & (((!\T80s|u0|IR\(6)) # (!\T80s|u0|IR\(2))) # (!\T80s|u0|IR\(0)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux231~7_combout\);

-- Location: LCCOMB_X20_Y14_N20
\T80s|u0|alu|Q_t~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~79_combout\ = (!\T80s|u0|IR\(3) & \T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~79_combout\);

-- Location: LCCOMB_X18_Y13_N24
\T80s|u0|alu|Q_t~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~173_combout\ = (!\T80s|u0|IR\(1) & \T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~173_combout\);

-- Location: LCCOMB_X18_Y13_N0
\T80s|u0|mcode|Mux231~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~8_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|alu|Q_t~79_combout\ & \T80s|u0|alu|Q_t~173_combout\)) # (!\T80s|u0|mcode|Mux231~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux231~7_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|alu|Q_t~79_combout\,
	datad => \T80s|u0|alu|Q_t~173_combout\,
	combout => \T80s|u0|mcode|Mux231~8_combout\);

-- Location: LCCOMB_X25_Y14_N6
\T80s|u0|alu|Q_t~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~174_combout\ = (\T80s|u0|IR\(1)) # (\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~174_combout\);

-- Location: LCCOMB_X25_Y14_N28
\T80s|u0|alu|Q_t~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~175_combout\ = \T80s|u0|MCycle\(1) $ (((!\T80s|u0|MCycle\(0) & ((\T80s|u0|alu|Q_t~174_combout\) # (\T80s|u0|IR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~174_combout\,
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~175_combout\);

-- Location: LCCOMB_X25_Y14_N12
\T80s|u0|mcode|Mux231~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~9_combout\ = (\T80s|u0|mcode|Mux231~8_combout\ & ((\T80s|u0|alu|Q_t~168_combout\) # ((\T80s|u0|alu|Q_t~176_combout\ & \T80s|u0|alu|Q_t~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~176_combout\,
	datab => \T80s|u0|alu|Q_t~168_combout\,
	datac => \T80s|u0|mcode|Mux231~8_combout\,
	datad => \T80s|u0|alu|Q_t~175_combout\,
	combout => \T80s|u0|mcode|Mux231~9_combout\);

-- Location: LCCOMB_X25_Y14_N10
\T80s|u0|mcode|Mux275~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~1_combout\ = (\T80s|u0|mcode|Mux275~0_combout\ & ((\T80s|u0|mcode|Mux231~3_combout\) # ((\T80s|u0|mcode|Mux231~6_combout\) # (\T80s|u0|mcode|Mux231~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux231~3_combout\,
	datab => \T80s|u0|mcode|Mux275~0_combout\,
	datac => \T80s|u0|mcode|Mux231~6_combout\,
	datad => \T80s|u0|mcode|Mux231~9_combout\,
	combout => \T80s|u0|mcode|Mux275~1_combout\);

-- Location: LCCOMB_X23_Y13_N26
\T80s|u0|mcode|Mux217~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux217~0_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|IR\(7) & (\T80s|u0|IR\(5) & !\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux217~0_combout\);

-- Location: LCCOMB_X19_Y19_N20
\T80s|u0|mcode|Mux92~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux92~0_combout\ = (!\T80s|u0|IR\(1) & !\T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux92~0_combout\);

-- Location: LCCOMB_X25_Y13_N26
\T80s|u0|mcode|Mux147~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~5_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~5_combout\);

-- Location: LCCOMB_X25_Y17_N30
\T80s|u0|mcode|Mux277~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux277~2_combout\ = (\T80s|u0|mcode|Mux217~0_combout\ & (\T80s|u0|mcode|Mux92~0_combout\ & (\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux147~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datab => \T80s|u0|mcode|Mux92~0_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|mcode|Mux277~2_combout\);

-- Location: LCCOMB_X18_Y17_N20
\T80s|u0|alu|Q_t~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~177_combout\ = (\T80s|u0|IR\(2) & \T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~177_combout\);

-- Location: LCCOMB_X28_Y14_N20
\T80s|u0|mcode|Mux238~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux238~2_combout\ = (\T80s|u0|IR\(0) & !\T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux238~2_combout\);

-- Location: LCCOMB_X25_Y17_N22
\T80s|u0|mcode|Mux275~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~2_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|alu|Q_t~177_combout\ & (\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|mcode|Mux238~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|alu|Q_t~177_combout\,
	datac => \T80s|u0|mcode|Mux147~4_combout\,
	datad => \T80s|u0|mcode|Mux238~2_combout\,
	combout => \T80s|u0|mcode|Mux275~2_combout\);

-- Location: LCCOMB_X20_Y15_N28
\T80s|u0|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal3~1_combout\ = (\T80s|u0|IR\(1) & !\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|Equal3~1_combout\);

-- Location: LCCOMB_X21_Y13_N10
\T80s|u0|alu|Q_t~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~178_combout\ = (\T80s|u0|IR\(0) & !\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~178_combout\);

-- Location: LCCOMB_X25_Y17_N2
\T80s|u0|mcode|Mux277~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux277~0_combout\ = (\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|Equal3~1_combout\ & \T80s|u0|alu|Q_t~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|Equal3~1_combout\,
	datad => \T80s|u0|alu|Q_t~178_combout\,
	combout => \T80s|u0|mcode|Mux277~0_combout\);

-- Location: LCCOMB_X25_Y17_N12
\T80s|u0|mcode|Mux277~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux277~1_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux277~0_combout\) # ((\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux275~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux275~2_combout\,
	datad => \T80s|u0|mcode|Mux277~0_combout\,
	combout => \T80s|u0|mcode|Mux277~1_combout\);

-- Location: LCCOMB_X25_Y17_N28
\T80s|u0|mcode|Mux277~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux277~3_combout\ = (\T80s|u0|mcode|Mux275~1_combout\) # ((\T80s|u0|mcode|Mux277~2_combout\) # (\T80s|u0|mcode|Mux277~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~1_combout\,
	datac => \T80s|u0|mcode|Mux277~2_combout\,
	datad => \T80s|u0|mcode|Mux277~1_combout\,
	combout => \T80s|u0|mcode|Mux277~3_combout\);

-- Location: LCCOMB_X25_Y16_N12
\T80s|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|Equal1~0_combout\ = (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y13_N6
\T80s|u0|mcode|Mux147~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~2_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~2_combout\);

-- Location: LCCOMB_X25_Y16_N14
\T80s|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|Equal3~0_combout\ = (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & !\T80s|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\T80s|u0|process_1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~9_combout\ = (\T80s|Equal3~0_combout\) # ((\T80s|Equal1~0_combout\ & \T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|process_1~9_combout\);

-- Location: LCCOMB_X25_Y13_N14
\T80s|u0|mcode|Mux275~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~3_combout\ = (\T80s|u0|MCycle\(1) & ((\T80s|u0|MCycle\(0)) # (!\T80s|u0|IR\(0)))) # (!\T80s|u0|MCycle\(1) & (!\T80s|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux275~3_combout\);

-- Location: LCCOMB_X25_Y13_N8
\T80s|u0|mcode|Mux275~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~4_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~5_combout\)) # (!\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux275~3_combout\ & !\T80s|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~5_combout\,
	datab => \T80s|u0|mcode|Mux275~3_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux275~4_combout\);

-- Location: LCCOMB_X25_Y17_N4
\T80s|u0|mcode|Mux275~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~5_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux275~2_combout\) # ((\T80s|u0|mcode|Mux217~0_combout\ & \T80s|u0|mcode|Mux275~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux275~2_combout\,
	datad => \T80s|u0|mcode|Mux275~4_combout\,
	combout => \T80s|u0|mcode|Mux275~5_combout\);

-- Location: LCCOMB_X25_Y17_N26
\T80s|u0|mcode|Mux275~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~6_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|Equal3~1_combout\ & \T80s|u0|alu|Q_t~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|Equal3~1_combout\,
	datad => \T80s|u0|alu|Q_t~178_combout\,
	combout => \T80s|u0|mcode|Mux275~6_combout\);

-- Location: LCCOMB_X25_Y17_N20
\T80s|u0|mcode|Mux275~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~7_combout\ = (\T80s|u0|mcode|Mux275~1_combout\) # ((\T80s|u0|mcode|Mux275~5_combout\) # (\T80s|u0|mcode|Mux275~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~1_combout\,
	datab => \T80s|u0|mcode|Mux275~5_combout\,
	datac => \T80s|u0|mcode|Mux275~6_combout\,
	combout => \T80s|u0|mcode|Mux275~7_combout\);

-- Location: LCCOMB_X25_Y17_N18
\T80s|u0|mcode|Mux276~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux276~0_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & (\T80s|u0|IR\(1) $ (\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux276~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\T80s|u0|mcode|Mux276~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux276~1_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux275~2_combout\) # ((\T80s|u0|mcode|Mux217~0_combout\ & \T80s|u0|mcode|Mux276~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux275~2_combout\,
	datad => \T80s|u0|mcode|Mux276~0_combout\,
	combout => \T80s|u0|mcode|Mux276~1_combout\);

-- Location: LCCOMB_X25_Y17_N6
\T80s|u0|mcode|Mux276~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux276~2_combout\ = (\T80s|u0|mcode|Mux275~1_combout\) # ((\T80s|u0|mcode|Mux276~1_combout\) # ((\T80s|u0|mcode|Mux275~6_combout\ & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~1_combout\,
	datab => \T80s|u0|mcode|Mux276~1_combout\,
	datac => \T80s|u0|mcode|Mux275~6_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux276~2_combout\);

-- Location: LCCOMB_X25_Y16_N10
\T80s|u0|process_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~10_combout\ = (!\T80s|u0|mcode|Mux277~3_combout\ & (\T80s|u0|process_1~9_combout\ & (\T80s|u0|mcode|Mux275~7_combout\ & !\T80s|u0|mcode|Mux276~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux277~3_combout\,
	datab => \T80s|u0|process_1~9_combout\,
	datac => \T80s|u0|mcode|Mux275~7_combout\,
	datad => \T80s|u0|mcode|Mux276~2_combout\,
	combout => \T80s|u0|process_1~10_combout\);

-- Location: LCCOMB_X19_Y16_N4
\T80s|u0|Equal3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal3~4_combout\ = (\T80s|u0|IR\(6) & \T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|Equal3~4_combout\);

-- Location: LCCOMB_X17_Y18_N24
\T80s|u0|mcode|Mux116~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux116~0_combout\ = (\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(4)))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(4) & !\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux116~0_combout\);

-- Location: LCCOMB_X17_Y17_N16
\T80s|u0|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal3~0_combout\ = (\T80s|u0|IR\(3) & \T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	combout => \T80s|u0|Equal3~0_combout\);

-- Location: LCCOMB_X19_Y16_N6
\T80s|u0|XY_State~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_State~0_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|Equal3~4_combout\ & (\T80s|u0|mcode|Mux116~0_combout\ & \T80s|u0|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~0_combout\,
	datab => \T80s|u0|Equal3~4_combout\,
	datac => \T80s|u0|mcode|Mux116~0_combout\,
	datad => \T80s|u0|Equal3~0_combout\,
	combout => \T80s|u0|XY_State~0_combout\);

-- Location: LCCOMB_X19_Y16_N18
\T80s|u0|XY_State~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_State~3_combout\ = (!\T80s|u0|IR\(5) & \T80s|u0|XY_State~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|XY_State~0_combout\,
	combout => \T80s|u0|XY_State~3_combout\);

-- Location: LCCOMB_X18_Y16_N14
\T80s|u0|mcode|Mux115~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux115~4_combout\ = (\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(4)) # (\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux115~4_combout\);

-- Location: LCCOMB_X19_Y16_N26
\T80s|u0|mcode|Mux115~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux115~5_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|Equal3~4_combout\ & (\T80s|u0|IR\(3) & \T80s|u0|mcode|Mux115~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|Equal3~4_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux115~4_combout\,
	combout => \T80s|u0|mcode|Mux115~5_combout\);

-- Location: LCCOMB_X19_Y16_N20
\T80s|u0|XY_State[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_State[1]~2_combout\ = (\T80s|u0|mcode|Mux147~2_combout\ & (\T80s|Equal3~0_combout\ & ((\T80s|u0|mcode|Mux115~5_combout\) # (!\T80s|u0|XY_State~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_State~0_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Mux115~5_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|XY_State[1]~2_combout\);

-- Location: FF_X19_Y16_N19
\T80s|u0|XY_State[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|XY_State~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|XY_State[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|XY_State\(0));

-- Location: LCCOMB_X19_Y16_N8
\T80s|u0|XY_State~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_State~1_combout\ = (\T80s|u0|IR\(5) & \T80s|u0|XY_State~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|XY_State~0_combout\,
	combout => \T80s|u0|XY_State~1_combout\);

-- Location: FF_X19_Y16_N9
\T80s|u0|XY_State[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|XY_State~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|XY_State[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|XY_State\(1));

-- Location: LCCOMB_X25_Y16_N4
\T80s|u0|process_3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_3~1_combout\ = (\T80s|u0|TState\(1) & (\T80s|u0|mcode|Mux147~2_combout\ & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|process_3~1_combout\);

-- Location: LCCOMB_X25_Y17_N0
\T80s|u0|RegAddrA~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA~3_combout\ = (\T80s|u0|process_3~1_combout\ & ((\T80s|u0|mcode|Mux275~1_combout\) # ((\T80s|u0|mcode|Mux275~5_combout\) # (\T80s|u0|mcode|Mux275~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~1_combout\,
	datab => \T80s|u0|mcode|Mux275~5_combout\,
	datac => \T80s|u0|mcode|Mux275~6_combout\,
	datad => \T80s|u0|process_3~1_combout\,
	combout => \T80s|u0|RegAddrA~3_combout\);

-- Location: LCCOMB_X24_Y19_N0
\T80s|u0|RegAddrA~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA~12_combout\ = (!\T80s|u0|XY_State\(0) & (!\T80s|u0|XY_State\(1) & ((\T80s|Equal3~0_combout\) # (\T80s|u0|RegAddrA~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|XY_State\(0),
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|RegAddrA~3_combout\,
	combout => \T80s|u0|RegAddrA~12_combout\);

-- Location: LCCOMB_X26_Y16_N26
\T80s|u0|mcode|Mux278~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux278~0_combout\ = (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux110~0_combout\ & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux110~0_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux278~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\T80s|u0|Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal15~0_combout\ = (!\T80s|u0|TState\(1) & (\T80s|u0|TState\(2) & !\T80s|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|Equal15~0_combout\);

-- Location: LCCOMB_X17_Y19_N4
\T80s|u0|mcode|Mux298~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux298~0_combout\ = (!\T80s|u0|IR\(6) & !\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux298~0_combout\);

-- Location: LCCOMB_X20_Y13_N16
\T80s|u0|process_0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~3_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & (!\T80s|u0|IR\(1) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|process_0~3_combout\);

-- Location: LCCOMB_X24_Y15_N26
\T80s|u0|mcode|Mux217~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux217~1_combout\ = (\T80s|u0|mcode|Mux298~0_combout\ & (\T80s|u0|IR\(7) & (\T80s|u0|process_0~3_combout\ & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux298~0_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|process_0~3_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux217~1_combout\);

-- Location: LCCOMB_X17_Y18_N6
\T80s|u0|mcode|Mux255~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~2_combout\ = (!\T80s|u0|IR\(3) & \T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux255~2_combout\);

-- Location: LCCOMB_X17_Y18_N16
\T80s|u0|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~0_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) & \T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y18_N14
\T80s|u0|mcode|Mux233~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~3_combout\ = (\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1) & !\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux233~3_combout\);

-- Location: LCCOMB_X17_Y18_N20
\T80s|u0|mcode|Mux255~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~3_combout\ = (\T80s|u0|mcode|Mux255~2_combout\ & ((\T80s|u0|mcode|Mux233~3_combout\) # ((\T80s|u0|Equal4~0_combout\ & \T80s|u0|MCycle\(0))))) # (!\T80s|u0|mcode|Mux255~2_combout\ & (\T80s|u0|Equal4~0_combout\ & 
-- ((\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~2_combout\,
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|mcode|Mux233~3_combout\,
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux255~3_combout\);

-- Location: LCCOMB_X17_Y18_N2
\T80s|u0|mcode|Mux255~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~4_combout\ = (\T80s|u0|mcode|Mux255~3_combout\ & ((\T80s|u0|mcode|Mux147~4_combout\) # ((!\T80s|u0|IR\(6) & !\T80s|u0|Equal4~0_combout\)))) # (!\T80s|u0|mcode|Mux255~3_combout\ & (!\T80s|u0|IR\(6) & ((!\T80s|u0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~3_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux147~4_combout\,
	datad => \T80s|u0|Equal4~0_combout\,
	combout => \T80s|u0|mcode|Mux255~4_combout\);

-- Location: LCCOMB_X23_Y14_N22
\T80s|u0|alu|Q_t~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~271_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|IR\(3) & !\T80s|u0|IR\(0))))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|IR\(3) & !\T80s|u0|IR\(0))) # (!\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~271_combout\);

-- Location: LCCOMB_X25_Y14_N0
\T80s|u0|alu|Q_t~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~209_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & (\T80s|u0|IR\(2) & \T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~209_combout\);

-- Location: LCCOMB_X19_Y13_N4
\T80s|u0|alu|Q_t~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~228_combout\ = (\T80s|u0|IR\(2) & !\T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~228_combout\);

-- Location: LCCOMB_X28_Y16_N4
\T80s|u0|alu|Q_t~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~71_combout\ = (!\T80s|u0|IR\(1) & \T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~71_combout\);

-- Location: LCCOMB_X25_Y14_N14
\T80s|u0|alu|Q_t~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~270_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~71_combout\) # ((!\T80s|u0|alu|Q_t~228_combout\ & \T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~228_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|alu|Q_t~71_combout\,
	combout => \T80s|u0|alu|Q_t~270_combout\);

-- Location: LCCOMB_X26_Y14_N20
\T80s|u0|alu|Q_t~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~272_combout\ = (\T80s|u0|alu|Q_t~270_combout\) # ((\T80s|u0|alu|Q_t~271_combout\ & (\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~271_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|alu|Q_t~209_combout\,
	datad => \T80s|u0|alu|Q_t~270_combout\,
	combout => \T80s|u0|alu|Q_t~272_combout\);

-- Location: LCCOMB_X23_Y14_N6
\T80s|u0|alu|Q_t~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~269_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(6) & (\T80s|u0|IR\(2) & \T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~269_combout\);

-- Location: LCCOMB_X23_Y14_N20
\T80s|u0|mcode|Mux68~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux68~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & (\T80s|u0|alu|Q_t~269_combout\ & ((!\T80s|u0|IR\(5)) # (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|alu|Q_t~269_combout\,
	combout => \T80s|u0|mcode|Mux68~0_combout\);

-- Location: LCCOMB_X26_Y13_N20
\T80s|u0|alu|Q_t~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~257_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & !\T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~257_combout\);

-- Location: LCCOMB_X23_Y14_N2
\T80s|u0|alu|Q_t~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~267_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~257_combout\ & !\T80s|u0|IR\(3))) # (!\T80s|u0|mcode|Mux298~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~257_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux298~0_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~267_combout\);

-- Location: LCCOMB_X23_Y15_N8
\T80s|u0|mcode|Mux147~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~3_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~3_combout\);

-- Location: LCCOMB_X23_Y14_N8
\T80s|u0|alu|Q_t~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~266_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|IR\(4) & \T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|alu|Q_t~266_combout\);

-- Location: LCCOMB_X20_Y13_N6
\T80s|u0|alu|Q_t~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~81_combout\ = (!\T80s|u0|IR\(2) & \T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~81_combout\);

-- Location: LCCOMB_X23_Y14_N12
\T80s|u0|alu|Q_t~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~268_combout\ = (\T80s|u0|alu|Q_t~267_combout\) # ((\T80s|u0|alu|Q_t~266_combout\) # ((!\T80s|u0|IR\(0) & \T80s|u0|alu|Q_t~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~267_combout\,
	datac => \T80s|u0|alu|Q_t~266_combout\,
	datad => \T80s|u0|alu|Q_t~81_combout\,
	combout => \T80s|u0|alu|Q_t~268_combout\);

-- Location: LCCOMB_X23_Y14_N4
\T80s|u0|mcode|Mux68~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux68~1_combout\ = (\T80s|u0|mcode|Mux68~0_combout\ & ((\T80s|u0|alu|Q_t~272_combout\) # ((!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux68~0_combout\ & (((\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~272_combout\,
	datab => \T80s|u0|mcode|Mux68~0_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~268_combout\,
	combout => \T80s|u0|mcode|Mux68~1_combout\);

-- Location: LCCOMB_X24_Y15_N18
\T80s|u0|mcode|Mux255~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~5_combout\ = (!\T80s|u0|ISet\(0) & ((\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux255~4_combout\)) # (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux68~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux255~4_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux68~1_combout\,
	combout => \T80s|u0|mcode|Mux255~5_combout\);

-- Location: LCCOMB_X24_Y15_N28
\T80s|u0|mcode|Mux255~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~6_combout\ = (!\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux255~5_combout\) # ((\T80s|u0|IR\(1) & \T80s|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux255~5_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|ISet\(1),
	combout => \T80s|u0|mcode|Mux255~6_combout\);

-- Location: LCCOMB_X18_Y17_N18
\T80s|u0|mcode|Mux256~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~6_combout\ = (\T80s|u0|mcode|Mux147~3_combout\ & (!\T80s|u0|IR\(2) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux256~6_combout\);

-- Location: LCCOMB_X18_Y17_N4
\T80s|u0|mcode|Mux255~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~8_combout\ = (\T80s|u0|alu|Q_t~177_combout\) # ((\T80s|u0|IR\(4) & (!\T80s|u0|Equal4~1_combout\ & \T80s|u0|mcode|Mux256~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~177_combout\,
	datac => \T80s|u0|Equal4~1_combout\,
	datad => \T80s|u0|mcode|Mux256~6_combout\,
	combout => \T80s|u0|mcode|Mux255~8_combout\);

-- Location: LCCOMB_X21_Y21_N20
\T80s|u0|mcode|Mux215~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux215~0_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & (\T80s|u0|IR\(2) & !\T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux215~0_combout\);

-- Location: LCCOMB_X28_Y13_N12
\T80s|u0|mcode|Mux220~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux220~1_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(0) & \T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux220~1_combout\);

-- Location: LCCOMB_X28_Y17_N10
\T80s|u0|alu|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~4_combout\ = (\T80s|u0|IR\(4) & (\T80s|u0|IR\(3) & !\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~4_combout\);

-- Location: LCCOMB_X21_Y21_N24
\T80s|u0|mcode|Mux255~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~11_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|alu|Mux7~4_combout\ & (!\T80s|u0|IR\(2) & !\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|alu|Mux7~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux255~11_combout\);

-- Location: LCCOMB_X21_Y21_N18
\T80s|u0|mcode|Mux255~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~7_combout\ = (\T80s|u0|mcode|Mux220~1_combout\ & ((\T80s|u0|mcode|Mux255~11_combout\) # ((\T80s|u0|mcode|Mux215~0_combout\ & \T80s|u0|alu|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux215~0_combout\,
	datab => \T80s|u0|mcode|Mux220~1_combout\,
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|mcode|Mux255~11_combout\,
	combout => \T80s|u0|mcode|Mux255~7_combout\);

-- Location: LCCOMB_X24_Y15_N22
\T80s|u0|mcode|Mux255~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~9_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux255~7_combout\) # ((\T80s|u0|mcode|Mux255~8_combout\ & \T80s|u0|mcode|Mux92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~8_combout\,
	datab => \T80s|u0|mcode|Mux92~0_combout\,
	datac => \T80s|u0|mcode|Mux255~7_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux255~9_combout\);

-- Location: LCCOMB_X24_Y15_N16
\T80s|u0|mcode|Mux255~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux255~10_combout\ = (\T80s|u0|mcode|Mux255~6_combout\) # ((\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux217~1_combout\) # (\T80s|u0|mcode|Mux255~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~1_combout\,
	datab => \T80s|u0|mcode|Mux255~6_combout\,
	datac => \T80s|u0|mcode|Mux255~9_combout\,
	datad => \T80s|u0|ISet\(1),
	combout => \T80s|u0|mcode|Mux255~10_combout\);

-- Location: LCCOMB_X29_Y14_N22
\T80s|u0|mcode|Mux254~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~3_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~257_combout\ & ((!\T80s|u0|MCycle\(0)) # (!\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|alu|Q_t~257_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux254~3_combout\);

-- Location: LCCOMB_X29_Y14_N12
\T80s|u0|mcode|Mux117~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux117~0_combout\ = \T80s|u0|MCycle\(1) $ (\T80s|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux117~0_combout\);

-- Location: LCCOMB_X29_Y14_N16
\T80s|u0|mcode|Mux254~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~4_combout\ = (\T80s|u0|mcode|Mux117~0_combout\ & (\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|IR\(1) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux117~0_combout\,
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux254~4_combout\);

-- Location: LCCOMB_X29_Y14_N14
\T80s|u0|mcode|Mux254~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~5_combout\ = (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux254~3_combout\) # (\T80s|u0|mcode|Mux254~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux254~3_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux254~4_combout\,
	combout => \T80s|u0|mcode|Mux254~5_combout\);

-- Location: LCCOMB_X23_Y15_N10
\T80s|u0|mcode|Mux101~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux101~1_combout\ = (\T80s|u0|IR\(2) & \T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux101~1_combout\);

-- Location: LCCOMB_X21_Y13_N20
\T80s|u0|alu|Q_t~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~258_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|IR\(6))))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux101~1_combout\ & (!\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|mcode|Mux101~1_combout\ & ((\T80s|u0|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux101~1_combout\,
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~258_combout\);

-- Location: LCCOMB_X21_Y13_N6
\T80s|u0|mcode|Mux254~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~6_combout\ = (\T80s|u0|IR\(7) & (((!\T80s|u0|IR\(3) & \T80s|u0|mcode|Mux254~5_combout\)) # (!\T80s|u0|alu|Q_t~258_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux254~5_combout\,
	datad => \T80s|u0|alu|Q_t~258_combout\,
	combout => \T80s|u0|mcode|Mux254~6_combout\);

-- Location: LCCOMB_X20_Y13_N14
\T80s|u0|alu|Q_t~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~259_combout\ = (!\T80s|u0|IR\(2) & (\T80s|u0|MCycle\(1) & (!\T80s|u0|IR\(1) & !\T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~259_combout\);

-- Location: LCCOMB_X21_Y13_N26
\T80s|u0|mcode|Mux254~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~17_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~259_combout\ & ((\T80s|u0|IR\(4)) # (!\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~259_combout\,
	combout => \T80s|u0|mcode|Mux254~17_combout\);

-- Location: LCCOMB_X21_Y13_N8
\T80s|u0|mcode|Mux254~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~7_combout\ = (\T80s|u0|alu|Q_t~178_combout\ & ((\T80s|u0|mcode|Mux254~17_combout\) # ((\T80s|u0|mcode|Mux101~1_combout\ & !\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~178_combout\,
	datab => \T80s|u0|mcode|Mux101~1_combout\,
	datac => \T80s|u0|mcode|Mux254~17_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux254~7_combout\);

-- Location: LCCOMB_X23_Y14_N10
\T80s|u0|alu|Q_t~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~203_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~203_combout\);

-- Location: LCCOMB_X23_Y13_N2
\T80s|u0|mcode|Mux254~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~8_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|mcode|Mux147~3_combout\ & !\T80s|u0|IR\(0))) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux254~8_combout\);

-- Location: LCCOMB_X23_Y13_N0
\T80s|u0|mcode|Mux254~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~9_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|IR\(4) & ((\T80s|u0|alu|Q_t~203_combout\) # (\T80s|u0|mcode|Mux254~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Q_t~203_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux254~8_combout\,
	combout => \T80s|u0|mcode|Mux254~9_combout\);

-- Location: LCCOMB_X20_Y14_N22
\T80s|u0|alu|Q_t~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~327_combout\ = (\T80s|u0|IR\(6)) # ((!\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux147~4_combout\) # (\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~327_combout\);

-- Location: LCCOMB_X23_Y14_N26
\T80s|u0|alu|Q_t~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~320_combout\ = ((\T80s|u0|alu|Q_t~257_combout\ & (\T80s|u0|IR\(5) & !\T80s|u0|IR\(4)))) # (!\T80s|u0|mcode|Mux298~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~257_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|alu|Q_t~320_combout\);

-- Location: LCCOMB_X24_Y14_N16
\T80s|u0|alu|Q_t~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~263_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|IR\(5) & (\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~263_combout\);

-- Location: LCCOMB_X23_Y14_N24
\T80s|u0|alu|Q_t~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~321_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|alu|Q_t~263_combout\) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|alu|Q_t~263_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~321_combout\);

-- Location: LCCOMB_X23_Y14_N28
\T80s|u0|alu|Q_t~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~264_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|IR\(0))))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~320_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~321_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~320_combout\,
	datab => \T80s|u0|alu|Q_t~321_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~264_combout\);

-- Location: LCCOMB_X26_Y14_N10
\T80s|u0|alu|Q_t~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~260_combout\ = (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(6)) # ((\T80s|u0|MCycle\(2) & !\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~260_combout\);

-- Location: LCCOMB_X26_Y14_N24
\T80s|u0|alu|Q_t~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~261_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux147~4_combout\ & (\T80s|u0|IR\(2) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~261_combout\);

-- Location: LCCOMB_X26_Y14_N22
\T80s|u0|alu|Q_t~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~262_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~260_combout\) # ((\T80s|u0|alu|Q_t~261_combout\)))) # (!\T80s|u0|IR\(1) & (((!\T80s|u0|mcode|Mux298~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~260_combout\,
	datab => \T80s|u0|alu|Q_t~261_combout\,
	datac => \T80s|u0|mcode|Mux298~0_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~262_combout\);

-- Location: LCCOMB_X23_Y14_N18
\T80s|u0|alu|Q_t~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~265_combout\ = (\T80s|u0|alu|Q_t~264_combout\ & ((\T80s|u0|alu|Q_t~327_combout\) # ((!\T80s|u0|IR\(3))))) # (!\T80s|u0|alu|Q_t~264_combout\ & (((\T80s|u0|IR\(3) & \T80s|u0|alu|Q_t~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~327_combout\,
	datab => \T80s|u0|alu|Q_t~264_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~262_combout\,
	combout => \T80s|u0|alu|Q_t~265_combout\);

-- Location: LCCOMB_X21_Y13_N22
\T80s|u0|mcode|Mux254~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~10_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux254~9_combout\) # ((!\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|mcode|Mux254~9_combout\,
	datad => \T80s|u0|alu|Q_t~265_combout\,
	combout => \T80s|u0|mcode|Mux254~10_combout\);

-- Location: LCCOMB_X21_Y13_N24
\T80s|u0|mcode|Mux254~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~11_combout\ = (\T80s|u0|mcode|Mux254~6_combout\) # ((!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux254~7_combout\) # (\T80s|u0|mcode|Mux254~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux254~6_combout\,
	datab => \T80s|u0|mcode|Mux254~7_combout\,
	datac => \T80s|u0|mcode|Mux254~10_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux254~11_combout\);

-- Location: LCCOMB_X24_Y15_N10
\T80s|u0|mcode|Mux254~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~2_combout\ = (\T80s|u0|ISet\(0)) # ((!\T80s|u0|IR\(6) & (\T80s|u0|process_0~3_combout\ & \T80s|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|Equal4~1_combout\,
	combout => \T80s|u0|mcode|Mux254~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\T80s|u0|mcode|Mux254~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~12_combout\ = (\T80s|u0|mcode|Mux254~11_combout\ & (((\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux254~2_combout\)) # (!\T80s|u0|ISet\(0)))) # (!\T80s|u0|mcode|Mux254~11_combout\ & (\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux254~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux254~11_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux254~2_combout\,
	combout => \T80s|u0|mcode|Mux254~12_combout\);

-- Location: LCCOMB_X24_Y16_N10
\T80s|u0|mcode|Mux202~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux202~2_combout\ = (\T80s|u0|IR\(6) & !\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux202~2_combout\);

-- Location: LCCOMB_X21_Y21_N14
\T80s|u0|mcode|Mux254~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~14_combout\ = (\T80s|u0|IR\(1)) # ((!\T80s|u0|mcode|Mux255~2_combout\ & (\T80s|u0|IR\(5) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux255~2_combout\,
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux254~14_combout\);

-- Location: LCCOMB_X18_Y13_N26
\T80s|u0|mcode|Mux69~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~2_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(4) & \T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux69~2_combout\);

-- Location: LCCOMB_X21_Y21_N10
\T80s|u0|mcode|Mux215~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux215~1_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|IR\(3) & (!\T80s|u0|IR\(2) & !\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux215~1_combout\);

-- Location: LCCOMB_X21_Y21_N16
\T80s|u0|mcode|Mux254~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~13_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux69~2_combout\ & ((\T80s|u0|mcode|Mux215~0_combout\) # (\T80s|u0|mcode|Mux215~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux215~0_combout\,
	datac => \T80s|u0|mcode|Mux69~2_combout\,
	datad => \T80s|u0|mcode|Mux215~1_combout\,
	combout => \T80s|u0|mcode|Mux254~13_combout\);

-- Location: LCCOMB_X21_Y21_N4
\T80s|u0|mcode|Mux254~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~15_combout\ = (\T80s|u0|mcode|Mux202~2_combout\ & ((\T80s|u0|mcode|Mux254~13_combout\) # ((\T80s|u0|mcode|Mux254~14_combout\ & \T80s|u0|alu|Q_t~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux202~2_combout\,
	datab => \T80s|u0|mcode|Mux254~14_combout\,
	datac => \T80s|u0|alu|Q_t~165_combout\,
	datad => \T80s|u0|mcode|Mux254~13_combout\,
	combout => \T80s|u0|mcode|Mux254~15_combout\);

-- Location: LCCOMB_X24_Y15_N8
\T80s|u0|mcode|Mux254~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux254~16_combout\ = (\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux217~1_combout\) # (\T80s|u0|mcode|Mux254~15_combout\)))) # (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux254~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux254~12_combout\,
	datac => \T80s|u0|mcode|Mux217~1_combout\,
	datad => \T80s|u0|mcode|Mux254~15_combout\,
	combout => \T80s|u0|mcode|Mux254~16_combout\);

-- Location: LCCOMB_X19_Y16_N24
\T80s|u0|Equal56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal56~0_combout\ = (\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux115~4_combout\) # ((\T80s|u0|mcode|Mux116~0_combout\ & \T80s|u0|IR\(0))))) # (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux116~0_combout\ & (\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux116~0_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux115~4_combout\,
	combout => \T80s|u0|Equal56~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\T80s|u0|Equal56~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal56~1_combout\ = (\T80s|u0|mcode|Mux275~0_combout\ & (\T80s|u0|IR\(3) & (\T80s|u0|Equal56~0_combout\ & \T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~0_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|Equal56~0_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|Equal56~1_combout\);

-- Location: LCCOMB_X19_Y16_N2
\T80s|u0|XY_Ind~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_Ind~0_combout\ = ((\T80s|u0|Equal3~4_combout\ & (\T80s|u0|mcode|Mux116~0_combout\ & \T80s|u0|Equal3~0_combout\))) # (!\T80s|u0|ISet[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet[1]~0_combout\,
	datab => \T80s|u0|Equal3~4_combout\,
	datac => \T80s|u0|mcode|Mux116~0_combout\,
	datad => \T80s|u0|Equal3~0_combout\,
	combout => \T80s|u0|XY_Ind~0_combout\);

-- Location: LCCOMB_X19_Y16_N16
\T80s|u0|XY_Ind~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_Ind~1_combout\ = ((\T80s|u0|process_0~1_combout\) # ((\T80s|u0|Equal56~1_combout\ & \T80s|u0|XY_Ind~0_combout\))) # (!\T80s|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|Equal56~1_combout\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|XY_Ind~0_combout\,
	combout => \T80s|u0|XY_Ind~1_combout\);

-- Location: LCCOMB_X21_Y16_N8
\T80s|u0|XY_Ind~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|XY_Ind~2_combout\ = (\T80s|u0|XY_Ind~1_combout\ & ((\T80s|u0|XY_Ind~q\) # ((\T80s|u0|process_0~1_combout\ & \T80s|u0|mcode|Mux147~1_combout\)))) # (!\T80s|u0|XY_Ind~1_combout\ & (\T80s|u0|process_0~1_combout\ & 
-- ((\T80s|u0|mcode|Mux147~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_Ind~1_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|XY_Ind~q\,
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|XY_Ind~2_combout\);

-- Location: FF_X21_Y16_N9
\T80s|u0|XY_Ind\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|XY_Ind~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|XY_Ind~q\);

-- Location: LCCOMB_X24_Y19_N10
\T80s|u0|process_1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~13_combout\ = (!\T80s|u0|XY_Ind~q\ & (!\T80s|u0|mcode|Mux255~10_combout\ & ((\T80s|u0|XY_State\(1)) # (\T80s|u0|XY_State\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_Ind~q\,
	datab => \T80s|u0|XY_State\(1),
	datac => \T80s|u0|mcode|Mux255~10_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|process_1~13_combout\);

-- Location: LCCOMB_X24_Y19_N28
\T80s|u0|RegAddrA_r~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA_r~0_combout\ = (\T80s|u0|mcode|Mux255~10_combout\) # ((\T80s|u0|mcode|Mux254~16_combout\ & \T80s|u0|process_1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~10_combout\,
	datac => \T80s|u0|mcode|Mux254~16_combout\,
	datad => \T80s|u0|process_1~13_combout\,
	combout => \T80s|u0|RegAddrA_r~0_combout\);

-- Location: FF_X24_Y19_N29
\T80s|u0|RegAddrA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrA_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrA_r\(0));

-- Location: LCCOMB_X24_Y19_N14
\T80s|u0|RegAddrA[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[0]~5_combout\ = (\T80s|u0|mcode|Mux278~0_combout\ & (!\T80s|Equal1~0_combout\ & ((\T80s|u0|Equal15~0_combout\) # (\T80s|u0|RegAddrA_r\(0))))) # (!\T80s|u0|mcode|Mux278~0_combout\ & (((\T80s|u0|RegAddrA_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux278~0_combout\,
	datab => \T80s|u0|Equal15~0_combout\,
	datac => \T80s|Equal1~0_combout\,
	datad => \T80s|u0|RegAddrA_r\(0),
	combout => \T80s|u0|RegAddrA[0]~5_combout\);

-- Location: LCCOMB_X24_Y19_N6
\T80s|u0|RegAddrA~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA~4_combout\ = (!\T80s|u0|mcode|Mux277~3_combout\ & (\T80s|u0|mcode|Mux276~2_combout\ & ((\T80s|u0|RegAddrA~3_combout\) # (\T80s|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux277~3_combout\,
	datab => \T80s|u0|RegAddrA~3_combout\,
	datac => \T80s|Equal3~0_combout\,
	datad => \T80s|u0|mcode|Mux276~2_combout\,
	combout => \T80s|u0|RegAddrA~4_combout\);

-- Location: LCCOMB_X24_Y19_N4
\T80s|u0|RegAddrA[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[0]~6_combout\ = (\T80s|u0|RegAddrA~12_combout\ & (\T80s|u0|mcode|Mux277~3_combout\)) # (!\T80s|u0|RegAddrA~12_combout\ & (((\T80s|u0|RegAddrA[0]~5_combout\) # (\T80s|u0|RegAddrA~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux277~3_combout\,
	datab => \T80s|u0|RegAddrA~12_combout\,
	datac => \T80s|u0|RegAddrA[0]~5_combout\,
	datad => \T80s|u0|RegAddrA~4_combout\,
	combout => \T80s|u0|RegAddrA[0]~6_combout\);

-- Location: FF_X24_Y15_N7
\T80s|u0|RegAddrA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|mcode|Mux254~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrA_r\(1));

-- Location: LCCOMB_X24_Y19_N22
\T80s|u0|RegAddrA[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[1]~7_combout\ = (\T80s|u0|mcode|Mux278~0_combout\ & ((\T80s|Equal1~0_combout\) # ((!\T80s|u0|Equal15~0_combout\ & \T80s|u0|RegAddrA_r\(1))))) # (!\T80s|u0|mcode|Mux278~0_combout\ & (((\T80s|u0|RegAddrA_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|Equal15~0_combout\,
	datac => \T80s|u0|mcode|Mux278~0_combout\,
	datad => \T80s|u0|RegAddrA_r\(1),
	combout => \T80s|u0|RegAddrA[1]~7_combout\);

-- Location: LCCOMB_X24_Y19_N24
\T80s|u0|RegAddrA[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[1]~8_combout\ = (\T80s|u0|RegAddrA~12_combout\ & (((\T80s|u0|mcode|Mux276~2_combout\)))) # (!\T80s|u0|RegAddrA~12_combout\ & ((\T80s|u0|RegAddrA~4_combout\) # ((\T80s|u0|RegAddrA[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA~4_combout\,
	datab => \T80s|u0|RegAddrA~12_combout\,
	datac => \T80s|u0|RegAddrA[1]~7_combout\,
	datad => \T80s|u0|mcode|Mux276~2_combout\,
	combout => \T80s|u0|RegAddrA[1]~8_combout\);

-- Location: LCCOMB_X25_Y16_N30
\T80s|u0|process_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_3~0_combout\ = (\T80s|u0|mcode|Mux275~7_combout\ & ((\T80s|u0|mcode|Mux147~2_combout\ & (\T80s|Equal1~0_combout\)) # (!\T80s|u0|mcode|Mux147~2_combout\ & ((\T80s|Equal3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Mux275~7_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|process_3~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\T80s|u0|RegDIH[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[4]~0_combout\ = (!\T80s|u0|process_3~0_combout\ & ((!\T80s|u0|Equal15~0_combout\) # (!\T80s|u0|mcode|Mux278~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux278~0_combout\,
	datab => \T80s|u0|Equal15~0_combout\,
	datac => \T80s|u0|process_3~0_combout\,
	combout => \T80s|u0|RegDIH[4]~0_combout\);

-- Location: LCCOMB_X24_Y19_N16
\T80s|u0|RegDIH[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[4]~1_combout\ = (\T80s|u0|process_3~0_combout\) # ((!\T80s|u0|Equal15~0_combout\ & (\T80s|u0|mcode|Mux278~0_combout\ & \T80s|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_3~0_combout\,
	datab => \T80s|u0|Equal15~0_combout\,
	datac => \T80s|u0|mcode|Mux278~0_combout\,
	datad => \T80s|Equal1~0_combout\,
	combout => \T80s|u0|RegDIH[4]~1_combout\);

-- Location: FF_X29_Y20_N23
\T80s|u0|RegBusA_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux9~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(6));

-- Location: LCCOMB_X29_Y22_N14
\T80s|u0|RegDIL[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[6]~12_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & (((\T80s|u0|RegDIH[4]~1_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|Add9~12_combout\)) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- ((\T80s|u0|RegBusA_r\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~12_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|RegDIH[4]~1_combout\,
	datad => \T80s|u0|RegBusA_r\(6),
	combout => \T80s|u0|RegDIL[6]~12_combout\);

-- Location: LCCOMB_X21_Y16_N30
\T80s|u0|process_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~8_combout\ = (!\T80s|u0|XY_Ind~q\ & ((\T80s|u0|XY_State\(1)) # (\T80s|u0|XY_State\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_Ind~q\,
	datab => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|process_1~8_combout\);

-- Location: LCCOMB_X26_Y14_N14
\T80s|u0|mcode|Set_BusB_To[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~11_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux147~4_combout\ & (\T80s|u0|IR\(2) $ (!\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Set_BusB_To[2]~11_combout\);

-- Location: LCCOMB_X26_Y14_N30
\T80s|u0|mcode|Set_BusB_To[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~15_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|mcode|Set_BusB_To[2]~11_combout\)))) # (!\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux298~0_combout\ & ((!\T80s|u0|mcode|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux298~0_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Set_BusB_To[2]~11_combout\,
	datad => \T80s|u0|mcode|Mux44~0_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~15_combout\);

-- Location: LCCOMB_X26_Y14_N0
\T80s|u0|mcode|Set_BusB_To[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~16_combout\ = (\T80s|u0|IR\(5) & (((\T80s|u0|mcode|Set_BusB_To[2]~15_combout\)))) # (!\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux147~2_combout\ & ((\T80s|u0|mcode|Mux298~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~15_combout\,
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~16_combout\);

-- Location: LCCOMB_X23_Y13_N24
\T80s|u0|Equal4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~3_combout\ = (!\T80s|u0|IR\(0) & \T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|Equal4~3_combout\);

-- Location: LCCOMB_X19_Y15_N26
\T80s|u0|mcode|Set_BusB_To[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~13_combout\ = (\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1) & (\T80s|u0|MCycle\(1) & !\T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Set_BusB_To[2]~13_combout\);

-- Location: LCCOMB_X23_Y13_N16
\T80s|u0|mcode|Mux87~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~4_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(2) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux87~4_combout\);

-- Location: LCCOMB_X19_Y15_N12
\T80s|u0|mcode|Set_BusB_To[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~14_combout\ = (\T80s|u0|mcode|Mux87~4_combout\) # ((\T80s|u0|mcode|Set_BusB_To[2]~13_combout\ & (\T80s|u0|mcode|Mux298~0_combout\ & \T80s|u0|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[2]~13_combout\,
	datab => \T80s|u0|mcode|Mux298~0_combout\,
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|mcode|Mux87~4_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~14_combout\);

-- Location: LCCOMB_X19_Y15_N6
\T80s|u0|mcode|Set_BusB_To[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~17_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|mcode|Set_BusB_To[2]~14_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|mcode|Set_BusB_To[2]~16_combout\ & (\T80s|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[2]~16_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|Equal4~3_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[2]~14_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~17_combout\);

-- Location: LCCOMB_X20_Y18_N12
\T80s|u0|mcode|Mux147~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~0_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & !\T80s|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux147~0_combout\);

-- Location: LCCOMB_X20_Y18_N26
\T80s|u0|mcode|Set_BusB_To[0]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~35_combout\ = (!\T80s|u0|ISet\(1) & (!\T80s|u0|ISet\(0) & !\T80s|u0|mcode|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~35_combout\);

-- Location: LCCOMB_X24_Y14_N10
\T80s|u0|alu|Q_t~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~240_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|IR\(1) & (\T80s|u0|MCycle\(0) $ (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~240_combout\);

-- Location: LCCOMB_X28_Y18_N14
\T80s|u0|mcode|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux12~0_combout\ = (\T80s|u0|IR\(5) & (!\T80s|u0|MCycle\(2) & ((!\T80s|u0|MCycle\(1)) # (!\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux12~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\T80s|u0|mcode|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~1_combout\ = (!\T80s|u0|IR\(3) & (\T80s|u0|MCycle\(0) $ (!\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux63~1_combout\);

-- Location: LCCOMB_X24_Y14_N0
\T80s|u0|alu|Q_t~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~245_combout\ = (\T80s|u0|mcode|Mux63~1_combout\ & ((\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(2))) # (!\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|mcode|Mux12~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux63~1_combout\,
	combout => \T80s|u0|alu|Q_t~245_combout\);

-- Location: LCCOMB_X24_Y14_N2
\T80s|u0|alu|Q_t~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~246_combout\ = ((\T80s|u0|alu|Q_t~245_combout\) # ((\T80s|u0|alu|Q_t~240_combout\ & \T80s|u0|IR\(3)))) # (!\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~240_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~245_combout\,
	combout => \T80s|u0|alu|Q_t~246_combout\);

-- Location: LCCOMB_X23_Y15_N12
\T80s|u0|alu|Q_t~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~65_combout\ = (\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(2) & ((!\T80s|u0|MCycle\(1))))) # (!\T80s|u0|MCycle\(0) & (!\T80s|u0|MCycle\(2) & (\T80s|u0|mcode|Mux45~2_combout\ & \T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|mcode|Mux45~2_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~65_combout\);

-- Location: LCCOMB_X29_Y15_N28
\T80s|u0|alu|Q_t~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~318_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|IR\(1) & (((\T80s|u0|alu|Q_t~65_combout\) # (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|alu|Q_t~65_combout\,
	combout => \T80s|u0|alu|Q_t~318_combout\);

-- Location: LCCOMB_X29_Y15_N6
\T80s|u0|alu|Q_t~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~247_combout\ = (\T80s|u0|IR\(2) & ((\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~246_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~318_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~246_combout\,
	datab => \T80s|u0|alu|Q_t~318_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~247_combout\);

-- Location: LCCOMB_X24_Y14_N12
\T80s|u0|alu|Q_t~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~241_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(1))) # (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~241_combout\);

-- Location: LCCOMB_X24_Y14_N14
\T80s|u0|alu|Q_t~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~242_combout\ = (!\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~241_combout\) # ((\T80s|u0|mcode|Mux12~0_combout\ & \T80s|u0|mcode|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~241_combout\,
	datab => \T80s|u0|mcode|Mux12~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux63~1_combout\,
	combout => \T80s|u0|alu|Q_t~242_combout\);

-- Location: LCCOMB_X29_Y15_N12
\T80s|u0|alu|Q_t~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~243_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~242_combout\) # ((\T80s|u0|alu|Q_t~240_combout\) # (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~242_combout\,
	datab => \T80s|u0|alu|Q_t~240_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~243_combout\);

-- Location: LCCOMB_X29_Y15_N22
\T80s|u0|alu|Q_t~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~244_combout\ = (\T80s|u0|IR\(2) & ((\T80s|u0|alu|Q_t~243_combout\) # ((\T80s|u0|alu|Q_t~318_combout\ & !\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~243_combout\,
	datab => \T80s|u0|alu|Q_t~318_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~244_combout\);

-- Location: LCCOMB_X29_Y15_N20
\T80s|u0|alu|Q_t~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~229_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|MCycle\(0) & \T80s|u0|mcode|Mux147~4_combout\)))) # (!\T80s|u0|IR\(1) & (!\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|alu|Q_t~229_combout\);

-- Location: LCCOMB_X29_Y15_N30
\T80s|u0|alu|Q_t~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~230_combout\ = (\T80s|u0|alu|Q_t~228_combout\ & ((\T80s|u0|alu|Q_t~229_combout\) # ((\T80s|u0|alu|Q_t~65_combout\ & !\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~65_combout\,
	datab => \T80s|u0|alu|Q_t~228_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~229_combout\,
	combout => \T80s|u0|alu|Q_t~230_combout\);

-- Location: LCCOMB_X21_Y15_N6
\T80s|u0|alu|Q_t~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~231_combout\ = (\T80s|u0|alu|Q_t~88_combout\ & (((\T80s|u0|mcode|Mux193~0_combout\ & \T80s|u0|IR\(1))) # (!\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~88_combout\,
	combout => \T80s|u0|alu|Q_t~231_combout\);

-- Location: LCCOMB_X29_Y16_N12
\T80s|u0|alu|Q_t~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~236_combout\ = (\T80s|u0|MCycle\(0) & (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux117~0_combout\ & \T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|mcode|Mux117~0_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~236_combout\);

-- Location: LCCOMB_X29_Y16_N22
\T80s|u0|alu|Q_t~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~237_combout\ = (\T80s|u0|alu|Q_t~236_combout\) # ((\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux193~0_combout\) # (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~236_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~237_combout\);

-- Location: LCCOMB_X28_Y18_N2
\T80s|u0|mcode|Mux193~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux193~1_combout\ = \T80s|u0|MCycle\(0) $ (!\T80s|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux193~1_combout\);

-- Location: LCCOMB_X29_Y16_N2
\T80s|u0|alu|Q_t~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~232_combout\ = (\T80s|u0|alu|Q_t~71_combout\ & (((\T80s|u0|mcode|Mux193~1_combout\ & \T80s|u0|mcode|Mux12~0_combout\)) # (!\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux193~1_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|alu|Q_t~71_combout\,
	datad => \T80s|u0|mcode|Mux12~0_combout\,
	combout => \T80s|u0|alu|Q_t~232_combout\);

-- Location: LCCOMB_X29_Y16_N16
\T80s|u0|alu|Q_t~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~238_combout\ = (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~232_combout\) # ((\T80s|u0|alu|Q_t~237_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~237_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~232_combout\,
	combout => \T80s|u0|alu|Q_t~238_combout\);

-- Location: LCCOMB_X29_Y15_N14
\T80s|u0|alu|Q_t~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~239_combout\ = (\T80s|u0|alu|Q_t~230_combout\) # ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~231_combout\) # (\T80s|u0|alu|Q_t~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~230_combout\,
	datab => \T80s|u0|alu|Q_t~231_combout\,
	datac => \T80s|u0|alu|Q_t~238_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~239_combout\);

-- Location: LCCOMB_X29_Y15_N4
\T80s|u0|mcode|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux62~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~239_combout\))) # (!\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~244_combout\,
	datab => \T80s|u0|alu|Q_t~239_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux62~0_combout\);

-- Location: LCCOMB_X29_Y16_N20
\T80s|u0|alu|Q_t~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~233_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux193~0_combout\))) # (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux147~3_combout\)))) # (!\T80s|u0|IR\(6) & (((\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~233_combout\);

-- Location: LCCOMB_X29_Y16_N30
\T80s|u0|alu|Q_t~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~234_combout\ = (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~232_combout\) # ((\T80s|u0|alu|Q_t~233_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Q_t~233_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~232_combout\,
	combout => \T80s|u0|alu|Q_t~234_combout\);

-- Location: LCCOMB_X29_Y15_N0
\T80s|u0|alu|Q_t~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~235_combout\ = (\T80s|u0|alu|Q_t~230_combout\) # ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~231_combout\) # (\T80s|u0|alu|Q_t~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~230_combout\,
	datab => \T80s|u0|alu|Q_t~231_combout\,
	datac => \T80s|u0|alu|Q_t~234_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~235_combout\);

-- Location: LCCOMB_X29_Y15_N24
\T80s|u0|mcode|Mux62~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux62~1_combout\ = (\T80s|u0|mcode|Mux62~0_combout\ & ((\T80s|u0|alu|Q_t~247_combout\) # ((!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux62~0_combout\ & (((\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~247_combout\,
	datab => \T80s|u0|mcode|Mux62~0_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~235_combout\,
	combout => \T80s|u0|mcode|Mux62~1_combout\);

-- Location: LCCOMB_X19_Y15_N0
\T80s|u0|mcode|Set_BusB_To[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~18_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~35_combout\ & ((\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux62~1_combout\))) # (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Set_BusB_To[2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[2]~17_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[0]~35_combout\,
	datac => \T80s|u0|mcode|Mux62~1_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Set_BusB_To[2]~18_combout\);

-- Location: LCCOMB_X27_Y18_N8
\T80s|u0|Equal4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~5_combout\ = (\T80s|u0|IR\(5) & \T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	combout => \T80s|u0|Equal4~5_combout\);

-- Location: LCCOMB_X20_Y14_N2
\T80s|u0|mcode|Set_BusB_To[2]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~23_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Set_BusB_To[2]~23_combout\);

-- Location: LCCOMB_X20_Y14_N12
\T80s|u0|mcode|Set_BusB_To[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~24_combout\ = (!\T80s|u0|IR\(3) & (\T80s|u0|mcode|Set_BusB_To[2]~23_combout\ & ((\T80s|u0|mcode|Mux147~2_combout\) # (!\T80s|u0|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~5_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Set_BusB_To[2]~23_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~24_combout\);

-- Location: LCCOMB_X19_Y18_N2
\T80s|u0|mcode|Set_BusB_To[2]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~25_combout\ = (\T80s|u0|mcode|Mux147~0_combout\) # ((!\T80s|u0|ISet\(1) & ((\T80s|u0|ISet\(0)) # (\T80s|u0|mcode|Set_BusB_To[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Set_BusB_To[2]~24_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~25_combout\);

-- Location: LCCOMB_X23_Y15_N14
\T80s|u0|mcode|Set_BusB_To[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~19_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|MCycle\(0)) # ((!\T80s|u0|MCycle\(1)) # (!\T80s|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Set_BusB_To[2]~19_combout\);

-- Location: LCCOMB_X26_Y15_N2
\T80s|u0|alu|Q_t~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~248_combout\ = (!\T80s|u0|mcode|Mux193~1_combout\ & (\T80s|u0|mcode|Mux117~0_combout\ & ((!\T80s|u0|IR\(4)) # (!\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Mux193~1_combout\,
	datad => \T80s|u0|mcode|Mux117~0_combout\,
	combout => \T80s|u0|alu|Q_t~248_combout\);

-- Location: LCCOMB_X25_Y15_N0
\T80s|u0|alu|Q_t~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~213_combout\ = (\T80s|u0|IR\(6) & (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(1)) # (\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~213_combout\);

-- Location: LCCOMB_X25_Y15_N24
\T80s|u0|alu|Q_t~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~252_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~213_combout\ & ((\T80s|u0|alu|Q_t~248_combout\) # (!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~248_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~213_combout\,
	combout => \T80s|u0|alu|Q_t~252_combout\);

-- Location: LCCOMB_X25_Y15_N18
\T80s|u0|alu|Q_t~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~251_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~81_combout\ & (!\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|alu|Q_t~81_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~251_combout\);

-- Location: LCCOMB_X25_Y15_N30
\T80s|u0|mcode|Mux222~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux222~0_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|alu|Mux7~0_combout\) # (\T80s|u0|alu|Q_t~251_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~252_combout\ & (!\T80s|u0|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Q_t~252_combout\,
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|alu|Q_t~251_combout\,
	combout => \T80s|u0|mcode|Mux222~0_combout\);

-- Location: LCCOMB_X25_Y15_N26
\T80s|u0|alu|Q_t~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~249_combout\ = (\T80s|u0|IR\(5) & (((\T80s|u0|alu|Q_t~248_combout\ & !\T80s|u0|IR\(2))) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~248_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~249_combout\);

-- Location: LCCOMB_X25_Y15_N2
\T80s|u0|alu|Q_t~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~319_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(1)) # ((!\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~319_combout\);

-- Location: LCCOMB_X25_Y15_N4
\T80s|u0|alu|Q_t~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~250_combout\ = (\T80s|u0|alu|Q_t~319_combout\ & ((\T80s|u0|alu|Q_t~249_combout\) # ((\T80s|u0|mcode|Mux215~0_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~249_combout\,
	datab => \T80s|u0|mcode|Mux215~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~319_combout\,
	combout => \T80s|u0|alu|Q_t~250_combout\);

-- Location: LCCOMB_X25_Y15_N20
\T80s|u0|alu|Q_t~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~253_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~5_combout\ & (\T80s|u0|alu|Q_t~177_combout\))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|alu|Q_t~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~5_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|alu|Q_t~177_combout\,
	datad => \T80s|u0|alu|Q_t~251_combout\,
	combout => \T80s|u0|alu|Q_t~253_combout\);

-- Location: LCCOMB_X25_Y15_N10
\T80s|u0|mcode|Mux222~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux222~1_combout\ = (\T80s|u0|mcode|Mux222~0_combout\ & (((\T80s|u0|alu|Q_t~253_combout\)) # (!\T80s|u0|alu|Mux7~0_combout\))) # (!\T80s|u0|mcode|Mux222~0_combout\ & (\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|alu|Q_t~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux222~0_combout\,
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|alu|Q_t~250_combout\,
	datad => \T80s|u0|alu|Q_t~253_combout\,
	combout => \T80s|u0|mcode|Mux222~1_combout\);

-- Location: LCCOMB_X18_Y13_N18
\T80s|u0|mcode|Set_BusB_To[2]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~37_combout\ = (\T80s|u0|IR\(2) & (((!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(6) & (\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux147~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~37_combout\);

-- Location: LCCOMB_X18_Y13_N8
\T80s|u0|mcode|Set_BusB_To[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~20_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~37_combout\ & (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux69~2_combout\) # (\T80s|u0|alu|Q_t~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux69~2_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[2]~37_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~173_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~20_combout\);

-- Location: LCCOMB_X23_Y15_N16
\T80s|u0|mcode|Set_BusB_To[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~21_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Set_BusB_To[2]~20_combout\) # ((\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux222~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux222~1_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Set_BusB_To[2]~20_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~21_combout\);

-- Location: LCCOMB_X23_Y15_N22
\T80s|u0|mcode|Set_BusB_To[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~22_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~19_combout\ & ((\T80s|u0|mcode|Set_BusB_To[2]~21_combout\) # ((\T80s|u0|mcode|Mux217~0_combout\ & \T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~19_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[2]~21_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~22_combout\);

-- Location: LCCOMB_X19_Y18_N16
\T80s|u0|mcode|Set_BusB_To[2]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[2]~26_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~18_combout\) # ((\T80s|u0|mcode|Set_BusB_To[2]~22_combout\) # ((\T80s|u0|mcode|Set_BusB_To[2]~25_combout\ & \T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[2]~18_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[2]~25_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Set_BusB_To[2]~22_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\);

-- Location: LCCOMB_X23_Y21_N28
\T80s|u0|RegAddrB_r~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrB_r~0_combout\ = (\T80s|u0|mcode|Set_BusB_To[1]~12_combout\) # ((\T80s|u0|process_1~8_combout\ & \T80s|u0|mcode|Set_BusB_To[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	datab => \T80s|u0|process_1~8_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	combout => \T80s|u0|RegAddrB_r~0_combout\);

-- Location: FF_X23_Y21_N29
\T80s|u0|RegAddrB_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrB_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrB_r\(0));

-- Location: LCCOMB_X24_Y19_N2
\T80s|u0|RegAddrB[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrB[0]~0_combout\ = (\T80s|u0|RegAddrB_r\(0)) # ((\T80s|Equal1~0_combout\ & \T80s|u0|mcode|Mux278~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datac => \T80s|u0|mcode|Mux278~0_combout\,
	datad => \T80s|u0|RegAddrB_r\(0),
	combout => \T80s|u0|RegAddrB[0]~0_combout\);

-- Location: LCCOMB_X24_Y19_N26
\T80s|u0|RegAddrA_r~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA_r~1_combout\ = (\T80s|u0|process_1~13_combout\ & ((\T80s|u0|mcode|Mux254~16_combout\ & (\T80s|u0|XY_State\(1))) # (!\T80s|u0|mcode|Mux254~16_combout\ & ((\T80s|u0|Alternate~q\))))) # (!\T80s|u0|process_1~13_combout\ & 
-- (((\T80s|u0|Alternate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_1~13_combout\,
	datab => \T80s|u0|mcode|Mux254~16_combout\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|Alternate~q\,
	combout => \T80s|u0|RegAddrA_r~1_combout\);

-- Location: FF_X24_Y19_N27
\T80s|u0|RegAddrA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrA_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrA_r\(2));

-- Location: LCCOMB_X25_Y16_N22
\T80s|u0|RegAddrA[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[1]~9_combout\ = ((\T80s|u0|TState\(1) & ((\T80s|u0|TState\(2)) # (!\T80s|u0|TState\(0)))) # (!\T80s|u0|TState\(1) & ((\T80s|u0|TState\(0)) # (!\T80s|u0|TState\(2))))) # (!\T80s|u0|mcode|Mux278~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datab => \T80s|u0|TState\(0),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|mcode|Mux278~0_combout\,
	combout => \T80s|u0|RegAddrA[1]~9_combout\);

-- Location: LCCOMB_X24_Y19_N12
\T80s|u0|RegAddrA[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[2]~10_combout\ = (\T80s|u0|RegAddrA[1]~9_combout\ & ((\T80s|u0|RegAddrA~12_combout\ & ((\T80s|u0|Alternate~q\))) # (!\T80s|u0|RegAddrA~12_combout\ & (\T80s|u0|RegAddrA_r\(2))))) # (!\T80s|u0|RegAddrA[1]~9_combout\ & 
-- (((\T80s|u0|Alternate~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA_r\(2),
	datab => \T80s|u0|RegAddrA[1]~9_combout\,
	datac => \T80s|u0|Alternate~q\,
	datad => \T80s|u0|RegAddrA~12_combout\,
	combout => \T80s|u0|RegAddrA[2]~10_combout\);

-- Location: LCCOMB_X24_Y19_N18
\T80s|u0|RegAddrA[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA[2]~11_combout\ = (\T80s|u0|RegAddrA~12_combout\ & (\T80s|u0|RegAddrA[2]~10_combout\)) # (!\T80s|u0|RegAddrA~12_combout\ & ((\T80s|u0|RegAddrA~4_combout\ & ((\T80s|u0|XY_State\(1)))) # (!\T80s|u0|RegAddrA~4_combout\ & 
-- (\T80s|u0|RegAddrA[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[2]~10_combout\,
	datab => \T80s|u0|RegAddrA~12_combout\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|RegAddrA~4_combout\,
	combout => \T80s|u0|RegAddrA[2]~11_combout\);

-- Location: LCCOMB_X24_Y19_N30
\T80s|u0|RegWEH~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegWEH~2_combout\ = (\T80s|u0|RegAddrA[1]~9_combout\ & (((\T80s|u0|mcode|Mux277~3_combout\ & \T80s|u0|mcode|Mux276~2_combout\)) # (!\T80s|u0|process_3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux277~3_combout\,
	datab => \T80s|u0|RegAddrA[1]~9_combout\,
	datac => \T80s|u0|process_3~0_combout\,
	datad => \T80s|u0|mcode|Mux276~2_combout\,
	combout => \T80s|u0|RegWEH~2_combout\);

-- Location: LCCOMB_X21_Y14_N24
\T80s|u0|mcode|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux47~0_combout\ = \T80s|u0|MCycle\(0) $ (((!\T80s|u0|IR\(4)) # (!\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux47~0_combout\);

-- Location: LCCOMB_X21_Y13_N2
\T80s|u0|alu|Q_t~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~279_combout\ = (\T80s|u0|alu|Q_t~178_combout\ & ((\T80s|u0|mcode|Mux101~1_combout\) # ((!\T80s|u0|mcode|Mux47~0_combout\ & \T80s|u0|alu|Q_t~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~178_combout\,
	datab => \T80s|u0|mcode|Mux101~1_combout\,
	datac => \T80s|u0|mcode|Mux47~0_combout\,
	datad => \T80s|u0|alu|Q_t~259_combout\,
	combout => \T80s|u0|alu|Q_t~279_combout\);

-- Location: LCCOMB_X23_Y13_N8
\T80s|u0|alu|Q_t~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~280_combout\ = (\T80s|u0|alu|Q_t~279_combout\) # ((\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~209_combout\ & \T80s|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Q_t~279_combout\,
	datac => \T80s|u0|alu|Q_t~209_combout\,
	datad => \T80s|u0|Equal4~3_combout\,
	combout => \T80s|u0|alu|Q_t~280_combout\);

-- Location: LCCOMB_X23_Y14_N14
\T80s|u0|alu|Q_t~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~284_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|process_0~3_combout\) # (!\T80s|u0|mcode|Mux298~0_combout\)))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~81_combout\,
	datab => \T80s|u0|mcode|Mux298~0_combout\,
	datac => \T80s|u0|process_0~3_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~284_combout\);

-- Location: LCCOMB_X23_Y13_N6
\T80s|u0|alu|Q_t~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~283_combout\ = (\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux147~3_combout\) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~283_combout\);

-- Location: LCCOMB_X23_Y13_N20
\T80s|u0|alu|Q_t~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~285_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|alu|Q_t~284_combout\) # (\T80s|u0|alu|Q_t~283_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Q_t~280_combout\,
	datac => \T80s|u0|alu|Q_t~284_combout\,
	datad => \T80s|u0|alu|Q_t~283_combout\,
	combout => \T80s|u0|alu|Q_t~285_combout\);

-- Location: LCCOMB_X20_Y16_N30
\T80s|u0|alu|Q_t~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~277_combout\ = (\T80s|u0|mcode|Mux147~3_combout\ & ((\T80s|u0|IR\(0) & ((!\T80s|u0|IR\(1)))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~88_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|alu|Q_t~88_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~277_combout\);

-- Location: LCCOMB_X20_Y18_N16
\T80s|u0|alu|Q_t~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~275_combout\ = (\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(1) & \T80s|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~275_combout\);

-- Location: LCCOMB_X20_Y16_N20
\T80s|u0|alu|Q_t~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~276_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(6))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(6)) # (\T80s|u0|alu|Q_t~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~275_combout\,
	combout => \T80s|u0|alu|Q_t~276_combout\);

-- Location: LCCOMB_X20_Y16_N16
\T80s|u0|alu|Q_t~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~278_combout\ = (\T80s|u0|alu|Q_t~277_combout\) # ((\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~276_combout\))) # (!\T80s|u0|IR\(1) & (!\T80s|u0|mcode|Mux298~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~277_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux298~0_combout\,
	datad => \T80s|u0|alu|Q_t~276_combout\,
	combout => \T80s|u0|alu|Q_t~278_combout\);

-- Location: LCCOMB_X20_Y16_N26
\T80s|u0|mcode|Mux69~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~6_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|IR\(4)) # (\T80s|u0|alu|Q_t~278_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~280_combout\ & (!\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~280_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~278_combout\,
	combout => \T80s|u0|mcode|Mux69~6_combout\);

-- Location: LCCOMB_X21_Y14_N18
\T80s|u0|alu|Q_t~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~114_combout\ = (\T80s|u0|IR\(3) & (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~114_combout\);

-- Location: LCCOMB_X24_Y14_N6
\T80s|u0|alu|Q_t~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~322_combout\ = ((!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1)))) # (!\T80s|u0|mcode|Mux298~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|mcode|Mux298~0_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~322_combout\);

-- Location: LCCOMB_X24_Y14_N18
\T80s|u0|alu|Q_t~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~281_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~322_combout\)))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~114_combout\) # ((!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~114_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~322_combout\,
	combout => \T80s|u0|alu|Q_t~281_combout\);

-- Location: LCCOMB_X21_Y14_N4
\T80s|u0|alu|Q_t~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~282_combout\ = (\T80s|u0|mcode|Mux238~2_combout\ & (\T80s|u0|alu|Q_t~281_combout\)) # (!\T80s|u0|mcode|Mux238~2_combout\ & ((\T80s|u0|alu|Q_t~203_combout\) # ((\T80s|u0|alu|Q_t~281_combout\ & \T80s|u0|alu|Q_t~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux238~2_combout\,
	datab => \T80s|u0|alu|Q_t~281_combout\,
	datac => \T80s|u0|alu|Q_t~203_combout\,
	datad => \T80s|u0|alu|Q_t~228_combout\,
	combout => \T80s|u0|alu|Q_t~282_combout\);

-- Location: LCCOMB_X21_Y14_N6
\T80s|u0|alu|Q_t~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~274_combout\ = (\T80s|u0|IR\(6)) # ((\T80s|u0|mcode|Mux47~0_combout\) # ((!\T80s|u0|mcode|Mux233~3_combout\) # (!\T80s|u0|mcode|Mux147~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux47~0_combout\,
	datac => \T80s|u0|mcode|Mux147~4_combout\,
	datad => \T80s|u0|mcode|Mux233~3_combout\,
	combout => \T80s|u0|alu|Q_t~274_combout\);

-- Location: LCCOMB_X21_Y14_N26
\T80s|u0|mcode|Mux69~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~7_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux69~6_combout\ & (\T80s|u0|alu|Q_t~282_combout\)) # (!\T80s|u0|mcode|Mux69~6_combout\ & ((!\T80s|u0|alu|Q_t~274_combout\))))) # (!\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux69~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux69~6_combout\,
	datac => \T80s|u0|alu|Q_t~282_combout\,
	datad => \T80s|u0|alu|Q_t~274_combout\,
	combout => \T80s|u0|mcode|Mux69~7_combout\);

-- Location: LCCOMB_X21_Y14_N16
\T80s|u0|mcode|Mux69~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~8_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux69~7_combout\))) # (!\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|alu|Q_t~285_combout\,
	datac => \T80s|u0|mcode|Mux69~7_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux69~8_combout\);

-- Location: LCCOMB_X20_Y14_N16
\T80s|u0|mcode|Mux69~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~3_combout\ = (\T80s|u0|IR\(2)) # ((\T80s|u0|IR\(3)) # ((!\T80s|u0|alu|Mux7~0_combout\ & \T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux69~3_combout\);

-- Location: LCCOMB_X20_Y14_N18
\T80s|u0|mcode|Mux69~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~9_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|mcode|Mux69~3_combout\)))) # (!\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(1))) # (!\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux69~3_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux69~9_combout\);

-- Location: LCCOMB_X20_Y14_N26
\T80s|u0|mcode|Mux69~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~4_combout\ = (\T80s|u0|mcode|Mux147~4_combout\ & ((\T80s|u0|MCycle\(0)) # ((\T80s|u0|Equal4~5_combout\ & \T80s|u0|alu|Q_t~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~5_combout\,
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|alu|Q_t~79_combout\,
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|mcode|Mux69~4_combout\);

-- Location: LCCOMB_X20_Y14_N24
\T80s|u0|mcode|Mux257~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux257~6_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux69~9_combout\) # ((\T80s|u0|IR\(0) & !\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux69~9_combout\,
	combout => \T80s|u0|mcode|Mux257~6_combout\);

-- Location: LCCOMB_X20_Y14_N0
\T80s|u0|mcode|Mux69~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux69~5_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux257~6_combout\) # ((!\T80s|u0|mcode|Mux69~9_combout\ & \T80s|u0|mcode|Mux69~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux69~9_combout\,
	datac => \T80s|u0|mcode|Mux69~4_combout\,
	datad => \T80s|u0|mcode|Mux257~6_combout\,
	combout => \T80s|u0|mcode|Mux69~5_combout\);

-- Location: LCCOMB_X21_Y14_N14
\T80s|u0|mcode|Mux256~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~11_combout\ = (\T80s|u0|ISet\(0) & (\T80s|u0|IR\(0))) # (!\T80s|u0|ISet\(0) & (((\T80s|u0|mcode|Mux69~8_combout\) # (\T80s|u0|mcode|Mux69~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux69~8_combout\,
	datac => \T80s|u0|mcode|Mux69~5_combout\,
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Mux256~11_combout\);

-- Location: LCCOMB_X27_Y13_N12
\T80s|u0|alu|Q_t~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~316_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux147~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|alu|Q_t~316_combout\);

-- Location: LCCOMB_X21_Y21_N30
\T80s|u0|mcode|Mux256~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~13_combout\ = (\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|IR\(6) & (\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux215~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux215~0_combout\,
	combout => \T80s|u0|mcode|Mux256~13_combout\);

-- Location: LCCOMB_X26_Y13_N8
\T80s|u0|mcode|Mux147~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~6_combout\ = (\T80s|u0|MCycle\(2) & !\T80s|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~6_combout\);

-- Location: LCCOMB_X23_Y13_N18
\T80s|u0|mcode|Mux256~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~7_combout\ = (!\T80s|u0|mcode|Mux47~0_combout\ & (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux47~0_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux147~6_combout\,
	combout => \T80s|u0|mcode|Mux256~7_combout\);

-- Location: LCCOMB_X27_Y13_N16
\T80s|u0|mcode|Mux256~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~8_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(3) & ((\T80s|u0|mcode|Mux256~13_combout\) # (\T80s|u0|mcode|Mux256~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux256~13_combout\,
	datad => \T80s|u0|mcode|Mux256~7_combout\,
	combout => \T80s|u0|mcode|Mux256~8_combout\);

-- Location: LCCOMB_X27_Y13_N26
\T80s|u0|alu|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~1_combout\ = (!\T80s|u0|IR\(3) & (!\T80s|u0|IR\(4) & \T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y13_N18
\T80s|u0|mcode|Mux256~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~9_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux256~8_combout\) # ((\T80s|u0|alu|Q_t~316_combout\ & \T80s|u0|alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~316_combout\,
	datab => \T80s|u0|mcode|Mux256~8_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Mux7~1_combout\,
	combout => \T80s|u0|mcode|Mux256~9_combout\);

-- Location: LCCOMB_X18_Y17_N30
\T80s|u0|mcode|Mux256~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~14_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux256~6_combout\ & ((\T80s|u0|IR\(3)) # (\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux256~6_combout\,
	combout => \T80s|u0|mcode|Mux256~14_combout\);

-- Location: LCCOMB_X24_Y15_N30
\T80s|u0|mcode|Mux256~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~10_combout\ = (\T80s|u0|mcode|Mux217~1_combout\) # ((!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux256~9_combout\) # (\T80s|u0|mcode|Mux256~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux256~9_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux217~1_combout\,
	datad => \T80s|u0|mcode|Mux256~14_combout\,
	combout => \T80s|u0|mcode|Mux256~10_combout\);

-- Location: LCCOMB_X24_Y15_N0
\T80s|u0|mcode|Mux256~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux256~12_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux256~10_combout\))) # (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux256~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux256~11_combout\,
	datac => \T80s|u0|mcode|Mux256~10_combout\,
	combout => \T80s|u0|mcode|Mux256~12_combout\);

-- Location: LCCOMB_X27_Y13_N6
\T80s|u0|alu|Q_t~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~181_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(6) & !\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~181_combout\);

-- Location: LCCOMB_X27_Y13_N8
\T80s|u0|alu|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~2_combout\ = (\T80s|u0|IR\(4) & !\T80s|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y13_N28
\T80s|u0|mcode|Mux266~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~0_combout\ = (((!\T80s|u0|IR\(7)) # (!\T80s|u0|alu|Mux7~2_combout\)) # (!\T80s|u0|mcode|Mux147~5_combout\)) # (!\T80s|u0|alu|Q_t~181_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~181_combout\,
	datab => \T80s|u0|mcode|Mux147~5_combout\,
	datac => \T80s|u0|alu|Mux7~2_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux266~0_combout\);

-- Location: LCCOMB_X27_Y13_N30
\T80s|u0|mcode|Mux266~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~1_combout\ = (\T80s|u0|ISet\(0)) # (((\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux266~0_combout\)) # (!\T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux266~0_combout\,
	combout => \T80s|u0|mcode|Mux266~1_combout\);

-- Location: LCCOMB_X28_Y16_N2
\T80s|u0|mcode|Mux268~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux268~0_combout\ = (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux268~0_combout\);

-- Location: LCCOMB_X28_Y16_N26
\T80s|u0|mcode|Mux266~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~3_combout\ = (((!\T80s|u0|IR\(5) & !\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|mcode|Mux268~0_combout\)) # (!\T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux268~0_combout\,
	combout => \T80s|u0|mcode|Mux266~3_combout\);

-- Location: LCCOMB_X24_Y14_N28
\T80s|u0|mcode|Mux147~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~7_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~7_combout\);

-- Location: LCCOMB_X21_Y19_N8
\T80s|u0|mcode|Mux266~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~2_combout\ = (\T80s|u0|IR\(5) & ((!\T80s|u0|IR\(4)) # (!\T80s|u0|mcode|Mux147~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux147~7_combout\,
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux266~2_combout\);

-- Location: LCCOMB_X21_Y19_N10
\T80s|u0|mcode|Mux266~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~4_combout\ = (\T80s|u0|mcode|Mux266~1_combout\) # ((!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux266~3_combout\) # (\T80s|u0|mcode|Mux266~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux266~1_combout\,
	datab => \T80s|u0|mcode|Mux266~3_combout\,
	datac => \T80s|u0|mcode|Mux266~2_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux266~4_combout\);

-- Location: LCCOMB_X21_Y19_N0
\T80s|u0|alu|Q_t~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~273_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(2) & !\T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~273_combout\);

-- Location: LCCOMB_X21_Y19_N28
\T80s|u0|mcode|Mux266~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux266~5_combout\ = (\T80s|u0|ISet\(1) & (((!\T80s|u0|alu|Q_t~273_combout\) # (!\T80s|u0|mcode|Mux202~2_combout\)))) # (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux266~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux266~4_combout\,
	datab => \T80s|u0|mcode|Mux202~2_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|alu|Q_t~273_combout\,
	combout => \T80s|u0|mcode|Mux266~5_combout\);

-- Location: LCCOMB_X24_Y15_N12
\T80s|u0|Read_To_Reg_r~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~0_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|mcode|Mux256~12_combout\) # (!\T80s|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux256~12_combout\,
	datab => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|mcode|Mux266~5_combout\,
	combout => \T80s|u0|Read_To_Reg_r~0_combout\);

-- Location: FF_X24_Y15_N13
\T80s|u0|Read_To_Reg_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Read_To_Reg_r~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Read_To_Reg_r\(0));

-- Location: LCCOMB_X24_Y21_N30
\T80s|u0|ALU_Op_r~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~9_combout\ = (\T80s|u0|Equal0~2_combout\ & \T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datad => \T80s|u0|process_0~1_combout\,
	combout => \T80s|u0|ALU_Op_r~9_combout\);

-- Location: LCCOMB_X21_Y16_N26
\T80s|u0|RegAddrA~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrA~2_combout\ = (!\T80s|u0|XY_State\(1) & !\T80s|u0|XY_State\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|RegAddrA~2_combout\);

-- Location: LCCOMB_X21_Y16_N24
\T80s|u0|mcode|Mux281~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~4_combout\ = (\T80s|u0|Equal4~0_combout\ & (((!\T80s|u0|mcode|Mux147~3_combout\)))) # (!\T80s|u0|Equal4~0_combout\ & ((\T80s|u0|RegAddrA~2_combout\ & ((!\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|RegAddrA~2_combout\ & 
-- (!\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~0_combout\,
	datab => \T80s|u0|RegAddrA~2_combout\,
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux281~4_combout\);

-- Location: LCCOMB_X19_Y15_N16
\T80s|u0|alu|Q_t~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~59_combout\ = (!\T80s|u0|IR\(3) & \T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~59_combout\);

-- Location: LCCOMB_X28_Y13_N2
\T80s|u0|alu|Q_t~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~294_combout\ = (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0)) # (\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~294_combout\);

-- Location: LCCOMB_X28_Y13_N20
\T80s|u0|alu|Q_t~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~295_combout\ = (\T80s|u0|alu|Q_t~294_combout\ & ((\T80s|u0|mcode|Mux147~4_combout\) # ((\T80s|u0|IR\(2)) # (!\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~294_combout\,
	combout => \T80s|u0|alu|Q_t~295_combout\);

-- Location: LCCOMB_X21_Y13_N28
\T80s|u0|alu|Q_t~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~296_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~295_combout\) # ((\T80s|u0|alu|Q_t~59_combout\ & \T80s|u0|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~59_combout\,
	datab => \T80s|u0|alu|Q_t~295_combout\,
	datac => \T80s|u0|process_0~3_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~296_combout\);

-- Location: LCCOMB_X21_Y19_N12
\T80s|u0|process_0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~4_combout\ = (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|process_0~4_combout\);

-- Location: LCCOMB_X20_Y14_N14
\T80s|u0|alu|Q_t~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~286_combout\ = ((!\T80s|u0|MCycle\(0) & (!\T80s|u0|MCycle\(2) & !\T80s|u0|MCycle\(1)))) # (!\T80s|u0|process_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|process_0~4_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~286_combout\);

-- Location: LCCOMB_X19_Y14_N22
\T80s|u0|alu|Q_t~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~287_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|IR\(2) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0) & ((!\T80s|u0|IR\(2)))) # (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~287_combout\);

-- Location: LCCOMB_X21_Y14_N8
\T80s|u0|alu|Q_t~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~288_combout\ = (\T80s|u0|alu|Q_t~287_combout\) # ((\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|mcode|Mux238~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|mcode|Mux238~2_combout\,
	datad => \T80s|u0|alu|Q_t~287_combout\,
	combout => \T80s|u0|alu|Q_t~288_combout\);

-- Location: LCCOMB_X21_Y14_N30
\T80s|u0|alu|Q_t~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~289_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~288_combout\ & ((\T80s|u0|IR\(3)))) # (!\T80s|u0|alu|Q_t~288_combout\ & (\T80s|u0|alu|Q_t~286_combout\ & !\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|alu|Q_t~286_combout\,
	datac => \T80s|u0|alu|Q_t~288_combout\,
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~289_combout\);

-- Location: LCCOMB_X21_Y13_N14
\T80s|u0|alu|Q_t~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~292_combout\ = ((\T80s|u0|IR\(1) & !\T80s|u0|IR\(0))) # (!\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~292_combout\);

-- Location: LCCOMB_X21_Y13_N12
\T80s|u0|alu|Q_t~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~293_combout\ = (!\T80s|u0|IR\(6) & (((\T80s|u0|alu|Q_t~257_combout\ & \T80s|u0|Equal3~0_combout\)) # (!\T80s|u0|alu|Q_t~292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~257_combout\,
	datab => \T80s|u0|alu|Q_t~292_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~293_combout\);

-- Location: LCCOMB_X21_Y13_N4
\T80s|u0|alu|Q_t~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~290_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(3) & (\T80s|u0|IR\(1) $ (!\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) & (\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~290_combout\);

-- Location: LCCOMB_X20_Y13_N24
\T80s|u0|alu|Q_t~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~291_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|IR\(2) & ((!\T80s|u0|alu|Q_t~290_combout\))) # (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|alu|Q_t~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~290_combout\,
	combout => \T80s|u0|alu|Q_t~291_combout\);

-- Location: LCCOMB_X21_Y13_N18
\T80s|u0|mcode|Mux94~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux94~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~291_combout\))) # (!\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~293_combout\,
	datab => \T80s|u0|alu|Q_t~291_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux94~0_combout\);

-- Location: LCCOMB_X21_Y13_N30
\T80s|u0|mcode|Mux94~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux94~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux94~0_combout\ & (\T80s|u0|alu|Q_t~296_combout\)) # (!\T80s|u0|mcode|Mux94~0_combout\ & ((\T80s|u0|alu|Q_t~289_combout\))))) # (!\T80s|u0|IR\(4) & 
-- (((\T80s|u0|mcode|Mux94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~296_combout\,
	datac => \T80s|u0|alu|Q_t~289_combout\,
	datad => \T80s|u0|mcode|Mux94~0_combout\,
	combout => \T80s|u0|mcode|Mux94~1_combout\);

-- Location: LCCOMB_X21_Y13_N16
\T80s|u0|mcode|Mux281~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~9_combout\ = (!\T80s|u0|ISet\(0) & ((\T80s|u0|IR\(7) & (!\T80s|u0|alu|Q_t~258_combout\)) # (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux94~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|alu|Q_t~258_combout\,
	datac => \T80s|u0|mcode|Mux94~1_combout\,
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Mux281~9_combout\);

-- Location: LCCOMB_X24_Y16_N2
\T80s|u0|mcode|Mux281~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~10_combout\ = (\T80s|u0|mcode|Mux281~9_combout\) # ((\T80s|u0|ISet\(0) & (!\T80s|u0|mcode|Mux281~4_combout\ & !\T80s|u0|mcode|Mux202~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux281~4_combout\,
	datac => \T80s|u0|mcode|Mux281~9_combout\,
	datad => \T80s|u0|mcode|Mux202~2_combout\,
	combout => \T80s|u0|mcode|Mux281~10_combout\);

-- Location: LCCOMB_X18_Y13_N6
\T80s|u0|mcode|Mux281~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~5_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|MCycle\(1) & !\T80s|u0|MCycle\(2))))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux281~5_combout\);

-- Location: LCCOMB_X18_Y13_N20
\T80s|u0|mcode|Mux281~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~6_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux281~5_combout\ & ((\T80s|u0|alu|Q_t~71_combout\) # (\T80s|u0|alu|Q_t~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~71_combout\,
	datab => \T80s|u0|alu|Q_t~181_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux281~5_combout\,
	combout => \T80s|u0|mcode|Mux281~6_combout\);

-- Location: LCCOMB_X18_Y13_N2
\T80s|u0|mcode|Mux231~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~10_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|IR\(0) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux231~10_combout\);

-- Location: LCCOMB_X18_Y13_N28
\T80s|u0|mcode|Mux281~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~7_combout\ = (\T80s|u0|mcode|Mux281~6_combout\) # ((\T80s|u0|mcode|Mux69~2_combout\ & (\T80s|u0|mcode|Mux147~5_combout\ & \T80s|u0|mcode|Mux231~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux69~2_combout\,
	datab => \T80s|u0|mcode|Mux281~6_combout\,
	datac => \T80s|u0|mcode|Mux147~5_combout\,
	datad => \T80s|u0|mcode|Mux231~10_combout\,
	combout => \T80s|u0|mcode|Mux281~7_combout\);

-- Location: LCCOMB_X23_Y13_N10
\T80s|u0|mcode|Mux281~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~12_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux147~2_combout\)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~3_combout\ & (\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux281~12_combout\);

-- Location: LCCOMB_X23_Y13_N14
\T80s|u0|mcode|Mux281~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~8_combout\ = (\T80s|u0|mcode|Mux217~0_combout\ & ((\T80s|u0|mcode|Mux281~12_combout\) # ((\T80s|u0|mcode|Mux281~7_combout\ & !\T80s|u0|IR\(7))))) # (!\T80s|u0|mcode|Mux217~0_combout\ & (\T80s|u0|mcode|Mux281~7_combout\ & 
-- (!\T80s|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datab => \T80s|u0|mcode|Mux281~7_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux281~12_combout\,
	combout => \T80s|u0|mcode|Mux281~8_combout\);

-- Location: LCCOMB_X24_Y16_N8
\T80s|u0|Save_ALU_r~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_ALU_r~0_combout\ = (\T80s|u0|ALU_Op_r~9_combout\ & ((\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux281~8_combout\))) # (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux281~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r~9_combout\,
	datab => \T80s|u0|mcode|Mux281~10_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux281~8_combout\,
	combout => \T80s|u0|Save_ALU_r~0_combout\);

-- Location: FF_X24_Y16_N9
\T80s|u0|Save_ALU_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Save_ALU_r~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Save_ALU_r~q\);

-- Location: LCCOMB_X25_Y16_N6
\T80s|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|Equal2~0_combout\ = (!\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y21_N6
\T80s|u0|mcode|Mux257~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux257~2_combout\ = (\T80s|u0|mcode|Mux69~2_combout\ & (\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(2) $ (\T80s|u0|MCycle\(1))))) # (!\T80s|u0|mcode|Mux69~2_combout\ & (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|mcode|Mux69~2_combout\,
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux257~2_combout\);

-- Location: LCCOMB_X20_Y14_N4
\T80s|u0|mcode|Mux257~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux257~3_combout\ = (!\T80s|u0|mcode|Mux69~9_combout\ & ((\T80s|u0|alu|Q_t~79_combout\ & ((\T80s|u0|mcode|Mux257~2_combout\))) # (!\T80s|u0|alu|Q_t~79_combout\ & (\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|mcode|Mux69~9_combout\,
	datac => \T80s|u0|alu|Q_t~79_combout\,
	datad => \T80s|u0|mcode|Mux257~2_combout\,
	combout => \T80s|u0|mcode|Mux257~3_combout\);

-- Location: LCCOMB_X18_Y17_N22
\T80s|u0|alu|Q_t~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~324_combout\ = (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(6)) # ((\T80s|u0|mcode|Mux147~2_combout\) # (\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~324_combout\);

-- Location: LCCOMB_X18_Y17_N14
\T80s|u0|alu|Q_t~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~297_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~209_combout\) # ((!\T80s|u0|IR\(2) & \T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~209_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~297_combout\);

-- Location: LCCOMB_X18_Y17_N0
\T80s|u0|alu|Q_t~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~323_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|mcode|Mux147~3_combout\) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|alu|Q_t~323_combout\);

-- Location: LCCOMB_X18_Y17_N16
\T80s|u0|alu|Q_t~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~298_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|alu|Q_t~323_combout\)))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~324_combout\) # ((\T80s|u0|alu|Q_t~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~324_combout\,
	datab => \T80s|u0|alu|Q_t~297_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~323_combout\,
	combout => \T80s|u0|alu|Q_t~298_combout\);

-- Location: LCCOMB_X18_Y17_N2
\T80s|u0|alu|Q_t~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~299_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~257_combout\) # (!\T80s|u0|mcode|Mux298~0_combout\)))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~298_combout\,
	datac => \T80s|u0|alu|Q_t~257_combout\,
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|alu|Q_t~299_combout\);

-- Location: LCCOMB_X18_Y17_N6
\T80s|u0|alu|Q_t~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~302_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~257_combout\) # (!\T80s|u0|mcode|Mux298~0_combout\)))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~323_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~323_combout\,
	datac => \T80s|u0|alu|Q_t~257_combout\,
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|alu|Q_t~302_combout\);

-- Location: LCCOMB_X26_Y14_N6
\T80s|u0|alu|Q_t~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~300_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|alu|Q_t~209_combout\) # (\T80s|u0|alu|Q_t~260_combout\)))) # (!\T80s|u0|IR\(1) & (!\T80s|u0|mcode|Mux298~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux298~0_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|alu|Q_t~209_combout\,
	datad => \T80s|u0|alu|Q_t~260_combout\,
	combout => \T80s|u0|alu|Q_t~300_combout\);

-- Location: LCCOMB_X18_Y17_N24
\T80s|u0|alu|Q_t~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~301_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~327_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|alu|Q_t~327_combout\,
	datad => \T80s|u0|alu|Q_t~300_combout\,
	combout => \T80s|u0|alu|Q_t~301_combout\);

-- Location: LCCOMB_X18_Y17_N28
\T80s|u0|alu|Q_t~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~303_combout\ = (\T80s|u0|alu|Q_t~301_combout\) # ((\T80s|u0|alu|Q_t~302_combout\ & !\T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~302_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~301_combout\,
	combout => \T80s|u0|alu|Q_t~303_combout\);

-- Location: LCCOMB_X18_Y17_N26
\T80s|u0|mcode|Mux70~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux70~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~303_combout\)) # (!\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~302_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~303_combout\,
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|alu|Q_t~302_combout\,
	combout => \T80s|u0|mcode|Mux70~0_combout\);

-- Location: LCCOMB_X20_Y13_N26
\T80s|u0|alu|Q_t~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~305_combout\ = (\T80s|u0|process_0~3_combout\ & (\T80s|u0|IR\(2) & !\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~305_combout\);

-- Location: LCCOMB_X17_Y16_N24
\T80s|u0|alu|Q_t~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~222_combout\ = (!\T80s|u0|IR\(1) & !\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~222_combout\);

-- Location: LCCOMB_X19_Y18_N18
\T80s|u0|alu|Q_t~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~304_combout\ = (\T80s|u0|alu|Q_t~222_combout\ & ((\T80s|u0|alu|Q_t~209_combout\) # ((\T80s|u0|mcode|Mux147~4_combout\ & !\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|alu|Q_t~209_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~222_combout\,
	combout => \T80s|u0|alu|Q_t~304_combout\);

-- Location: LCCOMB_X18_Y17_N12
\T80s|u0|alu|Q_t~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~306_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|IR\(0))))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~304_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~305_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~304_combout\,
	combout => \T80s|u0|alu|Q_t~306_combout\);

-- Location: LCCOMB_X18_Y17_N10
\T80s|u0|alu|Q_t~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~307_combout\ = (\T80s|u0|alu|Q_t~306_combout\ & (((\T80s|u0|alu|Q_t~327_combout\)) # (!\T80s|u0|IR\(3)))) # (!\T80s|u0|alu|Q_t~306_combout\ & (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~306_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|alu|Q_t~327_combout\,
	datad => \T80s|u0|alu|Q_t~323_combout\,
	combout => \T80s|u0|alu|Q_t~307_combout\);

-- Location: LCCOMB_X18_Y17_N8
\T80s|u0|mcode|Mux70~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux70~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux70~0_combout\ & ((\T80s|u0|alu|Q_t~307_combout\))) # (!\T80s|u0|mcode|Mux70~0_combout\ & (\T80s|u0|alu|Q_t~299_combout\)))) # (!\T80s|u0|IR\(4) & 
-- (((\T80s|u0|mcode|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~299_combout\,
	datac => \T80s|u0|mcode|Mux70~0_combout\,
	datad => \T80s|u0|alu|Q_t~307_combout\,
	combout => \T80s|u0|mcode|Mux70~1_combout\);

-- Location: LCCOMB_X21_Y14_N28
\T80s|u0|mcode|Mux257~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux257~4_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux257~3_combout\) # ((\T80s|u0|mcode|Mux257~6_combout\)))) # (!\T80s|u0|IR\(7) & (((\T80s|u0|mcode|Mux70~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux257~3_combout\,
	datac => \T80s|u0|mcode|Mux70~1_combout\,
	datad => \T80s|u0|mcode|Mux257~6_combout\,
	combout => \T80s|u0|mcode|Mux257~4_combout\);

-- Location: LCCOMB_X21_Y14_N10
\T80s|u0|mcode|Mux257~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux257~5_combout\ = (\T80s|u0|ISet\(0) & (!\T80s|u0|mcode|Mux202~2_combout\ & (!\T80s|u0|mcode|Mux281~4_combout\))) # (!\T80s|u0|ISet\(0) & (((\T80s|u0|mcode|Mux257~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux202~2_combout\,
	datab => \T80s|u0|ISet\(0),
	datac => \T80s|u0|mcode|Mux281~4_combout\,
	datad => \T80s|u0|mcode|Mux257~4_combout\,
	combout => \T80s|u0|mcode|Mux257~5_combout\);

-- Location: LCCOMB_X25_Y17_N14
\T80s|u0|mcode|Mux221~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux221~0_combout\ = (\T80s|u0|mcode|Mux217~0_combout\ & (\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux217~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux221~0_combout\);

-- Location: LCCOMB_X21_Y19_N18
\T80s|u0|mcode|Mux215~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux215~3_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux147~4_combout\) # ((\T80s|u0|process_0~3_combout\ & !\T80s|u0|Equal4~1_combout\)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|process_0~3_combout\ & (!\T80s|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|Equal4~1_combout\,
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|mcode|Mux215~3_combout\);

-- Location: LCCOMB_X29_Y13_N26
\T80s|u0|alu|Q_t~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~86_combout\ = (\T80s|u0|IR\(1) & \T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~86_combout\);

-- Location: LCCOMB_X21_Y21_N0
\T80s|u0|mcode|Mux215~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux215~2_combout\ = (\T80s|u0|alu|Q_t~86_combout\ & ((\T80s|u0|mcode|Mux215~1_combout\) # ((\T80s|u0|mcode|Mux215~0_combout\ & \T80s|u0|alu|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~86_combout\,
	datab => \T80s|u0|mcode|Mux215~0_combout\,
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|mcode|Mux215~1_combout\,
	combout => \T80s|u0|mcode|Mux215~2_combout\);

-- Location: LCCOMB_X21_Y19_N4
\T80s|u0|mcode|Mux215~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux215~4_combout\ = (\T80s|u0|mcode|Mux202~2_combout\ & ((\T80s|u0|mcode|Mux215~2_combout\) # ((\T80s|u0|process_0~4_combout\ & \T80s|u0|mcode|Mux215~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~4_combout\,
	datab => \T80s|u0|mcode|Mux215~3_combout\,
	datac => \T80s|u0|mcode|Mux215~2_combout\,
	datad => \T80s|u0|mcode|Mux202~2_combout\,
	combout => \T80s|u0|mcode|Mux215~4_combout\);

-- Location: LCCOMB_X21_Y19_N6
\T80s|u0|Read_To_Reg_r~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~2_combout\ = ((\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux221~0_combout\) # (\T80s|u0|mcode|Mux215~4_combout\)))) # (!\T80s|u0|mcode|Mux266~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux221~0_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux215~4_combout\,
	datad => \T80s|u0|mcode|Mux266~5_combout\,
	combout => \T80s|u0|Read_To_Reg_r~2_combout\);

-- Location: LCCOMB_X21_Y19_N30
\T80s|u0|Read_To_Reg_r~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~3_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|Read_To_Reg_r~2_combout\) # ((\T80s|u0|mcode|Mux257~5_combout\ & !\T80s|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux257~5_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|Equal0~2_combout\,
	datad => \T80s|u0|Read_To_Reg_r~2_combout\,
	combout => \T80s|u0|Read_To_Reg_r~3_combout\);

-- Location: FF_X21_Y19_N31
\T80s|u0|Read_To_Reg_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Read_To_Reg_r~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Read_To_Reg_r\(4));

-- Location: LCCOMB_X24_Y15_N24
\T80s|u0|Read_To_Reg_r~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~5_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|mcode|Mux254~16_combout\) # (!\T80s|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux266~5_combout\,
	datab => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|mcode|Mux254~16_combout\,
	combout => \T80s|u0|Read_To_Reg_r~5_combout\);

-- Location: FF_X24_Y15_N25
\T80s|u0|Read_To_Reg_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Read_To_Reg_r~5_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Read_To_Reg_r\(2));

-- Location: LCCOMB_X24_Y15_N2
\T80s|u0|Read_To_Reg_r~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~1_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|mcode|Mux255~10_combout\) # (!\T80s|u0|mcode|Mux266~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|mcode|Mux266~5_combout\,
	datad => \T80s|u0|mcode|Mux255~10_combout\,
	combout => \T80s|u0|Read_To_Reg_r~1_combout\);

-- Location: FF_X24_Y15_N3
\T80s|u0|Read_To_Reg_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Read_To_Reg_r~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Read_To_Reg_r\(1));

-- Location: LCCOMB_X25_Y18_N0
\T80s|u0|RegWEH~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegWEH~0_combout\ = (!\T80s|u0|Read_To_Reg_r\(3) & (\T80s|u0|Read_To_Reg_r\(4) & ((!\T80s|u0|Read_To_Reg_r\(1)) # (!\T80s|u0|Read_To_Reg_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(3),
	datab => \T80s|u0|Read_To_Reg_r\(4),
	datac => \T80s|u0|Read_To_Reg_r\(2),
	datad => \T80s|u0|Read_To_Reg_r\(1),
	combout => \T80s|u0|RegWEH~0_combout\);

-- Location: LCCOMB_X25_Y18_N30
\T80s|u0|RegWEH~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegWEH~1_combout\ = (\T80s|u0|RegWEH~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & (\T80s|u0|process_0~9_combout\)) # (!\T80s|u0|Save_ALU_r~q\ & ((\T80s|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~9_combout\,
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|Equal2~0_combout\,
	datad => \T80s|u0|RegWEH~0_combout\,
	combout => \T80s|u0|RegWEH~1_combout\);

-- Location: LCCOMB_X25_Y18_N8
\T80s|u0|RegWEL~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegWEL~0_combout\ = ((\T80s|u0|Read_To_Reg_r\(0) & \T80s|u0|RegWEH~1_combout\)) # (!\T80s|u0|RegWEH~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegWEH~2_combout\,
	datab => \T80s|u0|Read_To_Reg_r\(0),
	datac => \T80s|u0|RegWEH~1_combout\,
	combout => \T80s|u0|RegWEL~0_combout\);

-- Location: LCCOMB_X24_Y24_N16
\T80s|u0|Regs|RegsL[7][0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[7][0]~3_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[7][0]~3_combout\);

-- Location: FF_X27_Y24_N9
\T80s|u0|Regs|RegsL[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][6]~q\);

-- Location: FF_X25_Y18_N23
\T80s|u0|RegAddrB_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrB_r\(1));

-- Location: LCCOMB_X25_Y18_N22
\T80s|u0|RegAddrB[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrB[1]~1_combout\ = (\T80s|u0|RegAddrB_r\(1) & ((!\T80s|Equal1~0_combout\) # (!\T80s|u0|mcode|Mux278~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux278~0_combout\,
	datac => \T80s|u0|RegAddrB_r\(1),
	datad => \T80s|Equal1~0_combout\,
	combout => \T80s|u0|RegAddrB[1]~1_combout\);

-- Location: LCCOMB_X24_Y24_N20
\T80s|u0|Regs|RegsL[6][0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[6][0]~1_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[6][0]~1_combout\);

-- Location: FF_X26_Y24_N13
\T80s|u0|Regs|RegsL[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][6]~q\);

-- Location: LCCOMB_X26_Y24_N4
\T80s|u0|Regs|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux25~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsL[6][6]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][6]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[6][6]~q\,
	combout => \T80s|u0|Regs|Mux25~0_combout\);

-- Location: LCCOMB_X24_Y24_N30
\T80s|u0|Regs|RegsL[5][0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[5][0]~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[5][0]~0_combout\);

-- Location: FF_X27_Y24_N19
\T80s|u0|Regs|RegsL[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][6]~q\);

-- Location: LCCOMB_X27_Y24_N22
\T80s|u0|Regs|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux25~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux25~0_combout\ & (\T80s|u0|Regs|RegsL[7][6]~q\)) # (!\T80s|u0|Regs|Mux25~0_combout\ & ((\T80s|u0|Regs|RegsL[5][6]~q\))))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (((\T80s|u0|Regs|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsL[7][6]~q\,
	datac => \T80s|u0|Regs|Mux25~0_combout\,
	datad => \T80s|u0|Regs|RegsL[5][6]~q\,
	combout => \T80s|u0|Regs|Mux25~1_combout\);

-- Location: LCCOMB_X24_Y23_N26
\T80s|u0|Regs|RegsL[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[1][6]~feeder_combout\ = \T80s|u0|RegDIL[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[6]~13_combout\,
	combout => \T80s|u0|Regs|RegsL[1][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N24
\T80s|u0|Regs|RegsL[1][0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[1][0]~5_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[1][0]~5_combout\);

-- Location: FF_X24_Y23_N27
\T80s|u0|Regs|RegsL[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[1][6]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][6]~q\);

-- Location: LCCOMB_X24_Y23_N12
\T80s|u0|Regs|RegsL[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[0][6]~feeder_combout\ = \T80s|u0|RegDIL[6]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[6]~13_combout\,
	combout => \T80s|u0|Regs|RegsL[0][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N18
\T80s|u0|Regs|RegsL[0][0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[0][0]~6_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[0][0]~6_combout\);

-- Location: FF_X24_Y23_N13
\T80s|u0|Regs|RegsL[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[0][6]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][6]~q\);

-- Location: LCCOMB_X24_Y23_N14
\T80s|u0|Regs|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux25~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|RegAddrB[0]~0_combout\)) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][6]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsL[1][6]~q\,
	datad => \T80s|u0|Regs|RegsL[0][6]~q\,
	combout => \T80s|u0|Regs|Mux25~2_combout\);

-- Location: LCCOMB_X24_Y24_N12
\T80s|u0|Regs|RegsL[3][0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[3][0]~7_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[3][0]~7_combout\);

-- Location: FF_X28_Y23_N25
\T80s|u0|Regs|RegsL[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][6]~q\);

-- Location: LCCOMB_X24_Y24_N26
\T80s|u0|Regs|RegsL[2][0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[2][0]~4_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[2][0]~4_combout\);

-- Location: FF_X28_Y23_N31
\T80s|u0|Regs|RegsL[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][6]~q\);

-- Location: LCCOMB_X25_Y23_N10
\T80s|u0|Regs|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux25~3_combout\ = (\T80s|u0|Regs|Mux25~2_combout\ & ((\T80s|u0|Regs|RegsL[3][6]~q\) # ((!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux25~2_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\ & \T80s|u0|Regs|RegsL[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux25~2_combout\,
	datab => \T80s|u0|Regs|RegsL[3][6]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[2][6]~q\,
	combout => \T80s|u0|Regs|Mux25~3_combout\);

-- Location: LCCOMB_X21_Y16_N18
\T80s|u0|process_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~14_combout\ = (!\T80s|u0|XY_Ind~q\ & (!\T80s|u0|mcode|Set_BusB_To[1]~12_combout\ & ((\T80s|u0|XY_State\(1)) # (\T80s|u0|XY_State\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_Ind~q\,
	datab => \T80s|u0|XY_State\(1),
	datac => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|process_1~14_combout\);

-- Location: LCCOMB_X21_Y16_N6
\T80s|u0|RegAddrB_r~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrB_r~1_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\ & ((\T80s|u0|process_1~14_combout\ & ((\T80s|u0|XY_State\(1)))) # (!\T80s|u0|process_1~14_combout\ & (\T80s|u0|Alternate~q\)))) # (!\T80s|u0|mcode|Set_BusB_To[2]~26_combout\ & 
-- (\T80s|u0|Alternate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Alternate~q\,
	datab => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|process_1~14_combout\,
	combout => \T80s|u0|RegAddrB_r~1_combout\);

-- Location: FF_X21_Y16_N7
\T80s|u0|RegAddrB_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrB_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrB_r\(2));

-- Location: LCCOMB_X24_Y19_N8
\T80s|u0|RegAddrB[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrB[2]~2_combout\ = (\T80s|Equal1~0_combout\ & ((\T80s|u0|mcode|Mux278~0_combout\ & ((\T80s|u0|Alternate~q\))) # (!\T80s|u0|mcode|Mux278~0_combout\ & (\T80s|u0|RegAddrB_r\(2))))) # (!\T80s|Equal1~0_combout\ & (\T80s|u0|RegAddrB_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|RegAddrB_r\(2),
	datac => \T80s|u0|mcode|Mux278~0_combout\,
	datad => \T80s|u0|Alternate~q\,
	combout => \T80s|u0|RegAddrB[2]~2_combout\);

-- Location: LCCOMB_X27_Y24_N6
\T80s|u0|Regs|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux25~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux25~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux25~1_combout\,
	datab => \T80s|u0|Regs|Mux25~3_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux25~4_combout\);

-- Location: LCCOMB_X30_Y22_N2
\T80s|u0|RegDIL[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[6]~13_combout\ = (\T80s|u0|RegDIL[6]~12_combout\ & (((\T80s|u0|Regs|Mux25~4_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\))) # (!\T80s|u0|RegDIL[6]~12_combout\ & (\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIL[6]~12_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|Save_Mux[6]~5_combout\,
	datad => \T80s|u0|Regs|Mux25~4_combout\,
	combout => \T80s|u0|RegDIL[6]~13_combout\);

-- Location: LCCOMB_X24_Y24_N2
\T80s|u0|Regs|RegsL[4][0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[4][0]~2_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEL~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEL~0_combout\,
	combout => \T80s|u0|Regs|RegsL[4][0]~2_combout\);

-- Location: FF_X26_Y24_N11
\T80s|u0|Regs|RegsL[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[6]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][6]~q\);

-- Location: LCCOMB_X26_Y24_N10
\T80s|u0|Regs|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux9~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\)) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsL[6][6]~q\))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsL[4][6]~q\,
	datad => \T80s|u0|Regs|RegsL[6][6]~q\,
	combout => \T80s|u0|Regs|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y24_N8
\T80s|u0|Regs|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux9~1_combout\ = (\T80s|u0|Regs|Mux9~0_combout\ & (((\T80s|u0|Regs|RegsL[7][6]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux9~0_combout\ & (\T80s|u0|Regs|RegsL[5][6]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux9~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][6]~q\,
	datac => \T80s|u0|Regs|RegsL[7][6]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux9~1_combout\);

-- Location: LCCOMB_X24_Y23_N16
\T80s|u0|Regs|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux9~2_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[0]~6_combout\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|Regs|RegsL[1][6]~q\)) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[1][6]~q\,
	datad => \T80s|u0|Regs|RegsL[0][6]~q\,
	combout => \T80s|u0|Regs|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y23_N22
\T80s|u0|Regs|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux9~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux9~2_combout\ & (\T80s|u0|Regs|RegsL[3][6]~q\)) # (!\T80s|u0|Regs|Mux9~2_combout\ & ((\T80s|u0|Regs|RegsL[2][6]~q\))))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|Regs|RegsL[3][6]~q\,
	datac => \T80s|u0|Regs|Mux9~2_combout\,
	datad => \T80s|u0|Regs|RegsL[2][6]~q\,
	combout => \T80s|u0|Regs|Mux9~3_combout\);

-- Location: LCCOMB_X28_Y20_N16
\T80s|u0|Regs|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux9~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux9~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux9~1_combout\,
	datab => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux9~3_combout\,
	combout => \T80s|u0|Regs|Mux9~4_combout\);

-- Location: LCCOMB_X19_Y19_N26
\T80s|u0|alu|Q_t~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~60_combout\ = (\T80s|u0|IR\(1) & !\T80s|u0|MCycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~60_combout\);

-- Location: LCCOMB_X20_Y13_N30
\T80s|u0|mcode|Mux87~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~6_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(2) & (\T80s|u0|alu|Q_t~60_combout\ & (\T80s|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|alu|Q_t~60_combout\,
	datac => \T80s|u0|mcode|Mux147~6_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux87~6_combout\);

-- Location: LCCOMB_X19_Y14_N8
\T80s|u0|mcode|Mux220~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux220~2_combout\ = (\T80s|u0|IR\(6) & \T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux220~2_combout\);

-- Location: LCCOMB_X26_Y13_N14
\T80s|u0|mcode|Mux87~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~0_combout\ = (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux87~0_combout\);

-- Location: LCCOMB_X24_Y13_N28
\T80s|u0|mcode|Mux87~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~7_combout\ = (\T80s|u0|mcode|Mux87~6_combout\ & ((\T80s|u0|mcode|Mux220~2_combout\) # ((\T80s|u0|alu|Q_t~167_combout\ & \T80s|u0|mcode|Mux87~0_combout\)))) # (!\T80s|u0|mcode|Mux87~6_combout\ & (((\T80s|u0|alu|Q_t~167_combout\ & 
-- \T80s|u0|mcode|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux87~6_combout\,
	datab => \T80s|u0|mcode|Mux220~2_combout\,
	datac => \T80s|u0|alu|Q_t~167_combout\,
	datad => \T80s|u0|mcode|Mux87~0_combout\,
	combout => \T80s|u0|mcode|Mux87~7_combout\);

-- Location: LCCOMB_X17_Y16_N10
\T80s|u0|alu|Q_t~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~105_combout\ = (!\T80s|u0|IR\(1) & \T80s|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~105_combout\);

-- Location: LCCOMB_X24_Y14_N30
\T80s|u0|alu|Q_t~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~179_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~105_combout\ & (!\T80s|u0|mcode|Mux44~0_combout\)) # (!\T80s|u0|alu|Q_t~105_combout\ & ((\T80s|u0|mcode|Mux193~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux44~0_combout\,
	datac => \T80s|u0|alu|Q_t~105_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~179_combout\);

-- Location: LCCOMB_X24_Y13_N26
\T80s|u0|mcode|Mux87~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~5_combout\ = (\T80s|u0|mcode|Mux87~4_combout\ & (!\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~167_combout\) # (\T80s|u0|alu|Q_t~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux87~4_combout\,
	datab => \T80s|u0|alu|Q_t~167_combout\,
	datac => \T80s|u0|alu|Q_t~179_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux87~5_combout\);

-- Location: LCCOMB_X24_Y13_N18
\T80s|u0|mcode|Mux87~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~8_combout\ = (\T80s|u0|mcode|Mux87~5_combout\) # ((\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux87~7_combout\ & !\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux87~7_combout\,
	datac => \T80s|u0|mcode|Mux87~5_combout\,
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux87~8_combout\);

-- Location: LCCOMB_X25_Y13_N20
\T80s|u0|mcode|Mux87~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~1_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(2) & (\T80s|u0|IR\(1) $ (!\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux87~1_combout\);

-- Location: LCCOMB_X19_Y19_N6
\T80s|u0|alu|Q_t~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~325_combout\ = (\T80s|u0|alu|Q_t~177_combout\ & ((\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0)))) # (!\T80s|u0|IR\(1) & ((!\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~177_combout\,
	combout => \T80s|u0|alu|Q_t~325_combout\);

-- Location: LCCOMB_X27_Y18_N28
\T80s|u0|alu|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~5_combout\ = (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(5) & \T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Mux7~5_combout\);

-- Location: LCCOMB_X24_Y15_N20
\T80s|u0|mcode|Mux87~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~2_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|alu|Q_t~325_combout\) # ((\T80s|u0|mcode|Mux87~1_combout\ & \T80s|u0|alu|Mux7~5_combout\)))) # (!\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux87~1_combout\ & ((\T80s|u0|alu|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux87~1_combout\,
	datac => \T80s|u0|alu|Q_t~325_combout\,
	datad => \T80s|u0|alu|Mux7~5_combout\,
	combout => \T80s|u0|mcode|Mux87~2_combout\);

-- Location: LCCOMB_X24_Y13_N24
\T80s|u0|mcode|Mux87~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux87~3_combout\ = (\T80s|u0|mcode|Mux87~2_combout\ & ((\T80s|u0|alu|Q_t~167_combout\) # ((\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux193~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux87~2_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~167_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux87~3_combout\);

-- Location: LCCOMB_X24_Y13_N8
\T80s|u0|mcode|Mux274~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux274~2_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux87~3_combout\) # ((\T80s|u0|mcode|Mux87~8_combout\ & !\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux87~8_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux87~3_combout\,
	combout => \T80s|u0|mcode|Mux274~2_combout\);

-- Location: LCCOMB_X25_Y13_N10
\T80s|u0|mcode|Mux275~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~8_combout\ = (!\T80s|u0|IR\(1) & !\T80s|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux275~8_combout\);

-- Location: LCCOMB_X25_Y13_N16
\T80s|u0|mcode|Mux226~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux226~1_combout\ = (\T80s|u0|MCycle\(1) & (\T80s|u0|IR\(3) & ((\T80s|u0|MCycle\(0)) # (!\T80s|u0|IR\(0))))) # (!\T80s|u0|MCycle\(1) & (((!\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux226~1_combout\);

-- Location: LCCOMB_X25_Y13_N4
\T80s|u0|mcode|Mux226~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux226~0_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(0) & (\T80s|u0|IR\(3) & \T80s|u0|mcode|Mux147~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|mcode|Mux226~0_combout\);

-- Location: LCCOMB_X25_Y13_N2
\T80s|u0|mcode|Mux274~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux274~0_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux264~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux264~2_combout\,
	combout => \T80s|u0|mcode|Mux274~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\T80s|u0|mcode|Mux274~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux274~1_combout\ = (\T80s|u0|mcode|Mux274~0_combout\ & ((\T80s|u0|mcode|Mux226~0_combout\) # ((\T80s|u0|mcode|Mux275~8_combout\ & \T80s|u0|mcode|Mux226~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux275~8_combout\,
	datab => \T80s|u0|mcode|Mux226~1_combout\,
	datac => \T80s|u0|mcode|Mux226~0_combout\,
	datad => \T80s|u0|mcode|Mux274~0_combout\,
	combout => \T80s|u0|mcode|Mux274~1_combout\);

-- Location: LCCOMB_X21_Y15_N10
\T80s|u0|mcode|Mux274~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux274~3_combout\ = (\T80s|u0|Equal3~0_combout\ & (\T80s|u0|Equal3~1_combout\ & (!\T80s|u0|IR\(7) & !\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal3~0_combout\,
	datab => \T80s|u0|Equal3~1_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux274~3_combout\);

-- Location: LCCOMB_X21_Y15_N12
\T80s|u0|mcode|Mux274~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux274~4_combout\ = (\T80s|u0|mcode|Mux274~1_combout\) # ((\T80s|u0|mcode|Mux258~0_combout\ & ((\T80s|u0|mcode|Mux274~2_combout\) # (\T80s|u0|mcode|Mux274~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~2_combout\,
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|mcode|Mux274~1_combout\,
	datad => \T80s|u0|mcode|Mux274~3_combout\,
	combout => \T80s|u0|mcode|Mux274~4_combout\);

-- Location: FF_X29_Y23_N21
\T80s|u0|RegBusA_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux10~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(5));

-- Location: LCCOMB_X20_Y14_N6
\T80s|u0|mcode|Mux248~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~1_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux44~0_combout\)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|Equal4~1_combout\ & ((\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|Equal4~1_combout\,
	datac => \T80s|u0|mcode|Mux44~0_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux248~1_combout\);

-- Location: LCCOMB_X20_Y14_N28
\T80s|u0|mcode|Mux248~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~2_combout\ = (\T80s|u0|alu|Q_t~79_combout\ & ((\T80s|u0|IR\(1) & (\T80s|u0|Equal4~5_combout\ & !\T80s|u0|mcode|Mux248~1_combout\)) # (!\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux248~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~5_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|alu|Q_t~79_combout\,
	datad => \T80s|u0|mcode|Mux248~1_combout\,
	combout => \T80s|u0|mcode|Mux248~2_combout\);

-- Location: LCCOMB_X20_Y14_N10
\T80s|u0|mcode|Mux248~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~3_combout\ = (\T80s|u0|mcode|Mux248~2_combout\) # ((\T80s|u0|Equal4~5_combout\ & (\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~5_combout\,
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|Equal4~3_combout\,
	datad => \T80s|u0|mcode|Mux248~2_combout\,
	combout => \T80s|u0|mcode|Mux248~3_combout\);

-- Location: LCCOMB_X24_Y16_N0
\T80s|u0|mcode|Mux248~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~4_combout\ = (\T80s|u0|mcode|Mux221~0_combout\) # ((\T80s|u0|mcode|Mux202~2_combout\ & (\T80s|u0|mcode|Mux248~3_combout\ & !\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux202~2_combout\,
	datab => \T80s|u0|mcode|Mux221~0_combout\,
	datac => \T80s|u0|mcode|Mux248~3_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux248~4_combout\);

-- Location: LCCOMB_X26_Y13_N10
\T80s|u0|mcode|Mux61~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~9_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|IR\(3) & (\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux61~9_combout\);

-- Location: LCCOMB_X24_Y13_N22
\T80s|u0|mcode|Mux61~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~10_combout\ = (\T80s|u0|mcode|Mux220~2_combout\ & (\T80s|u0|IR\(2) & ((\T80s|u0|IR\(1)) # (\T80s|u0|mcode|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~2_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux61~9_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux61~10_combout\);

-- Location: LCCOMB_X24_Y13_N12
\T80s|u0|mcode|Mux61~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~11_combout\ = (!\T80s|u0|Equal3~3_combout\ & ((\T80s|u0|mcode|Mux61~10_combout\) # ((\T80s|u0|alu|Q_t~177_combout\ & \T80s|u0|mcode|Mux92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~177_combout\,
	datab => \T80s|u0|mcode|Mux92~0_combout\,
	datac => \T80s|u0|mcode|Mux61~10_combout\,
	datad => \T80s|u0|Equal3~3_combout\,
	combout => \T80s|u0|mcode|Mux61~11_combout\);

-- Location: LCCOMB_X24_Y13_N10
\T80s|u0|alu|Q_t~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~255_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~241_combout\) # ((\T80s|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~241_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|Equal4~1_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~255_combout\);

-- Location: LCCOMB_X27_Y13_N20
\T80s|u0|alu|Q_t~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~108_combout\ = (\T80s|u0|IR\(1)) # (\T80s|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~108_combout\);

-- Location: LCCOMB_X24_Y13_N30
\T80s|u0|mcode|Mux61~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~6_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux220~2_combout\ & ((\T80s|u0|mcode|Mux147~3_combout\) # (\T80s|u0|alu|Q_t~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|mcode|Mux220~2_combout\,
	datad => \T80s|u0|alu|Q_t~108_combout\,
	combout => \T80s|u0|mcode|Mux61~6_combout\);

-- Location: LCCOMB_X24_Y13_N0
\T80s|u0|mcode|Mux61~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~7_combout\ = (\T80s|u0|Equal3~3_combout\ & ((\T80s|u0|mcode|Mux61~6_combout\) # ((\T80s|u0|alu|Q_t~177_combout\ & \T80s|u0|mcode|Mux92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~6_combout\,
	datab => \T80s|u0|Equal3~3_combout\,
	datac => \T80s|u0|alu|Q_t~177_combout\,
	datad => \T80s|u0|mcode|Mux92~0_combout\,
	combout => \T80s|u0|mcode|Mux61~7_combout\);

-- Location: LCCOMB_X24_Y13_N20
\T80s|u0|mcode|Mux61~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~8_combout\ = (\T80s|u0|mcode|Mux61~7_combout\ & ((\T80s|u0|alu|Q_t~167_combout\) # ((\T80s|u0|alu|Q_t~255_combout\ & \T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~255_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~167_combout\,
	datad => \T80s|u0|mcode|Mux61~7_combout\,
	combout => \T80s|u0|mcode|Mux61~8_combout\);

-- Location: LCCOMB_X24_Y13_N2
\T80s|u0|alu|Q_t~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~256_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~108_combout\ & ((\T80s|u0|mcode|Mux193~0_combout\))) # (!\T80s|u0|alu|Q_t~108_combout\ & (\T80s|u0|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~5_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~108_combout\,
	combout => \T80s|u0|alu|Q_t~256_combout\);

-- Location: LCCOMB_X24_Y13_N4
\T80s|u0|mcode|Mux61~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~12_combout\ = (\T80s|u0|mcode|Mux61~8_combout\) # ((\T80s|u0|mcode|Mux61~11_combout\ & ((\T80s|u0|alu|Q_t~167_combout\) # (\T80s|u0|alu|Q_t~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~11_combout\,
	datab => \T80s|u0|mcode|Mux61~8_combout\,
	datac => \T80s|u0|alu|Q_t~167_combout\,
	datad => \T80s|u0|alu|Q_t~256_combout\,
	combout => \T80s|u0|mcode|Mux61~12_combout\);

-- Location: LCCOMB_X28_Y16_N12
\T80s|u0|mcode|Mux61~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~13_combout\ = (((\T80s|u0|IR\(3)) # (\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|IR\(4))) # (!\T80s|u0|IR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux61~13_combout\);

-- Location: LCCOMB_X28_Y16_N22
\T80s|u0|mcode|Mux61~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~2_combout\ = (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(1) & !\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux61~2_combout\);

-- Location: LCCOMB_X21_Y14_N12
\T80s|u0|mcode|Mux61~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~3_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|IR\(5) & \T80s|u0|IR\(3))))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|MCycle\(0)) # ((\T80s|u0|IR\(5)) # (\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux61~3_combout\);

-- Location: LCCOMB_X21_Y14_N20
\T80s|u0|mcode|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~0_combout\ = (!\T80s|u0|MCycle\(2) & \T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux63~0_combout\);

-- Location: LCCOMB_X21_Y14_N22
\T80s|u0|mcode|Mux61~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~4_combout\ = (\T80s|u0|mcode|Mux63~0_combout\ & ((\T80s|u0|mcode|Mux61~3_combout\ & (\T80s|u0|MCycle\(1) & \T80s|u0|IR\(0))) # (!\T80s|u0|mcode|Mux61~3_combout\ & (!\T80s|u0|MCycle\(1) & !\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~3_combout\,
	datab => \T80s|u0|mcode|Mux63~0_combout\,
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux61~4_combout\);

-- Location: LCCOMB_X28_Y16_N8
\T80s|u0|mcode|Mux61~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux61~5_combout\ = (\T80s|u0|mcode|Mux61~2_combout\ & ((\T80s|u0|mcode|Mux61~4_combout\) # ((\T80s|u0|mcode|Mux61~13_combout\ & \T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~13_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|mcode|Mux61~2_combout\,
	datad => \T80s|u0|mcode|Mux61~4_combout\,
	combout => \T80s|u0|mcode|Mux61~5_combout\);

-- Location: LCCOMB_X28_Y16_N6
\T80s|u0|mcode|Mux248~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~0_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & ((\T80s|u0|mcode|Mux61~5_combout\) # ((\T80s|u0|mcode|Mux61~12_combout\ & \T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~12_combout\,
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|mcode|Mux61~5_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux248~0_combout\);

-- Location: LCCOMB_X28_Y16_N20
\T80s|u0|mcode|Mux248~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux248~5_combout\ = (!\T80s|u0|mcode|Mux147~0_combout\ & ((\T80s|u0|mcode|Mux248~0_combout\) # ((\T80s|u0|mcode|Mux248~4_combout\ & \T80s|u0|ISet\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~0_combout\,
	datab => \T80s|u0|mcode|Mux248~4_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux248~0_combout\,
	combout => \T80s|u0|mcode|Mux248~5_combout\);

-- Location: LCCOMB_X23_Y15_N20
\T80s|u0|mcode|Mux64~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~0_combout\ = (\T80s|u0|mcode|Mux215~0_combout\ & (\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux45~2_combout\ & \T80s|u0|mcode|Mux92~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux215~0_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux45~2_combout\,
	datad => \T80s|u0|mcode|Mux92~0_combout\,
	combout => \T80s|u0|mcode|Mux64~0_combout\);

-- Location: LCCOMB_X20_Y13_N8
\T80s|u0|alu|Q_t~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~56_combout\ = (\T80s|u0|IR\(2) & !\T80s|u0|MCycle\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~56_combout\);

-- Location: LCCOMB_X19_Y15_N22
\T80s|u0|mcode|Mux64~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~1_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(4) $ (\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux64~1_combout\);

-- Location: LCCOMB_X19_Y15_N8
\T80s|u0|mcode|Mux64~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~2_combout\ = (\T80s|u0|mcode|Mux64~1_combout\ & (\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(1) & !\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux64~1_combout\,
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux64~2_combout\);

-- Location: LCCOMB_X28_Y22_N26
\T80s|u0|mcode|Mux92~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux92~1_combout\ = (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(3) & !\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux92~1_combout\);

-- Location: LCCOMB_X19_Y15_N2
\T80s|u0|mcode|Mux64~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~3_combout\ = (\T80s|u0|IR\(1) & (((!\T80s|u0|MCycle\(1))))) # (!\T80s|u0|IR\(1) & ((\T80s|u0|MCycle\(1) & ((\T80s|u0|mcode|Mux92~1_combout\))) # (!\T80s|u0|MCycle\(1) & (\T80s|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|mcode|Mux92~1_combout\,
	combout => \T80s|u0|mcode|Mux64~3_combout\);

-- Location: LCCOMB_X19_Y15_N4
\T80s|u0|mcode|Mux64~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~4_combout\ = (!\T80s|u0|MCycle\(2) & ((\T80s|u0|mcode|Mux64~2_combout\) # ((\T80s|u0|alu|Q_t~56_combout\ & \T80s|u0|mcode|Mux64~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~56_combout\,
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|mcode|Mux64~2_combout\,
	datad => \T80s|u0|mcode|Mux64~3_combout\,
	combout => \T80s|u0|mcode|Mux64~4_combout\);

-- Location: LCCOMB_X19_Y15_N14
\T80s|u0|mcode|Mux64~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~5_combout\ = (\T80s|u0|mcode|Mux64~0_combout\) # ((\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux64~4_combout\) # (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux64~0_combout\,
	datab => \T80s|u0|mcode|Mux64~4_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux64~5_combout\);

-- Location: LCCOMB_X19_Y14_N18
\T80s|u0|alu|Q_t~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~254_combout\ = (\T80s|u0|MCycle\(1) & (\T80s|u0|MCycle\(0) $ (((\T80s|u0|IR\(5) & \T80s|u0|IR\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~254_combout\);

-- Location: LCCOMB_X19_Y15_N20
\T80s|u0|mcode|Mux64~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~7_combout\ = (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(3) & (\T80s|u0|IR\(1) & !\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux64~7_combout\);

-- Location: LCCOMB_X19_Y14_N4
\T80s|u0|mcode|Mux64~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~8_combout\ = (!\T80s|u0|MCycle\(0) & (\T80s|u0|mcode|Mux64~7_combout\ & (\T80s|u0|MCycle\(1) $ (!\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|mcode|Mux64~7_combout\,
	combout => \T80s|u0|mcode|Mux64~8_combout\);

-- Location: LCCOMB_X19_Y14_N0
\T80s|u0|mcode|Mux64~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~9_combout\ = (\T80s|u0|mcode|Mux64~8_combout\) # ((!\T80s|u0|IR\(1) & (\T80s|u0|alu|Q_t~254_combout\ & \T80s|u0|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|alu|Q_t~254_combout\,
	datac => \T80s|u0|mcode|Mux64~8_combout\,
	datad => \T80s|u0|Equal3~0_combout\,
	combout => \T80s|u0|mcode|Mux64~9_combout\);

-- Location: LCCOMB_X19_Y14_N6
\T80s|u0|mcode|Mux64~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~6_combout\ = (\T80s|u0|mcode|Mux220~2_combout\ & ((\T80s|u0|IR\(3)) # ((\T80s|u0|mcode|Mux147~2_combout\) # (!\T80s|u0|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux220~2_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|Equal4~5_combout\,
	combout => \T80s|u0|mcode|Mux64~6_combout\);

-- Location: LCCOMB_X19_Y14_N14
\T80s|u0|mcode|Mux64~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux64~10_combout\ = (\T80s|u0|mcode|Mux64~6_combout\) # ((!\T80s|u0|MCycle\(2) & (\T80s|u0|mcode|Mux64~9_combout\ & !\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|mcode|Mux64~9_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux64~6_combout\,
	combout => \T80s|u0|mcode|Mux64~10_combout\);

-- Location: LCCOMB_X19_Y15_N18
\T80s|u0|mcode|Set_BusB_To[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~27_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~35_combout\ & ((\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux64~5_combout\)) # (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux64~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Set_BusB_To[0]~35_combout\,
	datac => \T80s|u0|mcode|Mux64~5_combout\,
	datad => \T80s|u0|mcode|Mux64~10_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~27_combout\);

-- Location: LCCOMB_X20_Y17_N2
\T80s|u0|mcode|Set_BusB_To[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~10_combout\ = (\T80s|u0|ISet\(1) & !\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Set_BusB_To[0]~10_combout\);

-- Location: LCCOMB_X24_Y14_N8
\T80s|u0|mcode|Set_BusB_To[0]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~29_combout\ = (!\T80s|u0|IR\(3) & (\T80s|u0|MCycle\(2) $ (((!\T80s|u0|IR\(4)) # (!\T80s|u0|IR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Set_BusB_To[0]~29_combout\);

-- Location: LCCOMB_X24_Y14_N22
\T80s|u0|mcode|Set_BusB_To[0]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~30_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~29_combout\ & (\T80s|u0|IR\(6) & (!\T80s|u0|mcode|Mux44~0_combout\ & \T80s|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~29_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux44~0_combout\,
	datad => \T80s|u0|Equal3~1_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~30_combout\);

-- Location: LCCOMB_X19_Y14_N16
\T80s|u0|alu|Q_t~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~196_combout\ = (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~196_combout\);

-- Location: LCCOMB_X19_Y14_N12
\T80s|u0|mcode|Set_BusB_To[0]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~31_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~30_combout\) # ((\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux147~2_combout\ & \T80s|u0|alu|Q_t~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Set_BusB_To[0]~30_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~196_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~31_combout\);

-- Location: LCCOMB_X19_Y14_N26
\T80s|u0|mcode|Set_BusB_To[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~32_combout\ = (\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(1) & (\T80s|u0|IR\(6) & !\T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Set_BusB_To[0]~32_combout\);

-- Location: LCCOMB_X19_Y14_N28
\T80s|u0|mcode|Set_BusB_To[0]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~36_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~32_combout\ & ((\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~254_combout\))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~32_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~254_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~36_combout\);

-- Location: LCCOMB_X19_Y14_N24
\T80s|u0|mcode|Set_BusB_To[0]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~33_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|mcode|Set_BusB_To[0]~31_combout\)) # (!\T80s|u0|IR\(0) & (((\T80s|u0|mcode|Set_BusB_To[0]~36_combout\ & !\T80s|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~31_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[0]~36_combout\,
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Set_BusB_To[0]~33_combout\);

-- Location: LCCOMB_X20_Y17_N16
\T80s|u0|mcode|Set_BusB_To[0]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~28_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux147~0_combout\) # ((!\T80s|u0|ISet\(1) & \T80s|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Set_BusB_To[0]~28_combout\);

-- Location: LCCOMB_X20_Y17_N22
\T80s|u0|mcode|Set_BusB_To[0]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[0]~34_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~27_combout\) # ((\T80s|u0|mcode|Set_BusB_To[0]~28_combout\) # ((\T80s|u0|mcode|Set_BusB_To[0]~10_combout\ & \T80s|u0|mcode|Set_BusB_To[0]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~27_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[0]~10_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[0]~33_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[0]~28_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\);

-- Location: LCCOMB_X23_Y21_N18
\T80s|u0|BusB[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~8_combout\ = (!\T80s|u0|mcode|Set_BusB_To[0]~34_combout\ & (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\ & \T80s|u0|mcode|Set_BusB_To[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~8_combout\);

-- Location: LCCOMB_X23_Y21_N20
\T80s|u0|BusB[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~9_combout\ = (\T80s|u0|mcode|Mux304~4_combout\) # ((!\T80s|u0|mcode|Mux248~5_combout\ & \T80s|u0|BusB[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux248~5_combout\,
	datac => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|BusB[2]~8_combout\,
	combout => \T80s|u0|BusB[2]~9_combout\);

-- Location: LCCOMB_X25_Y18_N2
\T80s|u0|SP[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~0_combout\ = (!\T80s|u0|Read_To_Reg_r\(2) & (\T80s|u0|Read_To_Reg_r\(4) & \T80s|u0|Read_To_Reg_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(2),
	datab => \T80s|u0|Read_To_Reg_r\(4),
	datad => \T80s|u0|Read_To_Reg_r\(3),
	combout => \T80s|u0|SP[7]~0_combout\);

-- Location: LCCOMB_X25_Y18_N10
\T80s|u0|SP[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[9]~1_combout\ = (\T80s|u0|Read_To_Reg_r\(1)) # (((!\T80s|u0|SP[7]~0_combout\) # (!\T80s|u0|Read_To_Reg_r\(0))) # (!\T80s|u0|process_0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(1),
	datab => \T80s|u0|process_0~10_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|SP[7]~0_combout\,
	combout => \T80s|u0|SP[9]~1_combout\);

-- Location: LCCOMB_X26_Y16_N16
\T80s|u0|mcode|Mux273~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux273~0_combout\ = ((\T80s|u0|IR\(1)) # ((!\T80s|u0|mcode|Mux258~0_combout\) # (!\T80s|u0|mcode|Mux110~0_combout\))) # (!\T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux110~0_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux273~0_combout\);

-- Location: LCCOMB_X25_Y20_N14
\T80s|u0|SP[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[9]~3_combout\ = (\T80s|u0|SP[9]~1_combout\ & \T80s|u0|mcode|Mux273~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|SP[9]~1_combout\,
	datad => \T80s|u0|mcode|Mux273~0_combout\,
	combout => \T80s|u0|SP[9]~3_combout\);

-- Location: LCCOMB_X26_Y19_N18
\T80s|u0|SP[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[9]~2_combout\ = (\T80s|u0|SP[9]~1_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|mcode|Mux273~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux273~0_combout\,
	datab => \T80s|u0|SP[9]~1_combout\,
	datad => \T80s|u0|mcode|Mux274~4_combout\,
	combout => \T80s|u0|SP[9]~2_combout\);

-- Location: LCCOMB_X20_Y17_N18
\T80s|u0|mcode|Mux250~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~0_combout\ = (!\T80s|u0|ISet\(1) & (!\T80s|u0|ISet\(0) & !\T80s|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux250~0_combout\);

-- Location: LCCOMB_X20_Y17_N20
\T80s|u0|mcode|Mux252~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux252~0_combout\ = (!\T80s|u0|Equal4~1_combout\ & (!\T80s|u0|Equal4~0_combout\ & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux250~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux250~0_combout\,
	combout => \T80s|u0|mcode|Mux252~0_combout\);

-- Location: LCCOMB_X23_Y21_N8
\T80s|u0|BusB[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~13_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~34_combout\ & (\T80s|u0|mcode|Mux248~5_combout\ & (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\ & !\T80s|u0|mcode|Set_BusB_To[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\,
	datab => \T80s|u0|mcode|Mux248~5_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~13_combout\);

-- Location: LCCOMB_X25_Y18_N16
\T80s|u0|F~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~13_combout\ = (\T80s|u0|Read_To_Reg_r\(1) & (\T80s|u0|process_0~10_combout\ & (\T80s|u0|Read_To_Reg_r\(0) & \T80s|u0|SP[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(1),
	datab => \T80s|u0|process_0~10_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|SP[7]~0_combout\,
	combout => \T80s|u0|F~13_combout\);

-- Location: LCCOMB_X29_Y14_N0
\T80s|u0|mcode|Mux102~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux102~0_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & (\T80s|u0|IR\(0) & !\T80s|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux102~0_combout\);

-- Location: LCCOMB_X26_Y15_N4
\T80s|u0|R[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[6]~7_combout\ = (!\T80s|u0|IR\(5) & (\T80s|u0|ISet\(1) & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux102~0_combout\,
	combout => \T80s|u0|R[6]~7_combout\);

-- Location: LCCOMB_X26_Y15_N6
\T80s|u0|ACC[4]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~17_combout\ = ((!\T80s|Equal1~0_combout\) # (!\T80s|u0|R[6]~7_combout\)) # (!\T80s|u0|IR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|R[6]~7_combout\,
	datad => \T80s|Equal1~0_combout\,
	combout => \T80s|u0|ACC[4]~17_combout\);

-- Location: LCCOMB_X28_Y17_N20
\T80s|u0|alu|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~3_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3) & !\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~3_combout\);

-- Location: LCCOMB_X17_Y16_N4
\T80s|u0|mcode|Mux298~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux298~1_combout\ = (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(6) & (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux298~1_combout\);

-- Location: LCCOMB_X17_Y16_N30
\T80s|u0|mcode|Mux298~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux298~2_combout\ = (\T80s|u0|alu|Mux7~3_combout\ & (\T80s|u0|mcode|Mux193~0_combout\ & (\T80s|u0|mcode|Mux298~1_combout\ & \T80s|u0|mcode|Mux250~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~3_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|mcode|Mux298~1_combout\,
	datad => \T80s|u0|mcode|Mux250~0_combout\,
	combout => \T80s|u0|mcode|Mux298~2_combout\);

-- Location: LCCOMB_X25_Y17_N10
\T80s|u0|process_0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~8_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|ISet\(1) & (\T80s|u0|MCycle\(1) & !\T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|process_0~8_combout\);

-- Location: LCCOMB_X24_Y16_N26
\T80s|u0|ALU_Op_r~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~22_combout\ = (\T80s|u0|mcode|Mux220~1_combout\ & (!\T80s|u0|IR\(4) & (\T80s|u0|process_0~8_combout\ & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~1_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|process_0~8_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|ALU_Op_r~22_combout\);

-- Location: LCCOMB_X24_Y16_N22
\T80s|u0|ALU_Op_r~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~16_combout\ = (!\T80s|u0|IR\(6) & (((!\T80s|u0|IR\(3) & !\T80s|u0|IR\(4))) # (!\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|ALU_Op_r~16_combout\);

-- Location: LCCOMB_X24_Y16_N28
\T80s|u0|ALU_Op_r~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~21_combout\ = (!\T80s|u0|ISet\(0) & (!\T80s|u0|ISet\(1) & (\T80s|u0|ALU_Op_r~16_combout\ & \T80s|u0|alu|Q_t~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ALU_Op_r~16_combout\,
	datad => \T80s|u0|alu|Q_t~86_combout\,
	combout => \T80s|u0|ALU_Op_r~21_combout\);

-- Location: LCCOMB_X24_Y16_N12
\T80s|u0|ALU_Op_r~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~17_combout\ = (\T80s|u0|IR\(2) & (!\T80s|u0|IR\(7) & ((\T80s|u0|ALU_Op_r~22_combout\) # (\T80s|u0|ALU_Op_r~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|ALU_Op_r~22_combout\,
	datad => \T80s|u0|ALU_Op_r~21_combout\,
	combout => \T80s|u0|ALU_Op_r~17_combout\);

-- Location: LCCOMB_X24_Y16_N14
\T80s|u0|ALU_Op_r~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~18_combout\ = (\T80s|u0|ALU_Op_r~9_combout\ & ((\T80s|u0|ALU_Op_r~17_combout\) # ((!\T80s|u0|mcode|Mux281~4_combout\ & \T80s|u0|mcode|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r~9_combout\,
	datab => \T80s|u0|mcode|Mux281~4_combout\,
	datac => \T80s|u0|mcode|Equal9~0_combout\,
	datad => \T80s|u0|ALU_Op_r~17_combout\,
	combout => \T80s|u0|ALU_Op_r~18_combout\);

-- Location: FF_X24_Y16_N15
\T80s|u0|ALU_Op_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ALU_Op_r~18_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ALU_Op_r\(3));

-- Location: LCCOMB_X27_Y14_N24
\T80s|u0|mcode|Mux232~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~10_combout\ = (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) & !\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux232~10_combout\);

-- Location: LCCOMB_X27_Y14_N30
\T80s|u0|mcode|Mux232~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~11_combout\ = ((\T80s|u0|mcode|Mux147~4_combout\ & (!\T80s|u0|IR\(3))) # (!\T80s|u0|mcode|Mux147~4_combout\ & ((\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux232~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Mux147~4_combout\,
	datad => \T80s|u0|mcode|Mux232~10_combout\,
	combout => \T80s|u0|mcode|Mux232~11_combout\);

-- Location: LCCOMB_X27_Y14_N14
\T80s|u0|mcode|Mux232~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~5_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(5) & \T80s|u0|mcode|Mux215~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|mcode|Mux215~0_combout\,
	combout => \T80s|u0|mcode|Mux232~5_combout\);

-- Location: LCCOMB_X27_Y14_N6
\T80s|u0|mcode|Mux232~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~13_combout\ = (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(4)) # (\T80s|u0|mcode|Mux147~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Mux147~4_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux232~13_combout\);

-- Location: LCCOMB_X27_Y14_N0
\T80s|u0|mcode|Mux232~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~6_combout\ = (!\T80s|u0|IR\(3) & (\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux232~5_combout\) # (\T80s|u0|mcode|Mux232~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux232~5_combout\,
	datad => \T80s|u0|mcode|Mux232~13_combout\,
	combout => \T80s|u0|mcode|Mux232~6_combout\);

-- Location: LCCOMB_X27_Y14_N26
\T80s|u0|mcode|Mux232~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~7_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux232~6_combout\) # ((!\T80s|u0|IR\(1) & \T80s|u0|alu|Q_t~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux232~6_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~228_combout\,
	combout => \T80s|u0|mcode|Mux232~7_combout\);

-- Location: LCCOMB_X27_Y14_N2
\T80s|u0|mcode|Mux98~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux98~0_combout\ = (\T80s|u0|mcode|Mux147~3_combout\ & (\T80s|u0|IR\(0))) # (!\T80s|u0|mcode|Mux147~3_combout\ & ((\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux98~0_combout\);

-- Location: LCCOMB_X27_Y14_N20
\T80s|u0|mcode|Mux232~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~8_combout\ = (\T80s|u0|mcode|Mux264~2_combout\ & ((\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux98~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux264~2_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux98~0_combout\,
	combout => \T80s|u0|mcode|Mux232~8_combout\);

-- Location: LCCOMB_X27_Y14_N18
\T80s|u0|mcode|Mux232~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~9_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(4)) # ((\T80s|u0|mcode|Mux232~7_combout\)))) # (!\T80s|u0|IR\(6) & (!\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux232~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Mux232~7_combout\,
	datad => \T80s|u0|mcode|Mux232~8_combout\,
	combout => \T80s|u0|mcode|Mux232~9_combout\);

-- Location: LCCOMB_X27_Y14_N16
\T80s|u0|mcode|Mux232~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~4_combout\ = ((\T80s|u0|alu|Q_t~174_combout\) # ((\T80s|u0|mcode|Mux98~0_combout\) # (!\T80s|u0|IR\(5)))) # (!\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|alu|Q_t~174_combout\,
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|mcode|Mux98~0_combout\,
	combout => \T80s|u0|mcode|Mux232~4_combout\);

-- Location: LCCOMB_X27_Y14_N4
\T80s|u0|mcode|Mux232~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux232~12_combout\ = (\T80s|u0|mcode|Mux232~9_combout\ & ((\T80s|u0|mcode|Mux232~11_combout\) # ((!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux232~9_combout\ & (((\T80s|u0|IR\(4) & \T80s|u0|mcode|Mux232~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux232~11_combout\,
	datab => \T80s|u0|mcode|Mux232~9_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux232~4_combout\,
	combout => \T80s|u0|mcode|Mux232~12_combout\);

-- Location: LCCOMB_X21_Y16_N22
\T80s|u0|mcode|Mux122~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux122~8_combout\ = (!\T80s|u0|XY_State\(0) & (!\T80s|u0|XY_State\(1) & (\T80s|u0|mcode|Mux147~3_combout\ $ (\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|XY_State\(0),
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux122~8_combout\);

-- Location: LCCOMB_X18_Y16_N28
\T80s|u0|mcode|Mux121~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux121~6_combout\ = \T80s|u0|mcode|Mux147~3_combout\ $ (((\T80s|u0|mcode|Mux122~8_combout\ & ((!\T80s|u0|alu|Q_t~228_combout\) # (!\T80s|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|alu|Q_t~228_combout\,
	datad => \T80s|u0|mcode|Mux122~8_combout\,
	combout => \T80s|u0|mcode|Mux121~6_combout\);

-- Location: LCCOMB_X18_Y16_N26
\T80s|u0|mcode|Mux121~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux121~7_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|IR\(1))) # (!\T80s|u0|IR\(7) & (((\T80s|u0|IR\(4) & !\T80s|u0|mcode|Mux121~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux121~6_combout\,
	combout => \T80s|u0|mcode|Mux121~7_combout\);

-- Location: LCCOMB_X21_Y16_N0
\T80s|u0|mcode|Mux121~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux121~10_combout\ = (!\T80s|u0|XY_State\(1) & (!\T80s|u0|XY_State\(0) & ((!\T80s|u0|alu|Q_t~228_combout\) # (!\T80s|u0|mcode|Mux121~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux121~7_combout\,
	datab => \T80s|u0|alu|Q_t~228_combout\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|mcode|Mux121~10_combout\);

-- Location: LCCOMB_X18_Y16_N20
\T80s|u0|mcode|Mux121~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux121~8_combout\ = (\T80s|u0|mcode|Mux121~10_combout\ & (\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|mcode|Mux121~10_combout\ & ((\T80s|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux121~10_combout\,
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux121~8_combout\);

-- Location: LCCOMB_X18_Y16_N22
\T80s|u0|mcode|Mux121~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux121~9_combout\ = (\T80s|u0|IR\(7) & (((\T80s|u0|IR\(4)) # (\T80s|u0|mcode|Mux121~8_combout\)))) # (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux121~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux121~7_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux121~8_combout\,
	combout => \T80s|u0|mcode|Mux121~9_combout\);

-- Location: LCCOMB_X28_Y17_N24
\T80s|u0|ALU_Op_r~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~20_combout\ = (!\T80s|u0|IR\(2) & (((!\T80s|u0|alu|Q_t~257_combout\) # (!\T80s|u0|IR\(3))) # (!\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~257_combout\,
	combout => \T80s|u0|ALU_Op_r~20_combout\);

-- Location: LCCOMB_X21_Y15_N28
\T80s|u0|ALU_Op_r~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~11_combout\ = ((\T80s|u0|IR\(5) & (!\T80s|u0|IR\(3) & !\T80s|u0|mcode|Mux147~3_combout\))) # (!\T80s|u0|Equal4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	datad => \T80s|u0|Equal4~4_combout\,
	combout => \T80s|u0|ALU_Op_r~11_combout\);

-- Location: LCCOMB_X28_Y17_N12
\T80s|u0|ALU_Op_r~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~10_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(5)) # (!\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	combout => \T80s|u0|ALU_Op_r~10_combout\);

-- Location: LCCOMB_X28_Y17_N14
\T80s|u0|ALU_Op_r~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~12_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|ALU_Op_r~20_combout\) # ((\T80s|u0|ALU_Op_r~11_combout\) # (\T80s|u0|ALU_Op_r~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|ALU_Op_r~20_combout\,
	datac => \T80s|u0|ALU_Op_r~11_combout\,
	datad => \T80s|u0|ALU_Op_r~10_combout\,
	combout => \T80s|u0|ALU_Op_r~12_combout\);

-- Location: LCCOMB_X24_Y16_N6
\T80s|u0|ALU_Op_r~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~13_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux238~2_combout\ & (!\T80s|u0|IR\(7) & \T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux238~2_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|ALU_Op_r~13_combout\);

-- Location: LCCOMB_X24_Y16_N16
\T80s|u0|ALU_Op_r~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~14_combout\ = (\T80s|u0|ISet\(0) & (\T80s|u0|mcode|Mux121~9_combout\)) # (!\T80s|u0|ISet\(0) & (((\T80s|u0|ALU_Op_r~12_combout\) # (\T80s|u0|ALU_Op_r~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux121~9_combout\,
	datac => \T80s|u0|ALU_Op_r~12_combout\,
	datad => \T80s|u0|ALU_Op_r~13_combout\,
	combout => \T80s|u0|ALU_Op_r~14_combout\);

-- Location: LCCOMB_X24_Y16_N24
\T80s|u0|ALU_Op_r~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~15_combout\ = (\T80s|u0|ALU_Op_r~9_combout\ & ((\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux232~12_combout\)) # (!\T80s|u0|ISet\(1) & ((\T80s|u0|ALU_Op_r~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r~9_combout\,
	datab => \T80s|u0|mcode|Mux232~12_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|ALU_Op_r~14_combout\,
	combout => \T80s|u0|ALU_Op_r~15_combout\);

-- Location: FF_X24_Y16_N25
\T80s|u0|ALU_Op_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ALU_Op_r~15_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ALU_Op_r\(1));

-- Location: LCCOMB_X19_Y14_N2
\T80s|u0|mcode|Mux284~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~15_combout\ = (!\T80s|u0|IR\(2) & ((\T80s|u0|MCycle\(2)) # ((!\T80s|u0|MCycle\(1)) # (!\T80s|u0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|Equal3~0_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux284~15_combout\);

-- Location: LCCOMB_X23_Y14_N16
\T80s|u0|mcode|Mux284~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~11_combout\ = (\T80s|u0|mcode|Mux284~15_combout\) # ((!\T80s|u0|IR\(3) & (!\T80s|u0|mcode|Mux147~3_combout\ & \T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux284~15_combout\,
	combout => \T80s|u0|mcode|Mux284~11_combout\);

-- Location: LCCOMB_X26_Y17_N20
\T80s|u0|mcode|Mux127~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux127~8_combout\ = ((\T80s|u0|IR\(2) & (\T80s|u0|IR\(1) & !\T80s|u0|IR\(0)))) # (!\T80s|u0|RegAddrA~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|RegAddrA~2_combout\,
	combout => \T80s|u0|mcode|Mux127~8_combout\);

-- Location: LCCOMB_X28_Y16_N18
\T80s|u0|mcode|Mux284~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~10_combout\ = (\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux127~8_combout\ & ((!\T80s|u0|mcode|Mux147~3_combout\))) # (!\T80s|u0|mcode|Mux127~8_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux127~8_combout\,
	combout => \T80s|u0|mcode|Mux284~10_combout\);

-- Location: LCCOMB_X28_Y16_N24
\T80s|u0|mcode|Mux284~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~12_combout\ = (\T80s|u0|mcode|Mux284~10_combout\) # ((!\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux284~11_combout\) # (!\T80s|u0|mcode|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux284~11_combout\,
	datab => \T80s|u0|ISet\(0),
	datac => \T80s|u0|mcode|Mux61~2_combout\,
	datad => \T80s|u0|mcode|Mux284~10_combout\,
	combout => \T80s|u0|mcode|Mux284~12_combout\);

-- Location: LCCOMB_X18_Y16_N12
\T80s|u0|mcode|Mux284~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~6_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(2)) # ((\T80s|u0|IR\(7) & !\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux284~6_combout\);

-- Location: LCCOMB_X18_Y16_N2
\T80s|u0|mcode|Mux284~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~8_combout\ = (\T80s|u0|IR\(0)) # ((\T80s|u0|IR\(7) & ((\T80s|u0|IR\(2)) # (!\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux284~8_combout\);

-- Location: LCCOMB_X18_Y15_N16
\T80s|u0|mcode|Mux284~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~7_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|MCycle\(2))) # (!\T80s|u0|MCycle\(1)))) # (!\T80s|u0|IR\(1) & (((!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux284~7_combout\);

-- Location: LCCOMB_X18_Y15_N0
\T80s|u0|mcode|Mux284~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~14_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|IR\(0)) # ((\T80s|u0|IR\(7)) # (\T80s|u0|mcode|Mux284~7_combout\)))) # (!\T80s|u0|IR\(6) & (((!\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux284~7_combout\,
	combout => \T80s|u0|mcode|Mux284~14_combout\);

-- Location: LCCOMB_X18_Y16_N8
\T80s|u0|mcode|Mux284~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~9_combout\ = (\T80s|u0|mcode|Mux284~6_combout\) # ((\T80s|u0|mcode|Mux284~14_combout\) # ((\T80s|u0|mcode|Mux284~8_combout\ & !\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux284~6_combout\,
	datab => \T80s|u0|mcode|Mux284~8_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux284~14_combout\,
	combout => \T80s|u0|mcode|Mux284~9_combout\);

-- Location: LCCOMB_X18_Y16_N6
\T80s|u0|mcode|Mux284~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux284~13_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux284~9_combout\))) # (!\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux284~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux284~12_combout\,
	datac => \T80s|u0|mcode|Mux284~9_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux284~13_combout\);

-- Location: LCCOMB_X21_Y17_N28
\T80s|u0|ALU_Op_r~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~19_combout\ = (\T80s|u0|Equal0~2_combout\ & (\T80s|u0|process_0~1_combout\ & \T80s|u0|mcode|Mux284~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|mcode|Mux284~13_combout\,
	combout => \T80s|u0|ALU_Op_r~19_combout\);

-- Location: FF_X21_Y17_N29
\T80s|u0|ALU_Op_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ALU_Op_r~19_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ALU_Op_r\(2));

-- Location: LCCOMB_X25_Y19_N8
\T80s|u0|Equal17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal17~0_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|ALU_Op_r\(3) & (!\T80s|u0|ALU_Op_r\(1) & !\T80s|u0|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|Equal17~0_combout\);

-- Location: LCCOMB_X28_Y15_N10
\T80s|u0|process_0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~2_combout\ = (!\T80s|u0|Equal17~0_combout\ & ((\T80s|u0|mcode|Mux298~2_combout\) # (!\T80s|u0|Save_ALU_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux298~2_combout\,
	datad => \T80s|u0|Equal17~0_combout\,
	combout => \T80s|u0|process_0~2_combout\);

-- Location: LCCOMB_X28_Y16_N16
\T80s|u0|alu|Q_t~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~140_combout\ = (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1) & !\T80s|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|alu|Q_t~140_combout\);

-- Location: LCCOMB_X26_Y16_N10
\T80s|u0|ACC[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~16_combout\ = (\T80s|u0|mcode|Mux92~1_combout\ & (\T80s|u0|alu|Q_t~140_combout\ & (!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux92~1_combout\,
	datab => \T80s|u0|alu|Q_t~140_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|ACC[4]~16_combout\);

-- Location: LCCOMB_X27_Y16_N14
\T80s|u0|F~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~50_combout\ = (\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|TState\(2)) # (!\T80s|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|F~50_combout\);

-- Location: FF_X26_Y22_N27
\T80s|u0|Fp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(2),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(2));

-- Location: LCCOMB_X26_Y22_N26
\T80s|u0|F~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~8_combout\ = (\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|process_0~1_combout\ & ((!\T80s|u0|Fp\(2)))) # (!\T80s|u0|process_0~1_combout\ & (!\T80s|u0|F\(2))))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|F\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~16_combout\,
	datab => \T80s|u0|F\(2),
	datac => \T80s|u0|Fp\(2),
	datad => \T80s|u0|process_0~1_combout\,
	combout => \T80s|u0|F~8_combout\);

-- Location: LCCOMB_X26_Y16_N6
\T80s|u0|IntE_FF2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IntE_FF2~0_combout\ = (\T80s|Equal1~0_combout\ & (\T80s|u0|mcode|Mux255~2_combout\ & (\T80s|u0|mcode|Mux264~2_combout\ & \T80s|u0|mcode|Mux220~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|mcode|Mux255~2_combout\,
	datac => \T80s|u0|mcode|Mux264~2_combout\,
	datad => \T80s|u0|mcode|Mux220~1_combout\,
	combout => \T80s|u0|IntE_FF2~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\T80s|u0|IntE_FF2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IntE_FF2~1_combout\ = (\T80s|u0|IR\(4) & (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux110~0_combout\ & \T80s|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux110~0_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|IntE_FF2~1_combout\);

-- Location: LCCOMB_X26_Y16_N20
\T80s|u0|IntE_FF2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IntE_FF2~2_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & (!\T80s|u0|IntE_FF2~0_combout\ & ((\T80s|u0|IntE_FF2~1_combout\) # (\T80s|u0|IntE_FF2~q\)))) # (!\T80s|u0|mcode|Mux258~0_combout\ & (((\T80s|u0|IntE_FF2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IntE_FF2~0_combout\,
	datab => \T80s|u0|IntE_FF2~1_combout\,
	datac => \T80s|u0|IntE_FF2~q\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|IntE_FF2~2_combout\);

-- Location: FF_X26_Y16_N21
\T80s|u0|IntE_FF2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IntE_FF2~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IntE_FF2~q\);

-- Location: LCCOMB_X26_Y18_N16
\T80s|u0|F~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~9_combout\ = (\T80s|u0|process_0~2_combout\ & ((\T80s|u0|ACC[4]~17_combout\ & (\T80s|u0|F~8_combout\)) # (!\T80s|u0|ACC[4]~17_combout\ & ((\T80s|u0|IntE_FF2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~17_combout\,
	datab => \T80s|u0|process_0~2_combout\,
	datac => \T80s|u0|F~8_combout\,
	datad => \T80s|u0|IntE_FF2~q\,
	combout => \T80s|u0|F~9_combout\);

-- Location: IOIBUF_X53_Y6_N22
\SDRAM_DQ[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(3),
	o => \SDRAM_DQ[3]~input_o\);

-- Location: LCCOMB_X26_Y18_N24
\T80s|u0|I[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[0]~1_combout\ = !\T80s|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(0),
	combout => \T80s|u0|I[0]~1_combout\);

-- Location: LCCOMB_X20_Y16_N4
\T80s|u0|mcode|Mux101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux101~0_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & \T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux101~0_combout\);

-- Location: LCCOMB_X26_Y15_N24
\T80s|u0|mcode|Mux202~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux202~3_combout\ = (!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(7) & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux101~0_combout\,
	combout => \T80s|u0|mcode|Mux202~3_combout\);

-- Location: LCCOMB_X26_Y15_N20
\T80s|u0|I[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[0]~0_combout\ = (!\T80s|u0|IR\(4) & (\T80s|Equal1~0_combout\ & (\T80s|u0|R[6]~7_combout\ & !\T80s|u0|mcode|Mux202~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|Equal1~0_combout\,
	datac => \T80s|u0|R[6]~7_combout\,
	datad => \T80s|u0|mcode|Mux202~3_combout\,
	combout => \T80s|u0|I[0]~0_combout\);

-- Location: FF_X26_Y18_N25
\T80s|u0|I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[0]~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(0));

-- Location: LCCOMB_X28_Y16_N0
\T80s|u0|mcode|Mux268~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux268~1_combout\ = (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(1) & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux268~1_combout\);

-- Location: LCCOMB_X26_Y13_N30
\T80s|u0|mcode|Mux112~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux112~2_combout\ = ((\T80s|u0|IR\(0) & ((!\T80s|u0|Equal3~3_combout\) # (!\T80s|u0|IR\(3))))) # (!\T80s|u0|mcode|Mux87~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux87~0_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|Equal3~3_combout\,
	combout => \T80s|u0|mcode|Mux112~2_combout\);

-- Location: LCCOMB_X28_Y16_N30
\T80s|u0|mcode|Mux268~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux268~2_combout\ = (\T80s|u0|IR\(7) & (((\T80s|u0|mcode|Mux268~1_combout\ & \T80s|u0|mcode|Mux268~0_combout\)) # (!\T80s|u0|mcode|Mux112~2_combout\))) # (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux268~1_combout\ & 
-- ((\T80s|u0|mcode|Mux268~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux268~1_combout\,
	datac => \T80s|u0|mcode|Mux112~2_combout\,
	datad => \T80s|u0|mcode|Mux268~0_combout\,
	combout => \T80s|u0|mcode|Mux268~2_combout\);

-- Location: LCCOMB_X21_Y15_N14
\T80s|u0|mcode|Mux261~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux261~0_combout\ = (\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux220~0_combout\ & (\T80s|u0|mcode|Mux220~2_combout\ & \T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux220~0_combout\,
	datac => \T80s|u0|mcode|Mux220~2_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux261~0_combout\);

-- Location: LCCOMB_X21_Y15_N0
\T80s|u0|mcode|Mux268~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux268~3_combout\ = (\T80s|u0|mcode|Mux147~5_combout\ & ((\T80s|u0|mcode|Mux261~0_combout\) # ((\T80s|u0|mcode|Mux268~2_combout\ & \T80s|u0|mcode|Mux258~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux268~2_combout\,
	datab => \T80s|u0|mcode|Mux147~5_combout\,
	datac => \T80s|u0|mcode|Mux261~0_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux268~3_combout\);

-- Location: LCCOMB_X21_Y15_N22
\T80s|u0|Equal4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~2_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|Equal4~0_combout\ & (!\T80s|u0|IR\(7) & \T80s|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|Equal4~1_combout\,
	combout => \T80s|u0|Equal4~2_combout\);

-- Location: LCCOMB_X21_Y15_N24
\T80s|u0|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal3~2_combout\ = (!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(7) & \T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|Equal3~2_combout\);

-- Location: LCCOMB_X21_Y15_N4
\T80s|u0|mcode|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|process_0~0_combout\ = (!\T80s|u0|Equal4~2_combout\ & (((!\T80s|u0|Equal3~2_combout\) # (!\T80s|u0|Equal3~0_combout\)) # (!\T80s|u0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~2_combout\,
	datab => \T80s|u0|Equal3~1_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|Equal3~2_combout\,
	combout => \T80s|u0|mcode|process_0~0_combout\);

-- Location: LCCOMB_X20_Y18_N2
\T80s|u0|NextIs_XY_Fetch~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|NextIs_XY_Fetch~5_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & (!\T80s|u0|MCycle\(1) & !\T80s|u0|mcode|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|mcode|process_0~0_combout\,
	combout => \T80s|u0|NextIs_XY_Fetch~5_combout\);

-- Location: LCCOMB_X19_Y18_N22
\T80s|u0|mcode|Set_Addr_To[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_Addr_To[1]~1_combout\ = (!\T80s|u0|mcode|Mux147~0_combout\ & ((\T80s|u0|ISet\(1)) # (!\T80s|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux147~0_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Set_Addr_To[1]~1_combout\);

-- Location: LCCOMB_X28_Y14_N8
\T80s|u0|mcode|Mux212~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux212~3_combout\ = (\T80s|u0|IR\(7)) # ((\T80s|u0|IR\(1)) # ((!\T80s|u0|IR\(2) & !\T80s|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux212~3_combout\);

-- Location: LCCOMB_X28_Y14_N26
\T80s|u0|mcode|Mux212~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux212~4_combout\ = (\T80s|u0|mcode|Mux212~3_combout\) # ((\T80s|u0|IR\(2) & ((!\T80s|u0|mcode|Mux193~0_combout\) # (!\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|mcode|Mux212~3_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux212~4_combout\);

-- Location: LCCOMB_X19_Y18_N8
\T80s|u0|mcode|Mux212~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux212~0_combout\ = ((\T80s|u0|IR\(2)) # ((!\T80s|u0|IR\(1) & \T80s|u0|IR\(0)))) # (!\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux212~0_combout\);

-- Location: LCCOMB_X19_Y18_N30
\T80s|u0|mcode|Mux212~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux212~1_combout\ = (\T80s|u0|mcode|Mux212~0_combout\) # ((\T80s|u0|Equal4~3_combout\ & ((!\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|Equal4~3_combout\ & (!\T80s|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|Equal4~3_combout\,
	datac => \T80s|u0|mcode|Mux212~0_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux212~1_combout\);

-- Location: LCCOMB_X19_Y18_N24
\T80s|u0|mcode|Mux212~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux212~2_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux212~1_combout\) # (!\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux212~1_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux212~2_combout\);

-- Location: LCCOMB_X19_Y18_N14
\T80s|u0|mcode|Mux263~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux263~1_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux212~2_combout\) # ((\T80s|u0|mcode|Mux212~4_combout\ & \T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux212~4_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux212~2_combout\,
	combout => \T80s|u0|mcode|Mux263~1_combout\);

-- Location: LCCOMB_X23_Y15_N2
\T80s|u0|alu|Q_t~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~64_combout\ = (\T80s|u0|MCycle\(2)) # ((\T80s|u0|MCycle\(0) & ((!\T80s|u0|MCycle\(1)))) # (!\T80s|u0|MCycle\(0) & ((\T80s|u0|MCycle\(1)) # (!\T80s|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|mcode|Mux45~2_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~64_combout\);

-- Location: LCCOMB_X23_Y15_N30
\T80s|u0|alu|Q_t~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~66_combout\ = ((\T80s|u0|IR\(2) & (!\T80s|u0|alu|Q_t~65_combout\)) # (!\T80s|u0|IR\(2) & ((\T80s|u0|alu|Q_t~64_combout\)))) # (!\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~65_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|alu|Q_t~64_combout\,
	combout => \T80s|u0|alu|Q_t~66_combout\);

-- Location: LCCOMB_X18_Y16_N30
\T80s|u0|alu|Q_t~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~54_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(7) & \T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~54_combout\);

-- Location: LCCOMB_X17_Y19_N14
\T80s|u0|alu|Q_t~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~75_combout\ = (\T80s|u0|IR\(7) & !\T80s|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~75_combout\);

-- Location: LCCOMB_X18_Y16_N10
\T80s|u0|alu|Q_t~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~76_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~54_combout\) # ((!\T80s|u0|IR\(1) & \T80s|u0|alu|Q_t~75_combout\)))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~54_combout\,
	datad => \T80s|u0|alu|Q_t~75_combout\,
	combout => \T80s|u0|alu|Q_t~76_combout\);

-- Location: LCCOMB_X29_Y16_N24
\T80s|u0|alu|Q_t~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~77_combout\ = ((\T80s|u0|IR\(0) & ((!\T80s|u0|mcode|Mux193~0_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~66_combout\))) # (!\T80s|u0|alu|Q_t~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~66_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~76_combout\,
	combout => \T80s|u0|alu|Q_t~77_combout\);

-- Location: LCCOMB_X29_Y14_N26
\T80s|u0|alu|Q_t~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~62_combout\ = ((\T80s|u0|MCycle\(2)) # ((\T80s|u0|IR\(3) & !\T80s|u0|IR\(1)))) # (!\T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~62_combout\);

-- Location: LCCOMB_X29_Y14_N24
\T80s|u0|alu|Q_t~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~63_combout\ = (\T80s|u0|alu|Q_t~62_combout\) # ((\T80s|u0|MCycle\(0) & (!\T80s|u0|MCycle\(1))) # (!\T80s|u0|MCycle\(0) & ((\T80s|u0|MCycle\(1)) # (\T80s|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~62_combout\,
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|Equal3~1_combout\,
	combout => \T80s|u0|alu|Q_t~63_combout\);

-- Location: LCCOMB_X29_Y16_N8
\T80s|u0|alu|Q_t~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~67_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~63_combout\)))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~66_combout\) # ((\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~66_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~63_combout\,
	combout => \T80s|u0|alu|Q_t~67_combout\);

-- Location: LCCOMB_X29_Y14_N2
\T80s|u0|mcode|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux19~0_combout\ = \T80s|u0|MCycle\(2) $ (((\T80s|u0|MCycle\(1)) # (!\T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux19~0_combout\);

-- Location: LCCOMB_X29_Y14_N20
\T80s|u0|alu|Q_t~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~68_combout\ = (\T80s|u0|Equal3~1_combout\ & ((\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux193~0_combout\)) # (!\T80s|u0|IR\(3) & ((\T80s|u0|mcode|Mux19~0_combout\))))) # (!\T80s|u0|Equal3~1_combout\ & (\T80s|u0|mcode|Mux193~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux193~0_combout\,
	datab => \T80s|u0|Equal3~1_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux19~0_combout\,
	combout => \T80s|u0|alu|Q_t~68_combout\);

-- Location: LCCOMB_X29_Y14_N10
\T80s|u0|alu|Q_t~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~69_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|alu|Q_t~68_combout\ & ((\T80s|u0|IR\(2)) # (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~68_combout\,
	combout => \T80s|u0|alu|Q_t~69_combout\);

-- Location: LCCOMB_X29_Y16_N26
\T80s|u0|alu|Q_t~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~308_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(3) & !\T80s|u0|IR\(1))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~308_combout\);

-- Location: LCCOMB_X29_Y16_N14
\T80s|u0|alu|Q_t~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~70_combout\ = (\T80s|u0|alu|Q_t~308_combout\) # ((\T80s|u0|IR\(0) & (!\T80s|u0|alu|Q_t~69_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~69_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~308_combout\,
	datad => \T80s|u0|alu|Q_t~66_combout\,
	combout => \T80s|u0|alu|Q_t~70_combout\);

-- Location: LCCOMB_X29_Y16_N10
\T80s|u0|alu|Q_t~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~73_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(7) & ((\T80s|u0|IR\(2)) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|alu|Q_t~73_combout\);

-- Location: LCCOMB_X29_Y16_N0
\T80s|u0|alu|Q_t~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~72_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~71_combout\ & ((\T80s|u0|mcode|Mux44~0_combout\))) # (!\T80s|u0|alu|Q_t~71_combout\ & (!\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(3) & (!\T80s|u0|mcode|Mux193~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|alu|Q_t~71_combout\,
	datad => \T80s|u0|mcode|Mux44~0_combout\,
	combout => \T80s|u0|alu|Q_t~72_combout\);

-- Location: LCCOMB_X29_Y16_N28
\T80s|u0|alu|Q_t~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~74_combout\ = ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~72_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~66_combout\))) # (!\T80s|u0|alu|Q_t~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~73_combout\,
	datab => \T80s|u0|alu|Q_t~66_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~72_combout\,
	combout => \T80s|u0|alu|Q_t~74_combout\);

-- Location: LCCOMB_X29_Y16_N6
\T80s|u0|mcode|Mux76~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux76~0_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~70_combout\) # ((\T80s|u0|IR\(4))))) # (!\T80s|u0|IR\(5) & (((!\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|alu|Q_t~70_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~74_combout\,
	combout => \T80s|u0|mcode|Mux76~0_combout\);

-- Location: LCCOMB_X29_Y16_N18
\T80s|u0|mcode|Mux76~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux76~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux76~0_combout\ & (\T80s|u0|alu|Q_t~77_combout\)) # (!\T80s|u0|mcode|Mux76~0_combout\ & ((\T80s|u0|alu|Q_t~67_combout\))))) # (!\T80s|u0|IR\(4) & (((\T80s|u0|mcode|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~77_combout\,
	datac => \T80s|u0|alu|Q_t~67_combout\,
	datad => \T80s|u0|mcode|Mux76~0_combout\,
	combout => \T80s|u0|mcode|Mux76~1_combout\);

-- Location: LCCOMB_X19_Y18_N28
\T80s|u0|mcode|Mux263~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux263~0_combout\ = ((\T80s|u0|IR\(5)) # ((!\T80s|u0|mcode|Mux147~2_combout\) # (!\T80s|u0|Equal4~3_combout\))) # (!\T80s|u0|mcode|Mux220~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~0_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|Equal4~3_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux263~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\T80s|u0|mcode|Set_Addr_To[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_Addr_To[1]~2_combout\ = (\T80s|u0|ISet\(1)) # ((\T80s|u0|IR\(6) & (!\T80s|u0|mcode|Mux76~1_combout\)) # (!\T80s|u0|IR\(6) & ((!\T80s|u0|mcode|Mux263~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux76~1_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux263~0_combout\,
	combout => \T80s|u0|mcode|Set_Addr_To[1]~2_combout\);

-- Location: LCCOMB_X20_Y18_N6
\T80s|u0|mcode|Set_Addr_To~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_Addr_To~0_combout\ = (((\T80s|u0|mcode|process_0~0_combout\) # (!\T80s|u0|MCycle\(1))) # (!\T80s|u0|MCycle\(0))) # (!\T80s|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|mcode|process_0~0_combout\,
	combout => \T80s|u0|mcode|Set_Addr_To~0_combout\);

-- Location: LCCOMB_X19_Y18_N4
\T80s|u0|mcode|Set_Addr_To[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_Addr_To[1]~3_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~1_combout\ & (!\T80s|u0|mcode|Mux263~1_combout\ & (\T80s|u0|mcode|Set_Addr_To[1]~2_combout\ & \T80s|u0|mcode|Set_Addr_To~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~1_combout\,
	datab => \T80s|u0|mcode|Mux263~1_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~2_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To~0_combout\,
	combout => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\);

-- Location: LCCOMB_X28_Y14_N18
\T80s|u0|mcode|Mux262~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux262~3_combout\ = ((\T80s|u0|mcode|Mux238~2_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|mcode|Mux238~2_combout\ & ((!\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|mcode|Mux264~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux264~2_combout\,
	datab => \T80s|u0|mcode|Mux238~2_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux262~3_combout\);

-- Location: LCCOMB_X19_Y19_N28
\T80s|u0|alu|Q_t~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~52_combout\ = (!\T80s|u0|MCycle\(2) & (\T80s|u0|IR\(0) & \T80s|u0|MCycle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~52_combout\);

-- Location: LCCOMB_X28_Y14_N0
\T80s|u0|mcode|Mux211~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux211~0_combout\ = (((\T80s|u0|IR\(7)) # (!\T80s|u0|alu|Mux7~0_combout\)) # (!\T80s|u0|alu|Q_t~52_combout\)) # (!\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|alu|Q_t~52_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|alu|Mux7~0_combout\,
	combout => \T80s|u0|mcode|Mux211~0_combout\);

-- Location: LCCOMB_X28_Y14_N2
\T80s|u0|mcode|Mux211~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux211~1_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux211~0_combout\)))) # (!\T80s|u0|IR\(1) & (((!\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|mcode|Mux220~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~0_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux211~0_combout\,
	combout => \T80s|u0|mcode|Mux211~1_combout\);

-- Location: LCCOMB_X28_Y14_N24
\T80s|u0|mcode|Mux262~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux262~4_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux211~1_combout\))) # (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux262~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux262~3_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux211~1_combout\,
	combout => \T80s|u0|mcode|Mux262~4_combout\);

-- Location: LCCOMB_X18_Y15_N8
\T80s|u0|mcode|Mux75~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~5_combout\ = (\T80s|u0|IR\(3)) # ((\T80s|u0|IR\(7)) # ((!\T80s|u0|mcode|Mux193~0_combout\) # (!\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux75~5_combout\);

-- Location: LCCOMB_X27_Y14_N28
\T80s|u0|mcode|Mux75~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~3_combout\ = (\T80s|u0|IR\(7) & (((\T80s|u0|mcode|Mux147~2_combout\)))) # (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux147~3_combout\ & ((!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux75~3_combout\);

-- Location: LCCOMB_X27_Y14_N10
\T80s|u0|mcode|Mux75~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~4_combout\ = (\T80s|u0|IR\(0)) # ((\T80s|u0|IR\(4) & ((!\T80s|u0|mcode|Mux75~3_combout\) # (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux75~3_combout\,
	combout => \T80s|u0|mcode|Mux75~4_combout\);

-- Location: LCCOMB_X18_Y15_N6
\T80s|u0|mcode|Mux75~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~6_combout\ = (!\T80s|u0|IR\(6) & ((\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux75~4_combout\))) # (!\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux75~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux75~5_combout\,
	datad => \T80s|u0|mcode|Mux75~4_combout\,
	combout => \T80s|u0|mcode|Mux75~6_combout\);

-- Location: LCCOMB_X21_Y14_N0
\T80s|u0|mcode|Mux75~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~2_combout\ = (\T80s|u0|Equal4~3_combout\ & ((\T80s|u0|IR\(7) & (\T80s|u0|IR\(2) & !\T80s|u0|IR\(6))) # (!\T80s|u0|IR\(7) & (\T80s|u0|IR\(2) $ (!\T80s|u0|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|Equal4~3_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux75~2_combout\);

-- Location: LCCOMB_X18_Y15_N18
\T80s|u0|mcode|Mux75~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~18_combout\ = (\T80s|u0|MCycle\(0)) # ((\T80s|u0|MCycle\(2)) # ((\T80s|u0|MCycle\(1)) # (!\T80s|u0|mcode|Mux75~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|mcode|Mux75~2_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux75~18_combout\);

-- Location: LCCOMB_X18_Y15_N2
\T80s|u0|mcode|Mux75~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~9_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|IR\(1) & !\T80s|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux75~9_combout\);

-- Location: LCCOMB_X18_Y15_N28
\T80s|u0|mcode|Mux75~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~10_combout\ = (\T80s|u0|IR\(7)) # ((\T80s|u0|IR\(3) $ (\T80s|u0|mcode|Mux75~9_combout\)) # (!\T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux75~9_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux75~10_combout\);

-- Location: LCCOMB_X18_Y15_N24
\T80s|u0|mcode|Mux75~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~8_combout\ = (!\T80s|u0|IR\(4) & (((!\T80s|u0|mcode|Mux75~7_combout\) # (!\T80s|u0|Equal4~0_combout\)) # (!\T80s|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux75~7_combout\,
	combout => \T80s|u0|mcode|Mux75~8_combout\);

-- Location: LCCOMB_X18_Y15_N26
\T80s|u0|mcode|Mux75~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~11_combout\ = (\T80s|u0|mcode|Mux75~8_combout\) # ((\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux75~10_combout\ & \T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux75~10_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux75~8_combout\,
	combout => \T80s|u0|mcode|Mux75~11_combout\);

-- Location: LCCOMB_X18_Y15_N12
\T80s|u0|mcode|Mux262~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux262~2_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux75~6_combout\) # ((\T80s|u0|mcode|Mux75~11_combout\)))) # (!\T80s|u0|IR\(5) & (((\T80s|u0|mcode|Mux75~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux75~6_combout\,
	datab => \T80s|u0|mcode|Mux75~18_combout\,
	datac => \T80s|u0|mcode|Mux75~11_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux262~2_combout\);

-- Location: LCCOMB_X26_Y17_N10
\T80s|u0|mcode|Mux127~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux127~6_combout\ = (\T80s|u0|mcode|Mux117~0_combout\ & (!\T80s|u0|RegAddrA~2_combout\)) # (!\T80s|u0|mcode|Mux117~0_combout\ & ((\T80s|u0|RegAddrA~2_combout\ & (!\T80s|u0|MCycle\(0) & \T80s|u0|Equal4~3_combout\)) # 
-- (!\T80s|u0|RegAddrA~2_combout\ & (\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux117~0_combout\,
	datab => \T80s|u0|RegAddrA~2_combout\,
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|Equal4~3_combout\,
	combout => \T80s|u0|mcode|Mux127~6_combout\);

-- Location: LCCOMB_X26_Y17_N2
\T80s|u0|mcode|Mux127~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux127~4_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(2))) # (!\T80s|u0|IR\(6) & (\T80s|u0|RegAddrA~2_combout\ & ((!\T80s|u0|Equal4~3_combout\) # (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|Equal4~3_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|RegAddrA~2_combout\,
	combout => \T80s|u0|mcode|Mux127~4_combout\);

-- Location: LCCOMB_X26_Y17_N12
\T80s|u0|mcode|Mux127~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux127~5_combout\ = (\T80s|u0|mcode|Mux127~4_combout\) # ((!\T80s|u0|mcode|Mux193~0_combout\ & (!\T80s|u0|IR\(6) & !\T80s|u0|mcode|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux193~0_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|mcode|Mux127~4_combout\,
	combout => \T80s|u0|mcode|Mux127~5_combout\);

-- Location: LCCOMB_X26_Y17_N0
\T80s|u0|mcode|Mux127~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux127~7_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux127~6_combout\ & ((!\T80s|u0|mcode|Mux127~5_combout\) # (!\T80s|u0|RegAddrA~2_combout\))) # (!\T80s|u0|mcode|Mux127~6_combout\ & (\T80s|u0|RegAddrA~2_combout\)))) # 
-- (!\T80s|u0|IR\(6) & (((\T80s|u0|mcode|Mux127~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux127~6_combout\,
	datab => \T80s|u0|RegAddrA~2_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux127~5_combout\,
	combout => \T80s|u0|mcode|Mux127~7_combout\);

-- Location: LCCOMB_X26_Y17_N4
\T80s|u0|mcode|Mux264~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~0_combout\ = (\T80s|u0|IR\(7) & (((!\T80s|u0|mcode|Mux193~0_combout\ & !\T80s|u0|mcode|Mux147~0_combout\)) # (!\T80s|u0|mcode|Mux127~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux193~0_combout\,
	datab => \T80s|u0|mcode|Mux127~8_combout\,
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux264~0_combout\);

-- Location: LCCOMB_X26_Y17_N6
\T80s|u0|mcode|Mux264~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~1_combout\ = (\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux264~0_combout\) # ((\T80s|u0|mcode|Mux127~7_combout\ & !\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux127~7_combout\,
	datac => \T80s|u0|mcode|Mux264~0_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux264~1_combout\);

-- Location: LCCOMB_X20_Y18_N0
\T80s|u0|A[8]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~2_combout\ = (\T80s|u0|mcode|process_0~0_combout\ & (((\T80s|u0|ISet\(1))) # (!\T80s|u0|mcode|Mux264~1_combout\))) # (!\T80s|u0|mcode|process_0~0_combout\ & (!\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|ISet\(1)) # 
-- (!\T80s|u0|mcode|Mux264~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|process_0~0_combout\,
	datab => \T80s|u0|mcode|Mux264~1_combout\,
	datac => \T80s|u0|mcode|Mux147~1_combout\,
	datad => \T80s|u0|ISet\(1),
	combout => \T80s|u0|A[8]~2_combout\);

-- Location: LCCOMB_X20_Y18_N4
\T80s|u0|A[8]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~3_combout\ = (!\T80s|u0|mcode|Mux262~4_combout\ & (\T80s|u0|A[8]~2_combout\ & ((!\T80s|u0|mcode|Mux262~2_combout\) # (!\T80s|u0|mcode|Mux258~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~0_combout\,
	datab => \T80s|u0|mcode|Mux262~4_combout\,
	datac => \T80s|u0|mcode|Mux262~2_combout\,
	datad => \T80s|u0|A[8]~2_combout\,
	combout => \T80s|u0|A[8]~3_combout\);

-- Location: LCCOMB_X20_Y18_N20
\T80s|u0|mcode|Mux262~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux262~5_combout\ = (!\T80s|u0|A[8]~3_combout\ & (((!\T80s|u0|ISet\(1) & \T80s|u0|ISet\(0))) # (!\T80s|u0|mcode|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|A[8]~3_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|mcode|Mux262~5_combout\);

-- Location: LCCOMB_X21_Y18_N24
\T80s|u0|NextIs_XY_Fetch~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|NextIs_XY_Fetch~2_combout\ = (\T80s|u0|NextIs_XY_Fetch~5_combout\) # ((!\T80s|u0|mcode|Mux264~9_combout\ & (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & !\T80s|u0|mcode|Mux262~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|NextIs_XY_Fetch~5_combout\,
	datab => \T80s|u0|mcode|Mux264~9_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|mcode|Mux262~5_combout\,
	combout => \T80s|u0|NextIs_XY_Fetch~2_combout\);

-- Location: LCCOMB_X20_Y18_N8
\T80s|u0|A[8]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~4_combout\ = (\T80s|u0|mcode|Mux147~0_combout\ & (((\T80s|u0|A[8]~3_combout\ & !\T80s|u0|mcode|Mux264~8_combout\)) # (!\T80s|u0|mcode|Equal9~0_combout\))) # (!\T80s|u0|mcode|Mux147~0_combout\ & (((\T80s|u0|A[8]~3_combout\ & 
-- !\T80s|u0|mcode|Mux264~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~0_combout\,
	datab => \T80s|u0|mcode|Equal9~0_combout\,
	datac => \T80s|u0|A[8]~3_combout\,
	datad => \T80s|u0|mcode|Mux264~8_combout\,
	combout => \T80s|u0|A[8]~4_combout\);

-- Location: LCCOMB_X21_Y16_N14
\T80s|u0|A[7]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~92_combout\ = (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|XY_State\(1)) # (\T80s|u0|XY_State\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|XY_State\(1),
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|A[7]~92_combout\);

-- Location: LCCOMB_X20_Y18_N14
\T80s|u0|A[8]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~5_combout\ = (\T80s|u0|A[8]~4_combout\ & (\T80s|u0|A[7]~92_combout\ & ((!\T80s|u0|NextIs_XY_Fetch~2_combout\) # (!\T80s|u0|process_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_1~8_combout\,
	datab => \T80s|u0|NextIs_XY_Fetch~2_combout\,
	datac => \T80s|u0|A[8]~4_combout\,
	datad => \T80s|u0|A[7]~92_combout\,
	combout => \T80s|u0|A[8]~5_combout\);

-- Location: LCCOMB_X26_Y16_N22
\T80s|u0|mcode|Mux297~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux297~0_combout\ = (!\T80s|u0|IR\(4) & (!\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux110~0_combout\ & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux110~0_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux297~0_combout\);

-- Location: LCCOMB_X21_Y18_N14
\T80s|u0|A[7]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~9_combout\ = (!\T80s|u0|mcode|Mux262~5_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\) # ((\T80s|u0|RegAddrA~2_combout\ & !\T80s|u0|mcode|Mux264~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA~2_combout\,
	datab => \T80s|u0|mcode|Mux264~9_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|mcode|Mux262~5_combout\,
	combout => \T80s|u0|A[7]~9_combout\);

-- Location: LCCOMB_X21_Y18_N8
\T80s|u0|NextIs_XY_Fetch~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|NextIs_XY_Fetch~3_combout\ = (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & !\T80s|u0|mcode|Mux264~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|mcode|Mux264~9_combout\,
	combout => \T80s|u0|NextIs_XY_Fetch~3_combout\);

-- Location: LCCOMB_X21_Y21_N12
\T80s|u0|mcode|Mux269~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux269~0_combout\ = ((\T80s|u0|ISet\(1) & ((!\T80s|u0|mcode|Mux220~1_combout\) # (!\T80s|u0|mcode|Mux220~0_combout\)))) # (!\T80s|u0|mcode|Mux147~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~7_combout\,
	datab => \T80s|u0|mcode|Mux220~0_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux220~1_combout\,
	combout => \T80s|u0|mcode|Mux269~0_combout\);

-- Location: LCCOMB_X21_Y21_N2
\T80s|u0|alu|Q_t~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~80_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~80_combout\);

-- Location: LCCOMB_X21_Y21_N28
\T80s|u0|mcode|Mux269~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux269~1_combout\ = ((\T80s|u0|ISet\(0)) # ((!\T80s|u0|alu|Q_t~80_combout\) # (!\T80s|u0|alu|Mux7~0_combout\))) # (!\T80s|u0|Equal4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~4_combout\,
	datab => \T80s|u0|ISet\(0),
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|alu|Q_t~80_combout\,
	combout => \T80s|u0|mcode|Mux269~1_combout\);

-- Location: LCCOMB_X21_Y21_N22
\T80s|u0|A[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~6_combout\ = (\T80s|u0|mcode|Mux262~5_combout\ & ((\T80s|u0|mcode|Mux269~0_combout\) # ((!\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux269~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux269~0_combout\,
	datab => \T80s|u0|mcode|Mux262~5_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux269~1_combout\,
	combout => \T80s|u0|A[7]~6_combout\);

-- Location: LCCOMB_X21_Y18_N18
\T80s|u0|A[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~10_combout\ = (\T80s|u0|process_0~0_combout\ & ((\T80s|u0|A[7]~9_combout\) # ((\T80s|u0|NextIs_XY_Fetch~3_combout\ & \T80s|u0|A[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~0_combout\,
	datab => \T80s|u0|A[7]~9_combout\,
	datac => \T80s|u0|NextIs_XY_Fetch~3_combout\,
	datad => \T80s|u0|A[7]~6_combout\,
	combout => \T80s|u0|A[8]~10_combout\);

-- Location: LCCOMB_X21_Y18_N28
\T80s|u0|A[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~11_combout\ = ((\T80s|u0|mcode|Mux297~0_combout\) # ((!\T80s|u0|A[8]~5_combout\ & \T80s|u0|A[8]~10_combout\))) # (!\T80s|u0|mcode|Mux290~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~5_combout\,
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|mcode|Mux297~0_combout\,
	datad => \T80s|u0|A[8]~10_combout\,
	combout => \T80s|u0|A[8]~11_combout\);

-- Location: LCCOMB_X24_Y17_N12
\T80s|u0|mcode|Mux265~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~17_combout\ = (\T80s|u0|mcode|Mux147~5_combout\ & (\T80s|u0|mcode|Mux217~0_combout\ & ((\T80s|u0|IR\(1)) # (!\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux147~5_combout\,
	datac => \T80s|u0|mcode|Mux217~0_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux265~17_combout\);

-- Location: LCCOMB_X20_Y13_N20
\T80s|u0|alu|Q_t~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~314_combout\ = (\T80s|u0|process_0~3_combout\ & (!\T80s|u0|IR\(2) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~314_combout\);

-- Location: LCCOMB_X20_Y13_N18
\T80s|u0|alu|Q_t~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~198_combout\ = (\T80s|u0|alu|Q_t~81_combout\ & ((\T80s|u0|process_0~3_combout\) # ((\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux147~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~81_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~6_combout\,
	datad => \T80s|u0|process_0~3_combout\,
	combout => \T80s|u0|alu|Q_t~198_combout\);

-- Location: LCCOMB_X20_Y13_N28
\T80s|u0|mcode|Mux225~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux225~0_combout\ = (\T80s|u0|alu|Mux7~0_combout\ & (((\T80s|u0|IR\(3))))) # (!\T80s|u0|alu|Mux7~0_combout\ & ((\T80s|u0|IR\(3) & (\T80s|u0|alu|Q_t~314_combout\)) # (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|alu|Q_t~314_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~198_combout\,
	combout => \T80s|u0|mcode|Mux225~0_combout\);

-- Location: LCCOMB_X20_Y13_N0
\T80s|u0|alu|Q_t~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~195_combout\ = (\T80s|u0|process_0~3_combout\) # ((!\T80s|u0|alu|Q_t~56_combout\ & (\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~56_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~6_combout\,
	datad => \T80s|u0|process_0~3_combout\,
	combout => \T80s|u0|alu|Q_t~195_combout\);

-- Location: LCCOMB_X20_Y13_N22
\T80s|u0|alu|Q_t~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~326_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|alu|Q_t~195_combout\ & ((\T80s|u0|IR\(1)) # (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~195_combout\,
	combout => \T80s|u0|alu|Q_t~326_combout\);

-- Location: LCCOMB_X19_Y15_N28
\T80s|u0|alu|Q_t~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~199_combout\ = (\T80s|u0|MCycle\(0) & ((\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(1) & \T80s|u0|MCycle\(2))) # (!\T80s|u0|IR\(1) & (\T80s|u0|MCycle\(1) & !\T80s|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~199_combout\);

-- Location: LCCOMB_X20_Y13_N10
\T80s|u0|alu|Q_t~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~200_combout\ = (\T80s|u0|alu|Q_t~199_combout\ & (\T80s|u0|IR\(6) & (\T80s|u0|IR\(1) $ (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~199_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~200_combout\);

-- Location: LCCOMB_X20_Y13_N12
\T80s|u0|mcode|Mux225~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux225~1_combout\ = (\T80s|u0|alu|Mux7~0_combout\ & ((\T80s|u0|mcode|Mux225~0_combout\ & ((\T80s|u0|alu|Q_t~200_combout\))) # (!\T80s|u0|mcode|Mux225~0_combout\ & (\T80s|u0|alu|Q_t~326_combout\)))) # (!\T80s|u0|alu|Mux7~0_combout\ & 
-- (\T80s|u0|mcode|Mux225~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|mcode|Mux225~0_combout\,
	datac => \T80s|u0|alu|Q_t~326_combout\,
	datad => \T80s|u0|alu|Q_t~200_combout\,
	combout => \T80s|u0|mcode|Mux225~1_combout\);

-- Location: LCCOMB_X24_Y17_N18
\T80s|u0|mcode|Mux265~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~16_combout\ = (\T80s|u0|mcode|Mux225~1_combout\ & (!\T80s|u0|IR\(7) & \T80s|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux225~1_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux265~16_combout\);

-- Location: LCCOMB_X21_Y21_N8
\T80s|u0|alu|Q_t~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~193_combout\ = (\T80s|u0|alu|Q_t~86_combout\ & (((\T80s|u0|mcode|Mux147~7_combout\ & \T80s|u0|alu|Q_t~80_combout\)))) # (!\T80s|u0|alu|Q_t~86_combout\ & ((\T80s|u0|mcode|Mux215~0_combout\) # ((\T80s|u0|mcode|Mux147~7_combout\ & 
-- \T80s|u0|alu|Q_t~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~86_combout\,
	datab => \T80s|u0|mcode|Mux215~0_combout\,
	datac => \T80s|u0|mcode|Mux147~7_combout\,
	datad => \T80s|u0|alu|Q_t~80_combout\,
	combout => \T80s|u0|alu|Q_t~193_combout\);

-- Location: LCCOMB_X23_Y13_N12
\T80s|u0|alu|Q_t~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~194_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux147~3_combout\ & ((!\T80s|u0|Equal4~0_combout\)))) # (!\T80s|u0|IR\(6) & (((\T80s|u0|alu|Q_t~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|alu|Q_t~193_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|Equal4~0_combout\,
	combout => \T80s|u0|alu|Q_t~194_combout\);

-- Location: LCCOMB_X23_Y13_N28
\T80s|u0|mcode|Mux265~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~15_combout\ = (\T80s|u0|IR\(5) & (((!\T80s|u0|IR\(4) & \T80s|u0|mcode|Mux147~6_combout\)))) # (!\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux147~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux147~6_combout\,
	combout => \T80s|u0|mcode|Mux265~15_combout\);

-- Location: LCCOMB_X23_Y13_N30
\T80s|u0|mcode|Mux265~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~9_combout\ = (!\T80s|u0|IR\(6) & (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(0) & \T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux265~9_combout\);

-- Location: LCCOMB_X23_Y13_N22
\T80s|u0|mcode|Mux265~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~10_combout\ = (\T80s|u0|alu|Q_t~194_combout\ & ((\T80s|u0|Equal4~5_combout\) # ((\T80s|u0|mcode|Mux265~15_combout\ & \T80s|u0|mcode|Mux265~9_combout\)))) # (!\T80s|u0|alu|Q_t~194_combout\ & (\T80s|u0|mcode|Mux265~15_combout\ & 
-- (\T80s|u0|mcode|Mux265~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~194_combout\,
	datab => \T80s|u0|mcode|Mux265~15_combout\,
	datac => \T80s|u0|mcode|Mux265~9_combout\,
	datad => \T80s|u0|Equal4~5_combout\,
	combout => \T80s|u0|mcode|Mux265~10_combout\);

-- Location: LCCOMB_X19_Y19_N22
\T80s|u0|alu|Q_t~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~192_combout\ = (\T80s|u0|alu|Q_t~325_combout\ & ((\T80s|u0|alu|Q_t~52_combout\) # ((!\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux147~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~325_combout\,
	datab => \T80s|u0|alu|Q_t~52_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux147~6_combout\,
	combout => \T80s|u0|alu|Q_t~192_combout\);

-- Location: LCCOMB_X19_Y19_N30
\T80s|u0|alu|Q_t~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~312_combout\ = (\T80s|u0|mcode|Mux92~0_combout\ & (\T80s|u0|IR\(2) & (\T80s|u0|MCycle\(2) & !\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux92~0_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~312_combout\);

-- Location: LCCOMB_X19_Y19_N14
\T80s|u0|alu|Q_t~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~184_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|IR\(2) & ((\T80s|u0|IR\(1))))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(2)) # ((!\T80s|u0|MCycle\(0) & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~184_combout\);

-- Location: LCCOMB_X19_Y19_N8
\T80s|u0|alu|Q_t~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~185_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~312_combout\) # ((\T80s|u0|alu|Q_t~52_combout\ & \T80s|u0|alu|Q_t~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~312_combout\,
	datab => \T80s|u0|alu|Q_t~52_combout\,
	datac => \T80s|u0|alu|Q_t~184_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~185_combout\);

-- Location: LCCOMB_X19_Y19_N0
\T80s|u0|alu|Q_t~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~188_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) & (!\T80s|u0|MCycle\(2) & \T80s|u0|MCycle\(1)))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1) & (\T80s|u0|MCycle\(2) & !\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|alu|Q_t~188_combout\);

-- Location: LCCOMB_X19_Y19_N10
\T80s|u0|alu|Q_t~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~189_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|alu|Q_t~188_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux92~0_combout\ & (\T80s|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux92~0_combout\,
	datab => \T80s|u0|mcode|Mux147~6_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~188_combout\,
	combout => \T80s|u0|alu|Q_t~189_combout\);

-- Location: LCCOMB_X26_Y17_N8
\T80s|u0|alu|Q_t~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~186_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(6) & !\T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~186_combout\);

-- Location: LCCOMB_X19_Y19_N2
\T80s|u0|alu|Q_t~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~187_combout\ = (\T80s|u0|IR\(2) & (((\T80s|u0|mcode|Mux147~4_combout\)))) # (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux117~0_combout\ & ((\T80s|u0|alu|Q_t~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux117~0_combout\,
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~60_combout\,
	combout => \T80s|u0|alu|Q_t~187_combout\);

-- Location: LCCOMB_X19_Y19_N12
\T80s|u0|alu|Q_t~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~190_combout\ = (\T80s|u0|alu|Q_t~189_combout\ & ((\T80s|u0|alu|Q_t~177_combout\) # ((\T80s|u0|alu|Q_t~186_combout\ & \T80s|u0|alu|Q_t~187_combout\)))) # (!\T80s|u0|alu|Q_t~189_combout\ & (\T80s|u0|alu|Q_t~186_combout\ & 
-- (\T80s|u0|alu|Q_t~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~189_combout\,
	datab => \T80s|u0|alu|Q_t~186_combout\,
	datac => \T80s|u0|alu|Q_t~187_combout\,
	datad => \T80s|u0|alu|Q_t~177_combout\,
	combout => \T80s|u0|alu|Q_t~190_combout\);

-- Location: LCCOMB_X19_Y19_N4
\T80s|u0|alu|Q_t~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~313_combout\ = (!\T80s|u0|MCycle\(1) & (!\T80s|u0|alu|Q_t~79_combout\ & (\T80s|u0|MCycle\(2) & !\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|alu|Q_t~79_combout\,
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~313_combout\);

-- Location: LCCOMB_X19_Y19_N18
\T80s|u0|alu|Q_t~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~191_combout\ = (\T80s|u0|alu|Q_t~177_combout\ & ((\T80s|u0|alu|Q_t~313_combout\) # ((!\T80s|u0|alu|Q_t~105_combout\ & \T80s|u0|alu|Q_t~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~105_combout\,
	datab => \T80s|u0|alu|Q_t~52_combout\,
	datac => \T80s|u0|alu|Q_t~313_combout\,
	datad => \T80s|u0|alu|Q_t~177_combout\,
	combout => \T80s|u0|alu|Q_t~191_combout\);

-- Location: LCCOMB_X19_Y19_N16
\T80s|u0|mcode|Mux78~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux78~0_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~190_combout\) # ((\T80s|u0|IR\(4))))) # (!\T80s|u0|IR\(5) & (((\T80s|u0|alu|Q_t~191_combout\ & !\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~190_combout\,
	datab => \T80s|u0|alu|Q_t~191_combout\,
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux78~0_combout\);

-- Location: LCCOMB_X19_Y19_N24
\T80s|u0|mcode|Mux78~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux78~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux78~0_combout\ & (\T80s|u0|alu|Q_t~192_combout\)) # (!\T80s|u0|mcode|Mux78~0_combout\ & ((\T80s|u0|alu|Q_t~185_combout\))))) # (!\T80s|u0|IR\(4) & 
-- (((\T80s|u0|mcode|Mux78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~192_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|alu|Q_t~185_combout\,
	datad => \T80s|u0|mcode|Mux78~0_combout\,
	combout => \T80s|u0|mcode|Mux78~1_combout\);

-- Location: LCCOMB_X23_Y13_N4
\T80s|u0|mcode|Mux265~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~11_combout\ = (\T80s|u0|IR\(7) & (((\T80s|u0|mcode|Mux78~1_combout\)))) # (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux265~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux265~10_combout\,
	datad => \T80s|u0|mcode|Mux78~1_combout\,
	combout => \T80s|u0|mcode|Mux265~11_combout\);

-- Location: LCCOMB_X26_Y17_N16
\T80s|u0|mcode|Mux265~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~14_combout\ = (\T80s|u0|ISet\(0) & (\T80s|u0|mcode|Mux147~5_combout\ & ((\T80s|u0|IR\(7)) # (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|mcode|Mux265~14_combout\);

-- Location: LCCOMB_X26_Y17_N22
\T80s|u0|mcode|Mux265~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~12_combout\ = (\T80s|u0|ISet\(0) & (\T80s|u0|mcode|Mux127~8_combout\ & ((\T80s|u0|mcode|Mux265~14_combout\)))) # (!\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux265~11_combout\) # ((\T80s|u0|mcode|Mux127~8_combout\ & 
-- \T80s|u0|mcode|Mux265~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux127~8_combout\,
	datac => \T80s|u0|mcode|Mux265~11_combout\,
	datad => \T80s|u0|mcode|Mux265~14_combout\,
	combout => \T80s|u0|mcode|Mux265~12_combout\);

-- Location: LCCOMB_X24_Y17_N8
\T80s|u0|mcode|Mux265~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~13_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux265~17_combout\) # ((\T80s|u0|mcode|Mux265~16_combout\)))) # (!\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux265~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux265~17_combout\,
	datab => \T80s|u0|mcode|Mux265~16_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux265~12_combout\,
	combout => \T80s|u0|mcode|Mux265~13_combout\);

-- Location: LCCOMB_X20_Y12_N0
\T80s|WR_n~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|WR_n~0_combout\ = (\T80s|Equal3~0_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\ & \T80s|u0|mcode|Mux265~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|Equal3~0_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux265~13_combout\,
	combout => \T80s|WR_n~0_combout\);

-- Location: FF_X20_Y12_N1
\T80s|WR_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|WR_n~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|WR_n~q\);

-- Location: LCCOMB_X24_Y17_N10
\T80s|u0|process_0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~12_combout\ = (\T80s|u0|ISet\(1) & \T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|process_0~12_combout\);

-- Location: LCCOMB_X20_Y13_N2
\T80s|MREQ_n~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~18_combout\ = (\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|Equal3~0_combout\ & (\T80s|u0|IR\(2) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|Equal3~0_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|MREQ_n~18_combout\);

-- Location: LCCOMB_X20_Y13_N4
\T80s|MREQ_n~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~19_combout\ = (\T80s|u0|mcode|Mux147~4_combout\ & (\T80s|u0|IR\(1) & ((\T80s|u0|process_0~4_combout\) # (\T80s|MREQ_n~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|process_0~4_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|MREQ_n~18_combout\,
	combout => \T80s|MREQ_n~19_combout\);

-- Location: LCCOMB_X19_Y14_N20
\T80s|MREQ_n~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~25_combout\ = (\T80s|u0|mcode|Mux147~5_combout\ & (!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(4)) # (\T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~5_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|MREQ_n~25_combout\);

-- Location: LCCOMB_X19_Y14_N10
\T80s|MREQ_n~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~27_combout\ = (\T80s|MREQ_n~25_combout\) # ((!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & \T80s|u0|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|MREQ_n~25_combout\,
	datad => \T80s|u0|Equal3~0_combout\,
	combout => \T80s|MREQ_n~27_combout\);

-- Location: LCCOMB_X24_Y17_N0
\T80s|MREQ_n~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~17_combout\ = (\T80s|u0|mcode|Mux298~0_combout\ & (\T80s|MREQ_n~27_combout\ & (!\T80s|u0|IR\(1) & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux298~0_combout\,
	datab => \T80s|MREQ_n~27_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|MREQ_n~17_combout\);

-- Location: LCCOMB_X24_Y17_N20
\T80s|MREQ_n~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~20_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|MREQ_n~17_combout\) # ((\T80s|u0|process_0~12_combout\ & \T80s|MREQ_n~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~12_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|MREQ_n~19_combout\,
	datad => \T80s|MREQ_n~17_combout\,
	combout => \T80s|MREQ_n~20_combout\);

-- Location: LCCOMB_X21_Y15_N16
\T80s|MREQ_n~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~21_combout\ = ((!\T80s|u0|mcode|Equal9~0_combout\ & (!\T80s|u0|Equal4~2_combout\ & \T80s|u0|mcode|Mux147~0_combout\))) # (!\T80s|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Equal9~0_combout\,
	datab => \T80s|Equal2~0_combout\,
	datac => \T80s|u0|Equal4~2_combout\,
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|MREQ_n~21_combout\);

-- Location: LCCOMB_X24_Y17_N22
\T80s|MREQ_n~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~22_combout\ = (\T80s|u0|mcode|Mux265~13_combout\ & (!\T80s|Equal3~0_combout\)) # (!\T80s|u0|mcode|Mux265~13_combout\ & (((\T80s|MREQ_n~20_combout\) # (\T80s|MREQ_n~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|MREQ_n~20_combout\,
	datac => \T80s|u0|mcode|Mux265~13_combout\,
	datad => \T80s|MREQ_n~21_combout\,
	combout => \T80s|MREQ_n~22_combout\);

-- Location: LCCOMB_X24_Y14_N24
\T80s|MREQ_n~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~26_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux147~7_combout\)) # (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0) & ((!\T80s|u0|mcode|Mux44~0_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~7_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux44~0_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|MREQ_n~26_combout\);

-- Location: LCCOMB_X24_Y17_N6
\T80s|MREQ_n~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~14_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux147~5_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|mcode|Mux147~5_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|MREQ_n~14_combout\);

-- Location: LCCOMB_X24_Y17_N24
\T80s|MREQ_n~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~15_combout\ = (\T80s|u0|mcode|Mux217~0_combout\ & ((\T80s|MREQ_n~14_combout\) # ((\T80s|MREQ_n~26_combout\ & !\T80s|u0|mcode|Mux265~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|MREQ_n~26_combout\,
	datab => \T80s|u0|mcode|Mux265~13_combout\,
	datac => \T80s|u0|mcode|Mux217~0_combout\,
	datad => \T80s|MREQ_n~14_combout\,
	combout => \T80s|MREQ_n~15_combout\);

-- Location: LCCOMB_X24_Y17_N2
\T80s|MREQ_n~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~16_combout\ = (\T80s|u0|ISet\(1) & ((\T80s|MREQ_n~15_combout\) # ((\T80s|u0|alu|Q_t~314_combout\ & !\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|alu|Q_t~314_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|MREQ_n~15_combout\,
	combout => \T80s|MREQ_n~16_combout\);

-- Location: LCCOMB_X24_Y17_N14
\T80s|MREQ_n~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~29_combout\ = (!\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(1) & (\T80s|u0|mcode|Mux220~1_combout\ & !\T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|mcode|Mux220~1_combout\,
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|MREQ_n~29_combout\);

-- Location: LCCOMB_X24_Y17_N28
\T80s|MREQ_n~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~23_combout\ = (\T80s|MREQ_n~22_combout\) # ((\T80s|MREQ_n~16_combout\) # ((\T80s|MREQ_n~29_combout\ & \T80s|MREQ_n~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|MREQ_n~22_combout\,
	datab => \T80s|MREQ_n~16_combout\,
	datac => \T80s|MREQ_n~29_combout\,
	datad => \T80s|MREQ_n~28_combout\,
	combout => \T80s|MREQ_n~23_combout\);

-- Location: LCCOMB_X25_Y16_N8
\T80s|MREQ_n~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~24_combout\ = (\T80s|u0|mcode|Mux147~2_combout\ & (!\T80s|u0|TState\(2) & ((\T80s|u0|TState\(0))))) # (!\T80s|u0|mcode|Mux147~2_combout\ & (((!\T80s|MREQ_n~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|MREQ_n~23_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|TState\(0),
	combout => \T80s|MREQ_n~24_combout\);

-- Location: FF_X20_Y12_N19
\T80s|MREQ_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|MREQ_n~24_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|MREQ_n~q\);

-- Location: LCCOMB_X20_Y12_N8
\trs_glue|MWr_n\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|MWr_n~combout\ = (!\T80s|MREQ_n~q\) # (!\T80s|WR_n~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|WR_n~q\,
	datab => \T80s|MREQ_n~q\,
	combout => \trs_glue|MWr_n~combout\);

-- Location: CLKCTRL_G16
\CLOCK_27[0]~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_27[0]~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_27[0]~inputclkctrl_outclk\);

-- Location: LCCOMB_X30_Y26_N28
\pixel_clock~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pixel_clock~0_combout\ = !\pixel_clock~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pixel_clock~q\,
	combout => \pixel_clock~0_combout\);

-- Location: FF_X30_Y26_N25
pixel_clock : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	asdata => \pixel_clock~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pixel_clock~q\);

-- Location: CLKCTRL_G13
\pixel_clock~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pixel_clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pixel_clock~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y12_N4
\trs_vid|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~0_combout\ = \trs_vid|Hor_Cnt\(0) $ (VCC)
-- \trs_vid|Add2~1\ = CARRY(\trs_vid|Hor_Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Hor_Cnt\(0),
	datad => VCC,
	combout => \trs_vid|Add2~0_combout\,
	cout => \trs_vid|Add2~1\);

-- Location: LCCOMB_X20_Y11_N26
\trs_vid|ChrC_Cnt[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrC_Cnt[0]~2_combout\ = !\trs_vid|ChrC_Cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|ChrC_Cnt\(0),
	combout => \trs_vid|ChrC_Cnt[0]~2_combout\);

-- Location: FF_X20_Y11_N27
\trs_vid|ChrC_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrC_Cnt[0]~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrC_Cnt\(0));

-- Location: LCCOMB_X20_Y11_N6
\trs_vid|ChrC_Cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrC_Cnt~1_combout\ = (\trs_vid|ChrC_Cnt\(0) & (\trs_vid|ChrC_Cnt\(1) & !\trs_vid|ChrC_Cnt\(2))) # (!\trs_vid|ChrC_Cnt\(0) & ((\trs_vid|ChrC_Cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(0),
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|ChrC_Cnt~1_combout\);

-- Location: FF_X20_Y11_N7
\trs_vid|ChrC_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrC_Cnt~1_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrC_Cnt\(2));

-- Location: LCCOMB_X20_Y11_N8
\trs_vid|ChrC_Cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrC_Cnt~0_combout\ = (\trs_vid|ChrC_Cnt\(0) & (!\trs_vid|ChrC_Cnt\(1) & !\trs_vid|ChrC_Cnt\(2))) # (!\trs_vid|ChrC_Cnt\(0) & (\trs_vid|ChrC_Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(0),
	datac => \trs_vid|ChrC_Cnt\(1),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|ChrC_Cnt~0_combout\);

-- Location: FF_X20_Y11_N9
\trs_vid|ChrC_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrC_Cnt~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrC_Cnt\(1));

-- Location: LCCOMB_X20_Y11_N2
\trs_vid|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal0~0_combout\ = (!\trs_vid|ChrC_Cnt\(1) & (\trs_vid|ChrC_Cnt\(0) & \trs_vid|ChrC_Cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|ChrC_Cnt\(0),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|Equal0~0_combout\);

-- Location: FF_X18_Y12_N5
\trs_vid|Hor_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add2~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(0));

-- Location: LCCOMB_X19_Y12_N22
\trs_vid|RAM_Addr[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[0]~0_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(0))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(0),
	datab => \trs_glue|Equal4~4_combout\,
	datac => \trs_vid|Hor_Cnt\(0),
	combout => \trs_vid|RAM_Addr[0]~0_combout\);

-- Location: LCCOMB_X18_Y12_N6
\trs_vid|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~2_combout\ = (\trs_vid|Hor_Cnt\(1) & (!\trs_vid|Add2~1\)) # (!\trs_vid|Hor_Cnt\(1) & ((\trs_vid|Add2~1\) # (GND)))
-- \trs_vid|Add2~3\ = CARRY((!\trs_vid|Add2~1\) # (!\trs_vid|Hor_Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Hor_Cnt\(1),
	datad => VCC,
	cin => \trs_vid|Add2~1\,
	combout => \trs_vid|Add2~2_combout\,
	cout => \trs_vid|Add2~3\);

-- Location: FF_X18_Y12_N7
\trs_vid|Hor_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add2~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(1));

-- Location: LCCOMB_X19_Y12_N24
\trs_vid|RAM_Addr[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[1]~1_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(1))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_glue|Equal4~4_combout\,
	datad => \trs_vid|Hor_Cnt\(1),
	combout => \trs_vid|RAM_Addr[1]~1_combout\);

-- Location: LCCOMB_X18_Y12_N8
\trs_vid|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~4_combout\ = (\trs_vid|Hor_Cnt\(2) & (\trs_vid|Add2~3\ $ (GND))) # (!\trs_vid|Hor_Cnt\(2) & (!\trs_vid|Add2~3\ & VCC))
-- \trs_vid|Add2~5\ = CARRY((\trs_vid|Hor_Cnt\(2) & !\trs_vid|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Hor_Cnt\(2),
	datad => VCC,
	cin => \trs_vid|Add2~3\,
	combout => \trs_vid|Add2~4_combout\,
	cout => \trs_vid|Add2~5\);

-- Location: FF_X18_Y12_N9
\trs_vid|Hor_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add2~4_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(2));

-- Location: LCCOMB_X19_Y12_N14
\trs_vid|RAM_Addr[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[2]~2_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(2))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_glue|Equal4~4_combout\,
	datac => \T80s|u0|A\(2),
	datad => \trs_vid|Hor_Cnt\(2),
	combout => \trs_vid|RAM_Addr[2]~2_combout\);

-- Location: LCCOMB_X18_Y12_N10
\trs_vid|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~6_combout\ = (\trs_vid|Hor_Cnt\(3) & (!\trs_vid|Add2~5\)) # (!\trs_vid|Hor_Cnt\(3) & ((\trs_vid|Add2~5\) # (GND)))
-- \trs_vid|Add2~7\ = CARRY((!\trs_vid|Add2~5\) # (!\trs_vid|Hor_Cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Hor_Cnt\(3),
	datad => VCC,
	cin => \trs_vid|Add2~5\,
	combout => \trs_vid|Add2~6_combout\,
	cout => \trs_vid|Add2~7\);

-- Location: FF_X18_Y12_N11
\trs_vid|Hor_Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add2~6_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(3));

-- Location: LCCOMB_X17_Y12_N12
\trs_vid|RAM_Addr[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[3]~3_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(3))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(3),
	datab => \trs_vid|Hor_Cnt\(3),
	datac => \trs_glue|Equal4~4_combout\,
	combout => \trs_vid|RAM_Addr[3]~3_combout\);

-- Location: LCCOMB_X18_Y12_N12
\trs_vid|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~8_combout\ = (\trs_vid|Hor_Cnt\(4) & (\trs_vid|Add2~7\ $ (GND))) # (!\trs_vid|Hor_Cnt\(4) & (!\trs_vid|Add2~7\ & VCC))
-- \trs_vid|Add2~9\ = CARRY((\trs_vid|Hor_Cnt\(4) & !\trs_vid|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Hor_Cnt\(4),
	datad => VCC,
	cin => \trs_vid|Add2~7\,
	combout => \trs_vid|Add2~8_combout\,
	cout => \trs_vid|Add2~9\);

-- Location: LCCOMB_X18_Y12_N14
\trs_vid|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~10_combout\ = (\trs_vid|Hor_Cnt\(5) & (!\trs_vid|Add2~9\)) # (!\trs_vid|Hor_Cnt\(5) & ((\trs_vid|Add2~9\) # (GND)))
-- \trs_vid|Add2~11\ = CARRY((!\trs_vid|Add2~9\) # (!\trs_vid|Hor_Cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Hor_Cnt\(5),
	datad => VCC,
	cin => \trs_vid|Add2~9\,
	combout => \trs_vid|Add2~10_combout\,
	cout => \trs_vid|Add2~11\);

-- Location: LCCOMB_X18_Y12_N2
\trs_vid|Hor_Cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Hor_Cnt~1_combout\ = (\trs_vid|Add2~10_combout\ & !\trs_vid|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Add2~10_combout\,
	datad => \trs_vid|Equal1~1_combout\,
	combout => \trs_vid|Hor_Cnt~1_combout\);

-- Location: FF_X18_Y12_N3
\trs_vid|Hor_Cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Hor_Cnt~1_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(5));

-- Location: LCCOMB_X18_Y12_N16
\trs_vid|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add2~12_combout\ = \trs_vid|Add2~11\ $ (!\trs_vid|Hor_Cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \trs_vid|Hor_Cnt\(6),
	cin => \trs_vid|Add2~11\,
	combout => \trs_vid|Add2~12_combout\);

-- Location: LCCOMB_X17_Y12_N26
\trs_vid|Hor_Cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Hor_Cnt~2_combout\ = (!\trs_vid|Equal1~1_combout\ & \trs_vid|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Equal1~1_combout\,
	datad => \trs_vid|Add2~12_combout\,
	combout => \trs_vid|Hor_Cnt~2_combout\);

-- Location: FF_X17_Y12_N27
\trs_vid|Hor_Cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Hor_Cnt~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(6));

-- Location: LCCOMB_X17_Y12_N24
\trs_vid|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal1~0_combout\ = (\trs_vid|Hor_Cnt\(6) & (\trs_vid|Hor_Cnt\(5) & (\trs_vid|Hor_Cnt\(3) & !\trs_vid|Hor_Cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Hor_Cnt\(6),
	datab => \trs_vid|Hor_Cnt\(5),
	datac => \trs_vid|Hor_Cnt\(3),
	datad => \trs_vid|Hor_Cnt\(4),
	combout => \trs_vid|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\trs_vid|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal1~1_combout\ = (\trs_vid|Hor_Cnt\(1) & (\trs_vid|Hor_Cnt\(2) & (\trs_vid|Hor_Cnt\(0) & \trs_vid|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Hor_Cnt\(1),
	datab => \trs_vid|Hor_Cnt\(2),
	datac => \trs_vid|Hor_Cnt\(0),
	datad => \trs_vid|Equal1~0_combout\,
	combout => \trs_vid|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y12_N28
\trs_vid|Hor_Cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Hor_Cnt~0_combout\ = (!\trs_vid|Equal1~1_combout\ & \trs_vid|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Equal1~1_combout\,
	datad => \trs_vid|Add2~8_combout\,
	combout => \trs_vid|Hor_Cnt~0_combout\);

-- Location: FF_X18_Y12_N29
\trs_vid|Hor_Cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Hor_Cnt~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Hor_Cnt\(4));

-- Location: LCCOMB_X17_Y12_N6
\trs_vid|RAM_Addr[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[4]~4_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(4))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(4),
	datac => \trs_glue|Equal4~4_combout\,
	datad => \trs_vid|Hor_Cnt\(4),
	combout => \trs_vid|RAM_Addr[4]~4_combout\);

-- Location: LCCOMB_X19_Y12_N16
\trs_vid|RAM_Addr[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[5]~5_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(5))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Hor_Cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(5),
	datab => \trs_glue|Equal4~4_combout\,
	datad => \trs_vid|Hor_Cnt\(5),
	combout => \trs_vid|RAM_Addr[5]~5_combout\);

-- Location: LCCOMB_X16_Y12_N22
\trs_vid|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add0~0_combout\ = \trs_vid|Ver_Cnt\(0) $ (VCC)
-- \trs_vid|Add0~1\ = CARRY(\trs_vid|Ver_Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(0),
	datad => VCC,
	combout => \trs_vid|Add0~0_combout\,
	cout => \trs_vid|Add0~1\);

-- Location: LCCOMB_X20_Y9_N0
\trs_vid|ChrR_Cnt[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrR_Cnt[0]~4_combout\ = !\trs_vid|ChrR_Cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|ChrR_Cnt\(0),
	combout => \trs_vid|ChrR_Cnt[0]~4_combout\);

-- Location: LCCOMB_X20_Y11_N24
\trs_vid|ChrR_Cnt[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrR_Cnt[3]~1_combout\ = (\trs_vid|ChrC_Cnt\(2) & (!\trs_vid|ChrC_Cnt\(1) & (\trs_vid|ChrC_Cnt\(0) & \trs_vid|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(2),
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|ChrC_Cnt\(0),
	datad => \trs_vid|Equal1~1_combout\,
	combout => \trs_vid|ChrR_Cnt[3]~1_combout\);

-- Location: FF_X20_Y9_N1
\trs_vid|ChrR_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrR_Cnt[0]~4_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|ChrR_Cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrR_Cnt\(0));

-- Location: LCCOMB_X17_Y11_N6
\trs_vid|ChrR_Cnt[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrR_Cnt[1]~3_combout\ = \trs_vid|ChrR_Cnt\(1) $ (((\trs_vid|Equal0~0_combout\ & (\trs_vid|Equal1~1_combout\ & \trs_vid|ChrR_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Equal0~0_combout\,
	datab => \trs_vid|Equal1~1_combout\,
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|ChrR_Cnt\(0),
	combout => \trs_vid|ChrR_Cnt[1]~3_combout\);

-- Location: FF_X17_Y11_N7
\trs_vid|ChrR_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrR_Cnt[1]~3_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrR_Cnt\(1));

-- Location: LCCOMB_X20_Y11_N20
\trs_vid|ChrR_Cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrR_Cnt~2_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|ChrR_Cnt\(3) & ((!\trs_vid|ChrR_Cnt\(0)))) # (!\trs_vid|ChrR_Cnt\(3) & (\trs_vid|ChrR_Cnt\(2) & \trs_vid|ChrR_Cnt\(0))))) # (!\trs_vid|ChrR_Cnt\(1) & (((\trs_vid|ChrR_Cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|ChrR_Cnt\(3),
	datad => \trs_vid|ChrR_Cnt\(0),
	combout => \trs_vid|ChrR_Cnt~2_combout\);

-- Location: FF_X20_Y11_N21
\trs_vid|ChrR_Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrR_Cnt~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|ChrR_Cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrR_Cnt\(3));

-- Location: LCCOMB_X19_Y9_N0
\trs_vid|ChrR_Cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|ChrR_Cnt~0_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|ChrR_Cnt\(2) & !\trs_vid|ChrR_Cnt\(3))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|ChrR_Cnt\(2))))) # (!\trs_vid|ChrR_Cnt\(1) & (((\trs_vid|ChrR_Cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|ChrR_Cnt\(3),
	combout => \trs_vid|ChrR_Cnt~0_combout\);

-- Location: FF_X19_Y9_N1
\trs_vid|ChrR_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|ChrR_Cnt~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|ChrR_Cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|ChrR_Cnt\(2));

-- Location: LCCOMB_X19_Y9_N10
\trs_vid|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal2~0_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|ChrR_Cnt\(2) & \trs_vid|ChrR_Cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|ChrR_Cnt\(3),
	combout => \trs_vid|Equal2~0_combout\);

-- Location: LCCOMB_X16_Y12_N2
\trs_vid|Ver_Cnt[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Ver_Cnt[0]~0_combout\ = (\trs_vid|Equal0~0_combout\ & (\trs_vid|Equal1~1_combout\ & \trs_vid|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Equal0~0_combout\,
	datac => \trs_vid|Equal1~1_combout\,
	datad => \trs_vid|Equal2~0_combout\,
	combout => \trs_vid|Ver_Cnt[0]~0_combout\);

-- Location: FF_X16_Y12_N23
\trs_vid|Ver_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add0~0_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Ver_Cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Ver_Cnt\(0));

-- Location: LCCOMB_X23_Y12_N6
\trs_vid|RAM_Addr[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[6]~6_combout\ = (\trs_glue|Equal4~4_combout\ & ((\T80s|u0|A\(6)))) # (!\trs_glue|Equal4~4_combout\ & (\trs_vid|Ver_Cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~4_combout\,
	datab => \trs_vid|Ver_Cnt\(0),
	datac => \T80s|u0|A\(6),
	combout => \trs_vid|RAM_Addr[6]~6_combout\);

-- Location: LCCOMB_X16_Y12_N24
\trs_vid|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add0~2_combout\ = (\trs_vid|Ver_Cnt\(1) & (!\trs_vid|Add0~1\)) # (!\trs_vid|Ver_Cnt\(1) & ((\trs_vid|Add0~1\) # (GND)))
-- \trs_vid|Add0~3\ = CARRY((!\trs_vid|Add0~1\) # (!\trs_vid|Ver_Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(1),
	datad => VCC,
	cin => \trs_vid|Add0~1\,
	combout => \trs_vid|Add0~2_combout\,
	cout => \trs_vid|Add0~3\);

-- Location: LCCOMB_X16_Y12_N26
\trs_vid|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add0~4_combout\ = (\trs_vid|Ver_Cnt\(2) & (\trs_vid|Add0~3\ $ (GND))) # (!\trs_vid|Ver_Cnt\(2) & (!\trs_vid|Add0~3\ & VCC))
-- \trs_vid|Add0~5\ = CARRY((\trs_vid|Ver_Cnt\(2) & !\trs_vid|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(2),
	datad => VCC,
	cin => \trs_vid|Add0~3\,
	combout => \trs_vid|Add0~4_combout\,
	cout => \trs_vid|Add0~5\);

-- Location: FF_X16_Y12_N27
\trs_vid|Ver_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Add0~4_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Ver_Cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Ver_Cnt\(2));

-- Location: LCCOMB_X16_Y12_N28
\trs_vid|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add0~6_combout\ = (\trs_vid|Ver_Cnt\(3) & (!\trs_vid|Add0~5\)) # (!\trs_vid|Ver_Cnt\(3) & ((\trs_vid|Add0~5\) # (GND)))
-- \trs_vid|Add0~7\ = CARRY((!\trs_vid|Add0~5\) # (!\trs_vid|Ver_Cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(3),
	datad => VCC,
	cin => \trs_vid|Add0~5\,
	combout => \trs_vid|Add0~6_combout\,
	cout => \trs_vid|Add0~7\);

-- Location: LCCOMB_X16_Y12_N10
\trs_vid|Ver_Cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Ver_Cnt~2_combout\ = (\trs_vid|Add0~6_combout\ & ((!\trs_vid|Ver_Cnt\(0)) # (!\trs_vid|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Equal4~0_combout\,
	datac => \trs_vid|Ver_Cnt\(0),
	datad => \trs_vid|Add0~6_combout\,
	combout => \trs_vid|Ver_Cnt~2_combout\);

-- Location: FF_X16_Y12_N11
\trs_vid|Ver_Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Ver_Cnt~2_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Ver_Cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Ver_Cnt\(3));

-- Location: LCCOMB_X16_Y12_N30
\trs_vid|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Add0~8_combout\ = \trs_vid|Add0~7\ $ (!\trs_vid|Ver_Cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \trs_vid|Ver_Cnt\(4),
	cin => \trs_vid|Add0~7\,
	combout => \trs_vid|Add0~8_combout\);

-- Location: LCCOMB_X16_Y12_N20
\trs_vid|Ver_Cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Ver_Cnt~3_combout\ = (\trs_vid|Add0~8_combout\ & ((!\trs_vid|Equal4~0_combout\) # (!\trs_vid|Ver_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(0),
	datac => \trs_vid|Add0~8_combout\,
	datad => \trs_vid|Equal4~0_combout\,
	combout => \trs_vid|Ver_Cnt~3_combout\);

-- Location: FF_X16_Y12_N21
\trs_vid|Ver_Cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Ver_Cnt~3_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Ver_Cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Ver_Cnt\(4));

-- Location: LCCOMB_X16_Y12_N0
\trs_vid|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal4~0_combout\ = (\trs_vid|Ver_Cnt\(3) & (\trs_vid|Ver_Cnt\(4) & (!\trs_vid|Ver_Cnt\(2) & !\trs_vid|Ver_Cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(3),
	datab => \trs_vid|Ver_Cnt\(4),
	datac => \trs_vid|Ver_Cnt\(2),
	datad => \trs_vid|Ver_Cnt\(1),
	combout => \trs_vid|Equal4~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\trs_vid|Ver_Cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Ver_Cnt~1_combout\ = (\trs_vid|Add0~2_combout\ & ((!\trs_vid|Ver_Cnt\(0)) # (!\trs_vid|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Equal4~0_combout\,
	datac => \trs_vid|Ver_Cnt\(0),
	datad => \trs_vid|Add0~2_combout\,
	combout => \trs_vid|Ver_Cnt~1_combout\);

-- Location: FF_X16_Y12_N13
\trs_vid|Ver_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Ver_Cnt~1_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_vid|Ver_Cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Ver_Cnt\(1));

-- Location: LCCOMB_X17_Y12_N8
\trs_vid|RAM_Addr[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[7]~7_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(7))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Ver_Cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|A\(7),
	datac => \trs_glue|Equal4~4_combout\,
	datad => \trs_vid|Ver_Cnt\(1),
	combout => \trs_vid|RAM_Addr[7]~7_combout\);

-- Location: LCCOMB_X19_Y12_N30
\trs_vid|RAM_Addr[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[8]~8_combout\ = (\trs_glue|Equal4~4_combout\ & ((\T80s|u0|A\(8)))) # (!\trs_glue|Equal4~4_combout\ & (\trs_vid|Ver_Cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Ver_Cnt\(2),
	datab => \trs_glue|Equal4~4_combout\,
	datad => \T80s|u0|A\(8),
	combout => \trs_vid|RAM_Addr[8]~8_combout\);

-- Location: LCCOMB_X28_Y22_N6
\T80s|u0|alu|Q_t~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~153_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(5))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(5),
	datab => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusB\(1),
	combout => \T80s|u0|alu|Q_t~153_combout\);

-- Location: LCCOMB_X26_Y23_N20
\T80s|u0|alu|Mux34~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~1_combout\ = (\T80s|u0|ALU_Op_r\(2) & \T80s|u0|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(2),
	datad => \T80s|u0|ALU_Op_r\(3),
	combout => \T80s|u0|alu|Mux34~1_combout\);

-- Location: LCCOMB_X27_Y20_N10
\T80s|u0|BusA[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA[5]~7_combout\ = (\T80s|u0|mcode|Mux255~10_combout\ & \T80s|u0|mcode|Mux254~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~10_combout\,
	datad => \T80s|u0|mcode|Mux254~16_combout\,
	combout => \T80s|u0|BusA[5]~7_combout\);

-- Location: LCCOMB_X27_Y20_N28
\T80s|u0|BusA[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA[5]~8_combout\ = (\T80s|u0|mcode|Mux304~4_combout\) # ((!\T80s|u0|mcode|Mux256~12_combout\ & (!\T80s|u0|mcode|Mux253~4_combout\ & \T80s|u0|BusA[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux256~12_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datac => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|BusA[5]~7_combout\,
	combout => \T80s|u0|BusA[5]~8_combout\);

-- Location: LCCOMB_X27_Y20_N6
\T80s|u0|BusA[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA[5]~3_combout\ = (\T80s|u0|mcode|Mux253~4_combout\) # ((\T80s|u0|mcode|Mux256~12_combout\ & ((!\T80s|u0|mcode|Mux254~16_combout\) # (!\T80s|u0|mcode|Mux255~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~10_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datac => \T80s|u0|mcode|Mux256~12_combout\,
	datad => \T80s|u0|mcode|Mux254~16_combout\,
	combout => \T80s|u0|BusA[5]~3_combout\);

-- Location: LCCOMB_X27_Y20_N20
\T80s|u0|BusA[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA[5]~2_combout\ = (!\T80s|u0|mcode|Mux253~4_combout\ & ((!\T80s|u0|mcode|Mux255~10_combout\) # (!\T80s|u0|mcode|Mux254~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux254~16_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datad => \T80s|u0|mcode|Mux255~10_combout\,
	combout => \T80s|u0|BusA[5]~2_combout\);

-- Location: LCCOMB_X27_Y20_N2
\T80s|u0|BusA~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~9_combout\ = (\T80s|u0|BusA[5]~8_combout\) # ((\T80s|u0|BusA[5]~3_combout\ & (!\T80s|u0|BusA[5]~2_combout\ & \T80s|u0|mcode|Mux255~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|BusA[5]~8_combout\,
	datac => \T80s|u0|BusA[5]~2_combout\,
	datad => \T80s|u0|mcode|Mux255~10_combout\,
	combout => \T80s|u0|BusA~9_combout\);

-- Location: LCCOMB_X27_Y20_N24
\T80s|u0|BusA[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA[5]~6_combout\ = (\T80s|u0|mcode|Mux256~12_combout\ & (\T80s|u0|mcode|Mux253~4_combout\ & !\T80s|u0|mcode|Mux255~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux256~12_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datad => \T80s|u0|mcode|Mux255~10_combout\,
	combout => \T80s|u0|BusA[5]~6_combout\);

-- Location: LCCOMB_X29_Y23_N26
\T80s|u0|Regs|RegsL[5][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[5][5]~feeder_combout\ = \T80s|u0|RegDIL[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[5]~11_combout\,
	combout => \T80s|u0|Regs|RegsL[5][5]~feeder_combout\);

-- Location: FF_X29_Y23_N27
\T80s|u0|Regs|RegsL[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[5][5]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][5]~q\);

-- Location: LCCOMB_X20_Y19_N6
\T80s|u0|RegAddrC~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrC~1_combout\ = ((\T80s|u0|process_1~11_combout\) # (\T80s|u0|mcode|Mux147~1_combout\)) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|process_1~11_combout\,
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|RegAddrC~1_combout\);

-- Location: FF_X20_Y19_N7
\T80s|u0|RegAddrC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrC~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrC\(1));

-- Location: FF_X31_Y24_N25
\T80s|u0|Regs|RegsL[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[5]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][5]~q\);

-- Location: FF_X31_Y24_N27
\T80s|u0|Regs|RegsL[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[5]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][5]~q\);

-- Location: LCCOMB_X31_Y24_N26
\T80s|u0|Regs|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux42~0_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|Regs|RegsL[6][5]~q\) # (\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[4][5]~q\ & ((!\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[4][5]~q\,
	datac => \T80s|u0|Regs|RegsL[6][5]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux42~0_combout\);

-- Location: FF_X27_Y24_N29
\T80s|u0|Regs|RegsL[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[5]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][5]~q\);

-- Location: LCCOMB_X27_Y24_N28
\T80s|u0|Regs|Mux42~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux42~1_combout\ = (\T80s|u0|Regs|Mux42~0_combout\ & (((\T80s|u0|Regs|RegsL[7][5]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux42~0_combout\ & (\T80s|u0|Regs|RegsL[5][5]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[5][5]~q\,
	datab => \T80s|u0|Regs|Mux42~0_combout\,
	datac => \T80s|u0|Regs|RegsL[7][5]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux42~1_combout\);

-- Location: FF_X28_Y23_N15
\T80s|u0|Regs|RegsL[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[5]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][5]~q\);

-- Location: FF_X28_Y23_N9
\T80s|u0|Regs|RegsL[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[5]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][5]~q\);

-- Location: LCCOMB_X24_Y23_N0
\T80s|u0|Regs|RegsL[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[1][5]~feeder_combout\ = \T80s|u0|RegDIL[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[5]~11_combout\,
	combout => \T80s|u0|Regs|RegsL[1][5]~feeder_combout\);

-- Location: FF_X24_Y23_N1
\T80s|u0|Regs|RegsL[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[1][5]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][5]~q\);

-- Location: LCCOMB_X24_Y23_N20
\T80s|u0|Regs|Mux42~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux42~2_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1)) # ((\T80s|u0|Regs|RegsL[1][5]~q\)))) # (!\T80s|u0|RegAddrC\(0) & (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsL[0][5]~q\,
	datad => \T80s|u0|Regs|RegsL[1][5]~q\,
	combout => \T80s|u0|Regs|Mux42~2_combout\);

-- Location: LCCOMB_X28_Y23_N8
\T80s|u0|Regs|Mux42~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux42~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux42~2_combout\ & ((\T80s|u0|Regs|RegsL[3][5]~q\))) # (!\T80s|u0|Regs|Mux42~2_combout\ & (\T80s|u0|Regs|RegsL[2][5]~q\)))) # (!\T80s|u0|RegAddrC\(1) & 
-- (((\T80s|u0|Regs|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[2][5]~q\,
	datac => \T80s|u0|Regs|RegsL[3][5]~q\,
	datad => \T80s|u0|Regs|Mux42~2_combout\,
	combout => \T80s|u0|Regs|Mux42~3_combout\);

-- Location: LCCOMB_X28_Y23_N14
\T80s|u0|Regs|Mux42~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux42~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux42~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux42~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux42~1_combout\,
	datab => \T80s|u0|Regs|Mux42~3_combout\,
	datad => \T80s|u0|RegAddrC\(2),
	combout => \T80s|u0|Regs|Mux42~4_combout\);

-- Location: LCCOMB_X20_Y17_N6
\T80s|u0|mcode|Mux296~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux296~0_combout\ = (\T80s|u0|mcode|Mux298~0_combout\ & (\T80s|u0|mcode|Mux250~0_combout\ & (!\T80s|u0|IR\(1) & \T80s|MREQ_n~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux298~0_combout\,
	datab => \T80s|u0|mcode|Mux250~0_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|MREQ_n~25_combout\,
	combout => \T80s|u0|mcode|Mux296~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\T80s|u0|PC[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~14_combout\ = (!\T80s|u0|BTR_r~q\ & !\T80s|u0|mcode|Mux296~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BTR_r~q\,
	datac => \T80s|u0|mcode|Mux296~0_combout\,
	combout => \T80s|u0|PC[10]~14_combout\);

-- Location: LCCOMB_X17_Y18_N8
\T80s|u0|mcode|Mux74~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~7_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(5))) # (!\T80s|u0|IR\(1) & (\T80s|u0|MCycle\(0) & ((\T80s|u0|IR\(5)) # (\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux74~7_combout\);

-- Location: LCCOMB_X17_Y18_N26
\T80s|u0|mcode|Mux74~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~11_combout\ = (\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(1) & !\T80s|u0|IR\(3))))) # (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux74~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux74~7_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux74~11_combout\);

-- Location: LCCOMB_X17_Y18_N22
\T80s|u0|mcode|Mux74~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~8_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|MCycle\(0) & ((\T80s|u0|Equal4~0_combout\)))) # (!\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux74~11_combout\) # ((\T80s|u0|MCycle\(0) & \T80s|u0|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|mcode|Mux74~11_combout\,
	datad => \T80s|u0|Equal4~0_combout\,
	combout => \T80s|u0|mcode|Mux74~8_combout\);

-- Location: LCCOMB_X17_Y18_N12
\T80s|u0|mcode|Mux74~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~5_combout\ = ((!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(4) & \T80s|u0|IR\(3)))) # (!\T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux74~5_combout\);

-- Location: LCCOMB_X17_Y18_N10
\T80s|u0|mcode|Mux74~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~4_combout\ = (!\T80s|u0|IR\(5) & ((\T80s|u0|IR\(4) & ((\T80s|u0|MCycle\(0)))) # (!\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux74~4_combout\);

-- Location: LCCOMB_X17_Y18_N0
\T80s|u0|mcode|Mux74~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~10_combout\ = (\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux74~4_combout\)))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|MCycle\(0)) # ((!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux74~4_combout\,
	combout => \T80s|u0|mcode|Mux74~10_combout\);

-- Location: LCCOMB_X17_Y18_N18
\T80s|u0|mcode|Mux74~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~6_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux74~10_combout\)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux74~5_combout\ & (\T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux74~5_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux74~10_combout\,
	combout => \T80s|u0|mcode|Mux74~6_combout\);

-- Location: LCCOMB_X17_Y18_N28
\T80s|u0|mcode|Mux74~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux74~9_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux74~6_combout\)))) # (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux74~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux74~8_combout\,
	datad => \T80s|u0|mcode|Mux74~6_combout\,
	combout => \T80s|u0|mcode|Mux74~9_combout\);

-- Location: LCCOMB_X21_Y15_N26
\T80s|u0|mcode|Inc_PC~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Inc_PC~4_combout\ = (\T80s|u0|mcode|Mux147~0_combout\ & ((\T80s|u0|Equal4~2_combout\) # ((!\T80s|u0|ISet\(1) & \T80s|u0|ISet\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux147~0_combout\,
	datac => \T80s|u0|Equal4~2_combout\,
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Inc_PC~4_combout\);

-- Location: LCCOMB_X21_Y15_N8
\T80s|u0|mcode|Inc_PC~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Inc_PC~2_combout\ = (\T80s|u0|mcode|Inc_PC~4_combout\) # ((\T80s|u0|mcode|Mux147~1_combout\) # ((\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|mcode|Mux261~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Inc_PC~4_combout\,
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|mcode|Mux261~0_combout\,
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|mcode|Inc_PC~2_combout\);

-- Location: LCCOMB_X21_Y15_N2
\T80s|u0|mcode|Inc_PC~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Inc_PC~3_combout\ = (\T80s|u0|mcode|Inc_PC~2_combout\) # ((\T80s|u0|mcode|Mux74~9_combout\ & (\T80s|u0|mcode|Mux147~4_combout\ & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux74~9_combout\,
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|mcode|Inc_PC~2_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Inc_PC~3_combout\);

-- Location: LCCOMB_X21_Y17_N8
\T80s|u0|PC[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~15_combout\ = ((\T80s|Equal3~0_combout\ & (\T80s|u0|PC[10]~14_combout\ & \T80s|u0|mcode|Inc_PC~3_combout\))) # (!\T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|PC[10]~14_combout\,
	datad => \T80s|u0|mcode|Inc_PC~3_combout\,
	combout => \T80s|u0|PC[10]~15_combout\);

-- Location: LCCOMB_X14_Y21_N26
\trs_ps2|Matrix~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~115_combout\ = (\trs_ps2|Mux5~9_combout\) # ((\trs_ps2|Mux6~8_combout\) # (!\trs_ps2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Mux5~9_combout\,
	datac => \trs_ps2|Mux6~8_combout\,
	datad => \trs_ps2|Mux4~9_combout\,
	combout => \trs_ps2|Matrix~115_combout\);

-- Location: LCCOMB_X16_Y21_N6
\trs_ps2|Matrix~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~131_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Matrix_Wr_Addr\(3) & \trs_ps2|Matrix~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix~116_combout\,
	combout => \trs_ps2|Matrix~131_combout\);

-- Location: FF_X16_Y21_N7
\trs_ps2|Matrix[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~131_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][4]~q\);

-- Location: LCCOMB_X15_Y20_N4
\trs_ps2|Matrix~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~129_combout\ = (\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Matrix~116_combout\ & (\trs_ps2|Matrix_Wr_Addr\(3) & !\trs_ps2|Matrix_Wr_Addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(5),
	datab => \trs_ps2|Matrix~116_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~129_combout\);

-- Location: FF_X15_Y20_N5
\trs_ps2|Matrix[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~129_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][4]~q\);

-- Location: LCCOMB_X16_Y21_N28
\trs_ps2|Matrix~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~130_combout\ = (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix_Wr_Addr\(5) & (!\trs_ps2|Matrix_Wr_Addr\(3) & \trs_ps2|Matrix~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix~116_combout\,
	combout => \trs_ps2|Matrix~130_combout\);

-- Location: FF_X16_Y21_N29
\trs_ps2|Matrix[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~130_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][4]~q\);

-- Location: LCCOMB_X16_Y18_N26
\trs_ps2|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux18~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix_Wr_Addr\(3)) # ((\trs_ps2|Matrix[6][4]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix[6][4]~q\,
	datad => \trs_ps2|Matrix[4][4]~q\,
	combout => \trs_ps2|Mux18~0_combout\);

-- Location: LCCOMB_X16_Y18_N8
\trs_ps2|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux18~1_combout\ = (\trs_ps2|Mux18~0_combout\ & ((\trs_ps2|Matrix[7][4]~q\) # ((!\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Mux18~0_combout\ & (((\trs_ps2|Matrix[5][4]~q\ & \trs_ps2|Matrix_Wr_Addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][4]~q\,
	datab => \trs_ps2|Matrix[5][4]~q\,
	datac => \trs_ps2|Mux18~0_combout\,
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Mux18~1_combout\);

-- Location: LCCOMB_X16_Y18_N0
\trs_ps2|Matrix~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~126_combout\ = (\trs_ps2|Matrix~116_combout\ & (!\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(5) & !\trs_ps2|Matrix_Wr_Addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~116_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~126_combout\);

-- Location: FF_X16_Y18_N1
\trs_ps2|Matrix[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~126_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][4]~q\);

-- Location: LCCOMB_X14_Y18_N28
\trs_ps2|Matrix~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~125_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(4) & (!\trs_ps2|Matrix_Wr_Addr\(5) & \trs_ps2|Matrix~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Matrix~116_combout\,
	combout => \trs_ps2|Matrix~125_combout\);

-- Location: FF_X14_Y18_N29
\trs_ps2|Matrix[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~125_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][4]~q\);

-- Location: LCCOMB_X16_Y18_N22
\trs_ps2|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux18~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Matrix[1][4]~q\) # (\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix[0][4]~q\ & ((!\trs_ps2|Matrix_Wr_Addr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[0][4]~q\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix[1][4]~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y19_N20
\trs_ps2|Matrix~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~128_combout\ = (\trs_ps2|Matrix~116_combout\ & (!\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Matrix_Wr_Addr\(4) & !\trs_ps2|Matrix_Wr_Addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~116_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix_Wr_Addr\(3),
	combout => \trs_ps2|Matrix~128_combout\);

-- Location: FF_X16_Y19_N21
\trs_ps2|Matrix[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~128_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][4]~q\);

-- Location: LCCOMB_X16_Y18_N12
\trs_ps2|Matrix~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~127_combout\ = (\trs_ps2|Matrix~116_combout\ & (\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(5) & \trs_ps2|Matrix_Wr_Addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~116_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(3),
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~127_combout\);

-- Location: FF_X16_Y18_N13
\trs_ps2|Matrix[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~127_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][4]~q\);

-- Location: LCCOMB_X16_Y18_N24
\trs_ps2|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux18~3_combout\ = (\trs_ps2|Mux18~2_combout\ & (((\trs_ps2|Matrix[3][4]~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(4)))) # (!\trs_ps2|Mux18~2_combout\ & (\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux18~2_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[2][4]~q\,
	datad => \trs_ps2|Matrix[3][4]~q\,
	combout => \trs_ps2|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y18_N18
\trs_ps2|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux18~4_combout\ = (\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux18~1_combout\)) # (!\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Mux18~1_combout\,
	datad => \trs_ps2|Mux18~3_combout\,
	combout => \trs_ps2|Mux18~4_combout\);

-- Location: LCCOMB_X16_Y21_N2
\trs_ps2|Matrix~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~116_combout\ = (\trs_ps2|Matrix~115_combout\ & (\trs_ps2|Mux18~4_combout\ & ((\trs_ps2|Matrix_Set~q\) # (\trs_ps2|Matrix_Clear~q\)))) # (!\trs_ps2|Matrix~115_combout\ & (\trs_ps2|Matrix_Set~q\ & (!\trs_ps2|Matrix_Clear~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~115_combout\,
	datab => \trs_ps2|Matrix_Set~q\,
	datac => \trs_ps2|Matrix_Clear~q\,
	datad => \trs_ps2|Mux18~4_combout\,
	combout => \trs_ps2|Matrix~116_combout\);

-- Location: LCCOMB_X14_Y20_N6
\trs_ps2|Matrix~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~132_combout\ = (\trs_ps2|Matrix~116_combout\ & (\trs_ps2|Matrix_Wr_Addr\(5) & (!\trs_ps2|Matrix_Wr_Addr\(3) & \trs_ps2|Matrix_Wr_Addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~116_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Matrix~132_combout\);

-- Location: FF_X14_Y20_N7
\trs_ps2|Matrix[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~132_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][4]~q\);

-- Location: LCCOMB_X16_Y18_N30
\trs_ps2|Key_Data[4]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[4]~38_combout\ = (\T80s|u0|A\(6) & ((\trs_ps2|Matrix[6][4]~q\) # ((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][4]~q\)))) # (!\T80s|u0|A\(6) & (((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(6),
	datab => \trs_ps2|Matrix[6][4]~q\,
	datac => \T80s|u0|A\(7),
	datad => \trs_ps2|Matrix[7][4]~q\,
	combout => \trs_ps2|Key_Data[4]~38_combout\);

-- Location: LCCOMB_X16_Y18_N20
\trs_ps2|Key_Data[4]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[4]~37_combout\ = (\T80s|u0|A\(4) & ((\trs_ps2|Matrix[4][4]~q\) # ((\trs_ps2|Matrix[5][4]~q\ & \T80s|u0|A\(5))))) # (!\T80s|u0|A\(4) & (\trs_ps2|Matrix[5][4]~q\ & (\T80s|u0|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(4),
	datab => \trs_ps2|Matrix[5][4]~q\,
	datac => \T80s|u0|A\(5),
	datad => \trs_ps2|Matrix[4][4]~q\,
	combout => \trs_ps2|Key_Data[4]~37_combout\);

-- Location: LCCOMB_X16_Y18_N14
\trs_ps2|Key_Data[4]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[4]~36_combout\ = (\T80s|u0|A\(2) & ((\trs_ps2|Matrix[2][4]~q\) # ((\T80s|u0|A\(3) & \trs_ps2|Matrix[3][4]~q\)))) # (!\T80s|u0|A\(2) & (\T80s|u0|A\(3) & ((\trs_ps2|Matrix[3][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(2),
	datab => \T80s|u0|A\(3),
	datac => \trs_ps2|Matrix[2][4]~q\,
	datad => \trs_ps2|Matrix[3][4]~q\,
	combout => \trs_ps2|Key_Data[4]~36_combout\);

-- Location: LCCOMB_X16_Y18_N10
\trs_ps2|Key_Data[4]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[4]~35_combout\ = (\trs_ps2|Matrix[1][4]~q\ & ((\T80s|u0|A\(1)) # ((\T80s|u0|A\(0) & \trs_ps2|Matrix[0][4]~q\)))) # (!\trs_ps2|Matrix[1][4]~q\ & (((\T80s|u0|A\(0) & \trs_ps2|Matrix[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[1][4]~q\,
	datab => \T80s|u0|A\(1),
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[0][4]~q\,
	combout => \trs_ps2|Key_Data[4]~35_combout\);

-- Location: LCCOMB_X16_Y18_N28
\trs_ps2|Key_Data[4]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[4]~39_combout\ = (\trs_ps2|Key_Data[4]~38_combout\) # ((\trs_ps2|Key_Data[4]~37_combout\) # ((\trs_ps2|Key_Data[4]~36_combout\) # (\trs_ps2|Key_Data[4]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[4]~38_combout\,
	datab => \trs_ps2|Key_Data[4]~37_combout\,
	datac => \trs_ps2|Key_Data[4]~36_combout\,
	datad => \trs_ps2|Key_Data[4]~35_combout\,
	combout => \trs_ps2|Key_Data[4]~39_combout\);

-- Location: M9K_X22_Y13_N0
\rom1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"107DE1F20CC872350CCB40CCB40CCB74007E00300104D000733503770CDCF7442082FA88C08C8C232322FB0880C00098220B622B83CCB3C8D48088884848CF3BEB0248018A30BEBA73923C40C0808400030000800400043973963250A8A50D4D149400E11264A5120002042308F10CDC79E5E7971D7575D66230FE442D4B1C241D9218DD110C353EC5ED1315C9C7CBCBD02389CC4D2C0733132CB25C76DD265861214AD04C7650AB4B94447581434D44C4A9C79E509AC47C7DF7D7DF48529A47D2F54C16B9010E63230BA100166F4021044C7C107C1009108E84104803E104343B4BCA402256424C1024225312F38D44448249345F213DCB3E304D047C464913",
	mem_init2 => X"64ABA9A401F21B1041CD74141E640E400425500E430ECF420A083820E08388E7FBF73FB025D2E12CF22770FAFF9444BF3BBAD6B675CB8F332635308C729F232E032C58FB1EF0A100A513165161822A1A2A1A19BCA372AEB0806868A869BCA8DD91C9F44480219664C3B27F6C801F126DDFCFD30CC344B6CAF04C002400CC7F1400CE702BCCCE08F3E00DB74438E90DD44C48BDDFC4320EDF00C83BFF66CAEF407DB23F6110A848C4B20E34D495E354D35456A2BCF8155AF5EBF0D6EE8D9C8F8025F5350005F748DF87D56F1600D438004C023308671FCC4882A722B2C8C32C0EFFB42F51112003C6ECF28C20022018E3131310030568A264F1324C08C0004008",
	mem_init1 => X"480800FD2A44218D0082089304E3441081085102200280808C20C511411410C02408433504D44304204E62978D488C0FC694052058498481048004BF8481AF26CD127205B5C461161096C4CA0801AC4CCCC4234AC88413C8AD2D57D432DA2EEADE3538B8E58B6CADAD8D88DC44CF47863A19C1115864C211A1E2040003801402F0042C09186368BB8BF2920A1261A00091804A03CA9181F86CC420C2BBFBB6ECFA8A006861860840D18A00008A204D433D336AD6F635A91841888C48B30468BC0311A2AC0F28010ACA0A2A18821304D0B4AF4F5B76F8BBB104C7034C304829EEFCB22035BA22E8302138444006100034030818A2378E9F803208D202022C0802",
	mem_init0 => X"4C1868BC60044C8860991860014C59720801304A39218C0516B2021300D0002824C0BBABEC95BB22B54B3B954B0B958244014CC38D1212311018845041C040610801100041050010CC4000045C461050430430101147006054711101430430302150C4214304480021031001414081D8C6814893128D89A0E38ECA0AA20A0059237475D00F0094C393030090080C48041513411013400253031E2BAEE10303838112C0C144912C3541227084C9C0F113CB1A08808C7AF7E859D2048300402048410043110005098CC002000F10A4100001B32C0D32004294000A097F7D00A5289628D013D1E0F325A262A6E226A038E977460033212D03CF040800C1313A003B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../roms/level1_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "rom1:rom1|altsyncram:altsyncram_component|altsyncram_tda1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: IOIBUF_X49_Y0_N1
\SDRAM_DQ[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(4),
	o => \SDRAM_DQ[4]~input_o\);

-- Location: LCCOMB_X24_Y18_N22
\T80s|u0|R[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[4]~19_combout\ = (\T80s|u0|R\(4) & (\T80s|u0|R[3]~18\ $ (GND))) # (!\T80s|u0|R\(4) & (!\T80s|u0|R[3]~18\ & VCC))
-- \T80s|u0|R[4]~20\ = CARRY((\T80s|u0|R\(4) & !\T80s|u0|R[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R\(4),
	datad => VCC,
	cin => \T80s|u0|R[3]~18\,
	combout => \T80s|u0|R[4]~19_combout\,
	cout => \T80s|u0|R[4]~20\);

-- Location: LCCOMB_X24_Y18_N24
\T80s|u0|R[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[5]~21_combout\ = (\T80s|u0|R\(5) & (!\T80s|u0|R[4]~20\)) # (!\T80s|u0|R\(5) & ((\T80s|u0|R[4]~20\) # (GND)))
-- \T80s|u0|R[5]~22\ = CARRY((!\T80s|u0|R[4]~20\) # (!\T80s|u0|R\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R\(5),
	datad => VCC,
	cin => \T80s|u0|R[4]~20\,
	combout => \T80s|u0|R[5]~21_combout\,
	cout => \T80s|u0|R[5]~22\);

-- Location: LCCOMB_X24_Y18_N2
\T80s|u0|ACC[5]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[5]~_wirecell_combout\ = !\T80s|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(5),
	combout => \T80s|u0|ACC[5]~_wirecell_combout\);

-- Location: LCCOMB_X26_Y15_N30
\T80s|u0|R[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[6]~10_combout\ = (\T80s|u0|IR\(4)) # (((!\T80s|u0|mcode|Mux202~3_combout\) # (!\T80s|u0|R[6]~7_combout\)) # (!\T80s|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|Equal1~0_combout\,
	datac => \T80s|u0|R[6]~7_combout\,
	datad => \T80s|u0|mcode|Mux202~3_combout\,
	combout => \T80s|u0|R[6]~10_combout\);

-- Location: LCCOMB_X23_Y16_N16
\T80s|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|Equal1~1_combout\ = (\T80s|u0|TState\(1) & !\T80s|u0|TState\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|TState\(1),
	datad => \T80s|u0|TState\(2),
	combout => \T80s|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y15_N28
\T80s|u0|R[6]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[6]~11_combout\ = (\T80s|u0|TState\(0) & ((\T80s|u0|IR\(4)) # ((!\T80s|u0|mcode|Mux202~3_combout\) # (!\T80s|u0|R[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|R[6]~7_combout\,
	datad => \T80s|u0|mcode|Mux202~3_combout\,
	combout => \T80s|u0|R[6]~11_combout\);

-- Location: LCCOMB_X24_Y18_N0
\T80s|u0|R[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[6]~12_combout\ = (\T80s|Equal1~1_combout\ & (!\T80s|u0|R[6]~11_combout\ & ((\T80s|u0|TState\(0)) # (\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|Equal1~1_combout\,
	datad => \T80s|u0|R[6]~11_combout\,
	combout => \T80s|u0|R[6]~12_combout\);

-- Location: FF_X24_Y18_N25
\T80s|u0|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[5]~21_combout\,
	asdata => \T80s|u0|ACC[5]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(5));

-- Location: LCCOMB_X25_Y18_N14
\T80s|u0|ACC[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~20_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux202~3_combout\)))) # (!\T80s|u0|ACC[4]~19_combout\ & (\T80s|u0|ACC[4]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC[4]~19_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux202~3_combout\,
	combout => \T80s|u0|ACC[4]~20_combout\);

-- Location: LCCOMB_X28_Y15_N28
\T80s|u0|ACC~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~33_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC[4]~20_combout\)))) # (!\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC\(5)))) # (!\T80s|u0|ACC[4]~20_combout\ & (\T80s|u0|Save_Mux[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|Save_Mux[5]~15_combout\,
	datac => \T80s|u0|ACC\(5),
	datad => \T80s|u0|ACC[4]~20_combout\,
	combout => \T80s|u0|ACC~33_combout\);

-- Location: LCCOMB_X28_Y15_N18
\T80s|u0|ACC~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~34_combout\ = (\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC~33_combout\ & ((\T80s|u0|R\(5)))) # (!\T80s|u0|ACC~33_combout\ & (\T80s|u0|I\(5))))) # (!\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|I\(5),
	datab => \T80s|u0|R\(5),
	datac => \T80s|u0|ACC[4]~19_combout\,
	datad => \T80s|u0|ACC~33_combout\,
	combout => \T80s|u0|ACC~34_combout\);

-- Location: LCCOMB_X29_Y18_N20
\T80s|u0|Ap[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Ap[5]~feeder_combout\ = \T80s|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(5),
	combout => \T80s|u0|Ap[5]~feeder_combout\);

-- Location: FF_X29_Y18_N21
\T80s|u0|Ap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Ap[5]~feeder_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(5));

-- Location: LCCOMB_X29_Y18_N12
\T80s|u0|ACC~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~44_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(5)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~34_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (!\T80s|u0|ACC~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC~34_combout\,
	datac => \T80s|u0|Ap\(5),
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|ACC~44_combout\);

-- Location: LCCOMB_X21_Y15_N30
\T80s|u0|mcode|Mux100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux100~0_combout\ = (\T80s|u0|mcode|Mux69~2_combout\ & (\T80s|u0|Equal4~4_combout\ & (\T80s|u0|Equal3~0_combout\ & \T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux69~2_combout\,
	datab => \T80s|u0|Equal4~4_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux100~0_combout\);

-- Location: LCCOMB_X26_Y17_N18
\T80s|u0|F~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~73_combout\ = (!\T80s|u0|ISet\(1) & (!\T80s|u0|ISet\(0) & \T80s|u0|mcode|Mux100~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux100~0_combout\,
	combout => \T80s|u0|F~73_combout\);

-- Location: LCCOMB_X27_Y15_N20
\T80s|u0|ACC[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~23_combout\ = ((!\T80s|u0|ACC[4]~16_combout\ & ((!\T80s|u0|F~73_combout\) # (!\T80s|u0|Equal0~2_combout\)))) # (!\T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|F~73_combout\,
	datac => \T80s|u0|ACC[4]~16_combout\,
	datad => \T80s|u0|process_0~1_combout\,
	combout => \T80s|u0|ACC[4]~23_combout\);

-- Location: LCCOMB_X28_Y18_N6
\T80s|u0|ACC[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~24_combout\ = (!\T80s|u0|ACC[4]~23_combout\) # (!\T80s|u0|ACC[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datad => \T80s|u0|ACC[4]~23_combout\,
	combout => \T80s|u0|ACC[4]~24_combout\);

-- Location: FF_X29_Y18_N13
\T80s|u0|ACC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~44_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(5));

-- Location: LCCOMB_X28_Y15_N12
\T80s|u0|I[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[5]~6_combout\ = !\T80s|u0|ACC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(5),
	combout => \T80s|u0|I[5]~6_combout\);

-- Location: FF_X28_Y15_N13
\T80s|u0|I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[5]~6_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(5));

-- Location: LCCOMB_X25_Y18_N24
\T80s|u0|RegWEH~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegWEH~3_combout\ = ((!\T80s|u0|Read_To_Reg_r\(0) & \T80s|u0|RegWEH~1_combout\)) # (!\T80s|u0|RegWEH~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegWEH~2_combout\,
	datab => \T80s|u0|Read_To_Reg_r\(0),
	datac => \T80s|u0|RegWEH~1_combout\,
	combout => \T80s|u0|RegWEH~3_combout\);

-- Location: LCCOMB_X30_Y20_N12
\T80s|u0|Regs|RegsH[0][0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[0][0]~6_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[0][0]~6_combout\);

-- Location: FF_X31_Y21_N21
\T80s|u0|Regs|RegsH[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][5]~q\);

-- Location: LCCOMB_X30_Y22_N4
\T80s|u0|Regs|RegsH[1][0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[1][0]~5_combout\ = (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[1][0]~5_combout\);

-- Location: FF_X30_Y21_N25
\T80s|u0|Regs|RegsH[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][5]~q\);

-- Location: LCCOMB_X30_Y21_N12
\T80s|u0|Regs|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux18~2_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\) # (\T80s|u0|Regs|RegsH[1][5]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsH[0][5]~q\ & (!\T80s|u0|RegAddrB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][5]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsH[1][5]~q\,
	combout => \T80s|u0|Regs|Mux18~2_combout\);

-- Location: LCCOMB_X30_Y20_N10
\T80s|u0|Regs|RegsH[2][0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[2][0]~4_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[2][0]~4_combout\);

-- Location: FF_X31_Y21_N19
\T80s|u0|Regs|RegsH[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][5]~q\);

-- Location: LCCOMB_X30_Y20_N2
\T80s|u0|Regs|RegsH[3][0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[3][0]~7_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[3][0]~7_combout\);

-- Location: FF_X30_Y22_N7
\T80s|u0|Regs|RegsH[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][5]~q\);

-- Location: LCCOMB_X31_Y21_N16
\T80s|u0|Regs|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux18~3_combout\ = (\T80s|u0|Regs|Mux18~2_combout\ & (((\T80s|u0|Regs|RegsH[3][5]~q\) # (!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux18~2_combout\ & (\T80s|u0|Regs|RegsH[2][5]~q\ & ((\T80s|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux18~2_combout\,
	datab => \T80s|u0|Regs|RegsH[2][5]~q\,
	datac => \T80s|u0|Regs|RegsH[3][5]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux18~3_combout\);

-- Location: LCCOMB_X30_Y20_N16
\T80s|u0|Regs|RegsH[7][0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[7][0]~3_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[7][0]~3_combout\);

-- Location: FF_X31_Y20_N27
\T80s|u0|Regs|RegsH[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][5]~q\);

-- Location: LCCOMB_X32_Y19_N26
\T80s|u0|Regs|RegsH[4][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[4][5]~feeder_combout\ = \T80s|u0|RegDIH[5]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[5]~13_combout\,
	combout => \T80s|u0|Regs|RegsH[4][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N22
\T80s|u0|Regs|RegsH[4][0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[4][0]~2_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[4][0]~2_combout\);

-- Location: FF_X32_Y19_N27
\T80s|u0|Regs|RegsH[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[4][5]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][5]~q\);

-- Location: LCCOMB_X30_Y20_N28
\T80s|u0|Regs|RegsH[6][0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[6][0]~1_combout\ = (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[6][0]~1_combout\);

-- Location: FF_X31_Y19_N21
\T80s|u0|Regs|RegsH[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][5]~q\);

-- Location: LCCOMB_X32_Y19_N10
\T80s|u0|Regs|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux18~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\) # ((\T80s|u0|Regs|RegsH[6][5]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (!\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsH[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsH[4][5]~q\,
	datad => \T80s|u0|Regs|RegsH[6][5]~q\,
	combout => \T80s|u0|Regs|Mux18~0_combout\);

-- Location: LCCOMB_X31_Y20_N14
\T80s|u0|Regs|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux18~1_combout\ = (\T80s|u0|Regs|Mux18~0_combout\ & ((\T80s|u0|Regs|RegsH[7][5]~q\) # ((!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux18~0_combout\ & (((\T80s|u0|Regs|RegsH[5][5]~q\ & \T80s|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][5]~q\,
	datab => \T80s|u0|Regs|RegsH[5][5]~q\,
	datac => \T80s|u0|Regs|Mux18~0_combout\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux18~1_combout\);

-- Location: LCCOMB_X30_Y22_N0
\T80s|u0|Regs|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux18~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux18~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux18~3_combout\,
	datad => \T80s|u0|Regs|Mux18~1_combout\,
	combout => \T80s|u0|Regs|Mux18~4_combout\);

-- Location: LCCOMB_X31_Y21_N20
\T80s|u0|Regs|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux2~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][5]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsH[0][5]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[0][5]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux2~2_combout\);

-- Location: LCCOMB_X31_Y21_N18
\T80s|u0|Regs|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux2~3_combout\ = (\T80s|u0|Regs|Mux2~2_combout\ & ((\T80s|u0|Regs|RegsH[3][5]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux2~2_combout\ & (((\T80s|u0|Regs|RegsH[2][5]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][5]~q\,
	datab => \T80s|u0|Regs|Mux2~2_combout\,
	datac => \T80s|u0|Regs|RegsH[2][5]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux2~3_combout\);

-- Location: LCCOMB_X32_Y19_N0
\T80s|u0|Regs|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux2~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[6][5]~q\))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|RegsH[6][5]~q\,
	combout => \T80s|u0|Regs|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\T80s|u0|Regs|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux2~1_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|Mux2~0_combout\ & (\T80s|u0|Regs|RegsH[7][5]~q\)) # (!\T80s|u0|Regs|Mux2~0_combout\ & ((\T80s|u0|Regs|RegsH[5][5]~q\))))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- (((\T80s|u0|Regs|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[5][5]~q\,
	datad => \T80s|u0|Regs|Mux2~0_combout\,
	combout => \T80s|u0|Regs|Mux2~1_combout\);

-- Location: LCCOMB_X30_Y20_N20
\T80s|u0|Regs|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux2~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux2~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux2~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux2~1_combout\,
	combout => \T80s|u0|Regs|Mux2~4_combout\);

-- Location: FF_X30_Y21_N27
\T80s|u0|Regs|RegsH[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[4]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][4]~q\);

-- Location: LCCOMB_X23_Y19_N24
\T80s|u0|Regs|RegsH[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[0][4]~feeder_combout\ = \T80s|u0|RegDIH[4]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[4]~15_combout\,
	combout => \T80s|u0|Regs|RegsH[0][4]~feeder_combout\);

-- Location: FF_X23_Y19_N25
\T80s|u0|Regs|RegsH[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[0][4]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][4]~q\);

-- Location: LCCOMB_X23_Y19_N28
\T80s|u0|Regs|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux19~2_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsH[1][4]~q\) # ((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|Regs|RegsH[0][4]~q\ & !\T80s|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][4]~q\,
	datab => \T80s|u0|Regs|RegsH[0][4]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux19~2_combout\);

-- Location: FF_X30_Y19_N31
\T80s|u0|Regs|RegsH[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[4]~15_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][4]~q\);

-- Location: FF_X30_Y19_N21
\T80s|u0|Regs|RegsH[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[4]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][4]~q\);

-- Location: LCCOMB_X27_Y18_N14
\T80s|u0|Regs|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux19~3_combout\ = (\T80s|u0|Regs|Mux19~2_combout\ & (((\T80s|u0|Regs|RegsH[3][4]~q\)) # (!\T80s|u0|RegAddrB[1]~1_combout\))) # (!\T80s|u0|Regs|Mux19~2_combout\ & (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux19~2_combout\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[3][4]~q\,
	datad => \T80s|u0|Regs|RegsH[2][4]~q\,
	combout => \T80s|u0|Regs|Mux19~3_combout\);

-- Location: FF_X31_Y20_N1
\T80s|u0|Regs|RegsH[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[4]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][4]~q\);

-- Location: FF_X31_Y19_N17
\T80s|u0|Regs|RegsH[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[4]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][4]~q\);

-- Location: FF_X31_Y19_N19
\T80s|u0|Regs|RegsH[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[4]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][4]~q\);

-- Location: LCCOMB_X31_Y19_N14
\T80s|u0|Regs|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux19~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[6][4]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsH[4][4]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsH[6][4]~q\,
	combout => \T80s|u0|Regs|Mux19~0_combout\);

-- Location: LCCOMB_X31_Y19_N8
\T80s|u0|Regs|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux19~1_combout\ = (\T80s|u0|Regs|Mux19~0_combout\ & ((\T80s|u0|Regs|RegsH[7][4]~q\) # ((!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux19~0_combout\ & (((\T80s|u0|Regs|RegsH[5][4]~q\ & \T80s|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][4]~q\,
	datab => \T80s|u0|Regs|RegsH[5][4]~q\,
	datac => \T80s|u0|Regs|Mux19~0_combout\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux19~1_combout\);

-- Location: LCCOMB_X31_Y19_N10
\T80s|u0|Regs|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux19~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux19~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux19~3_combout\,
	datac => \T80s|u0|Regs|Mux19~1_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux19~4_combout\);

-- Location: LCCOMB_X30_Y20_N26
\T80s|u0|Regs|RegsH[5][0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[5][0]~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|RegAddrA[2]~11_combout\ & \T80s|u0|RegWEH~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|RegWEH~3_combout\,
	combout => \T80s|u0|Regs|RegsH[5][0]~0_combout\);

-- Location: FF_X31_Y20_N21
\T80s|u0|Regs|RegsH[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][2]~q\);

-- Location: FF_X31_Y19_N7
\T80s|u0|Regs|RegsH[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][2]~q\);

-- Location: LCCOMB_X32_Y19_N28
\T80s|u0|Regs|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux21~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\) # (\T80s|u0|Regs|RegsH[6][2]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsH[4][2]~q\ & (!\T80s|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsH[4][2]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[6][2]~q\,
	combout => \T80s|u0|Regs|Mux21~0_combout\);

-- Location: FF_X31_Y20_N3
\T80s|u0|Regs|RegsH[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][2]~q\);

-- Location: LCCOMB_X32_Y20_N26
\T80s|u0|Regs|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux21~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux21~0_combout\ & ((\T80s|u0|Regs|RegsH[7][2]~q\))) # (!\T80s|u0|Regs|Mux21~0_combout\ & (\T80s|u0|Regs|RegsH[5][2]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (((\T80s|u0|Regs|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][2]~q\,
	datac => \T80s|u0|Regs|Mux21~0_combout\,
	datad => \T80s|u0|Regs|RegsH[7][2]~q\,
	combout => \T80s|u0|Regs|Mux21~1_combout\);

-- Location: FF_X30_Y21_N23
\T80s|u0|Regs|RegsH[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[2]~7_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][2]~q\);

-- Location: FF_X30_Y21_N15
\T80s|u0|Regs|RegsH[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][2]~q\);

-- Location: FF_X31_Y21_N7
\T80s|u0|Regs|RegsH[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][2]~q\);

-- Location: LCCOMB_X31_Y21_N6
\T80s|u0|Regs|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux21~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsH[1][2]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsH[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][2]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[0][2]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux21~2_combout\);

-- Location: FF_X31_Y21_N13
\T80s|u0|Regs|RegsH[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][2]~q\);

-- Location: LCCOMB_X28_Y24_N28
\T80s|u0|Regs|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux21~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux21~2_combout\ & (\T80s|u0|Regs|RegsH[3][2]~q\)) # (!\T80s|u0|Regs|Mux21~2_combout\ & ((\T80s|u0|Regs|RegsH[2][2]~q\))))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][2]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|Mux21~2_combout\,
	datad => \T80s|u0|Regs|RegsH[2][2]~q\,
	combout => \T80s|u0|Regs|Mux21~3_combout\);

-- Location: LCCOMB_X29_Y21_N24
\T80s|u0|Regs|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux21~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux21~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux21~1_combout\,
	datad => \T80s|u0|Regs|Mux21~3_combout\,
	combout => \T80s|u0|Regs|Mux21~4_combout\);

-- Location: LCCOMB_X30_Y15_N12
\T80s|u0|Save_Mux[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[1]~8_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux37~3_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(1),
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|alu|Mux37~3_combout\,
	combout => \T80s|u0|Save_Mux[1]~8_combout\);

-- Location: LCCOMB_X30_Y15_N18
\T80s|u0|Save_Mux[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[1]~9_combout\ = (\T80s|u0|Save_Mux[1]~8_combout\) # ((\T80s|u0|BusB\(1) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(1),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[1]~8_combout\,
	combout => \T80s|u0|Save_Mux[1]~9_combout\);

-- Location: FF_X31_Y21_N25
\T80s|u0|Regs|RegsH[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][1]~q\);

-- Location: FF_X29_Y22_N11
\T80s|u0|Regs|RegsH[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[1]~5_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][1]~q\);

-- Location: FF_X31_Y21_N23
\T80s|u0|Regs|RegsH[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][1]~q\);

-- Location: LCCOMB_X32_Y20_N16
\T80s|u0|Regs|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux22~2_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsH[1][1]~q\) # ((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|Regs|RegsH[0][1]~q\ & !\T80s|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][1]~q\,
	datab => \T80s|u0|Regs|RegsH[0][1]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux22~2_combout\);

-- Location: LCCOMB_X32_Y20_N10
\T80s|u0|Regs|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux22~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux22~2_combout\ & ((\T80s|u0|Regs|RegsH[3][1]~q\))) # (!\T80s|u0|Regs|Mux22~2_combout\ & (\T80s|u0|Regs|RegsH[2][1]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[2][1]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[3][1]~q\,
	datad => \T80s|u0|Regs|Mux22~2_combout\,
	combout => \T80s|u0|Regs|Mux22~3_combout\);

-- Location: FF_X31_Y20_N7
\T80s|u0|Regs|RegsH[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][1]~q\);

-- Location: FF_X31_Y19_N13
\T80s|u0|Regs|RegsH[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][1]~q\);

-- Location: FF_X31_Y19_N31
\T80s|u0|Regs|RegsH[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][1]~q\);

-- Location: LCCOMB_X32_Y19_N16
\T80s|u0|Regs|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux22~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[6][1]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][1]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsH[6][1]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux22~0_combout\);

-- Location: FF_X31_Y20_N13
\T80s|u0|Regs|RegsH[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[1]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][1]~q\);

-- Location: LCCOMB_X32_Y20_N14
\T80s|u0|Regs|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux22~1_combout\ = (\T80s|u0|Regs|Mux22~0_combout\ & ((\T80s|u0|Regs|RegsH[7][1]~q\) # ((!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux22~0_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\ & \T80s|u0|Regs|RegsH[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][1]~q\,
	datab => \T80s|u0|Regs|Mux22~0_combout\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[5][1]~q\,
	combout => \T80s|u0|Regs|Mux22~1_combout\);

-- Location: LCCOMB_X32_Y20_N20
\T80s|u0|Regs|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux22~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux22~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux22~3_combout\,
	datab => \T80s|u0|Regs|Mux22~1_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux22~4_combout\);

-- Location: FF_X29_Y20_N19
\T80s|u0|RegBusA_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux6~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(9));

-- Location: LCCOMB_X23_Y21_N30
\T80s|u0|BusB[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~15_combout\ = (!\T80s|u0|mcode|Mux248~5_combout\ & ((!\T80s|u0|mcode|Set_BusB_To[1]~12_combout\) # (!\T80s|u0|mcode|Set_BusB_To[2]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datac => \T80s|u0|mcode|Mux248~5_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~15_combout\);

-- Location: FF_X24_Y24_N29
\T80s|u0|Regs|RegsL[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[0]~1_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][0]~q\);

-- Location: FF_X24_Y24_N11
\T80s|u0|Regs|RegsL[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[0]~1_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][0]~q\);

-- Location: LCCOMB_X24_Y24_N10
\T80s|u0|Regs|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux15~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsL[1][0]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsL[0][0]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsL[1][0]~q\,
	datac => \T80s|u0|Regs|RegsL[0][0]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y22_N20
\T80s|u0|Regs|RegsL[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[3][0]~feeder_combout\ = \T80s|u0|RegDIL[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[0]~1_combout\,
	combout => \T80s|u0|Regs|RegsL[3][0]~feeder_combout\);

-- Location: FF_X29_Y22_N21
\T80s|u0|Regs|RegsL[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[3][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][0]~q\);

-- Location: LCCOMB_X27_Y23_N0
\T80s|u0|Regs|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux15~3_combout\ = (\T80s|u0|Regs|Mux15~2_combout\ & (((\T80s|u0|Regs|RegsL[3][0]~q\) # (!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux15~2_combout\ & (\T80s|u0|Regs|RegsL[2][0]~q\ & ((\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[2][0]~q\,
	datab => \T80s|u0|Regs|Mux15~2_combout\,
	datac => \T80s|u0|Regs|RegsL[3][0]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux15~3_combout\);

-- Location: LCCOMB_X31_Y24_N8
\T80s|u0|Regs|RegsL[6][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[6][0]~feeder_combout\ = \T80s|u0|RegDIL[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[0]~1_combout\,
	combout => \T80s|u0|Regs|RegsL[6][0]~feeder_combout\);

-- Location: FF_X31_Y24_N9
\T80s|u0|Regs|RegsL[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[6][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][0]~q\);

-- Location: FF_X31_Y24_N7
\T80s|u0|Regs|RegsL[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[0]~1_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][0]~q\);

-- Location: LCCOMB_X31_Y24_N6
\T80s|u0|Regs|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux15~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[6][0]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsL[6][0]~q\,
	datac => \T80s|u0|Regs|RegsL[4][0]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux15~0_combout\);

-- Location: FF_X28_Y24_N25
\T80s|u0|Regs|RegsL[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[0]~1_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][0]~q\);

-- Location: FF_X28_Y24_N23
\T80s|u0|Regs|RegsL[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[0]~1_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][0]~q\);

-- Location: LCCOMB_X28_Y24_N22
\T80s|u0|Regs|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux15~1_combout\ = (\T80s|u0|Regs|Mux15~0_combout\ & (((\T80s|u0|Regs|RegsL[7][0]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux15~0_combout\ & (\T80s|u0|Regs|RegsL[5][0]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux15~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][0]~q\,
	datac => \T80s|u0|Regs|RegsL[7][0]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y23_N6
\T80s|u0|Regs|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux15~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux15~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux15~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux15~1_combout\,
	combout => \T80s|u0|Regs|Mux15~4_combout\);

-- Location: LCCOMB_X29_Y20_N0
\T80s|u0|Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~0_combout\ = \T80s|u0|Regs|Mux15~4_combout\ $ (VCC)
-- \T80s|u0|Add9~1\ = CARRY(\T80s|u0|Regs|Mux15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux15~4_combout\,
	datad => VCC,
	combout => \T80s|u0|Add9~0_combout\,
	cout => \T80s|u0|Add9~1\);

-- Location: LCCOMB_X27_Y23_N16
\T80s|u0|RegBusA_r[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegBusA_r[0]~feeder_combout\ = \T80s|u0|Regs|Mux15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|Regs|Mux15~4_combout\,
	combout => \T80s|u0|RegBusA_r[0]~feeder_combout\);

-- Location: FF_X27_Y23_N17
\T80s|u0|RegBusA_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegBusA_r[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(0));

-- Location: LCCOMB_X29_Y22_N0
\T80s|u0|RegDIL[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[0]~0_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[0]~7_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- ((\T80s|u0|RegBusA_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Save_Mux[0]~7_combout\,
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|RegBusA_r\(0),
	combout => \T80s|u0|RegDIL[0]~0_combout\);

-- Location: LCCOMB_X29_Y22_N6
\T80s|u0|RegDIL[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[0]~1_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[0]~0_combout\ & ((\T80s|u0|Regs|Mux31~4_combout\))) # (!\T80s|u0|RegDIL[0]~0_combout\ & (\T80s|u0|Add9~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (((\T80s|u0|RegDIL[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~0_combout\,
	datab => \T80s|u0|Regs|Mux31~4_combout\,
	datac => \T80s|u0|RegDIH[4]~1_combout\,
	datad => \T80s|u0|RegDIL[0]~0_combout\,
	combout => \T80s|u0|RegDIL[0]~1_combout\);

-- Location: LCCOMB_X27_Y23_N12
\T80s|u0|Regs|RegsL[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[2][0]~feeder_combout\ = \T80s|u0|RegDIL[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[0]~1_combout\,
	combout => \T80s|u0|Regs|RegsL[2][0]~feeder_combout\);

-- Location: FF_X27_Y23_N13
\T80s|u0|Regs|RegsL[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[2][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][0]~q\);

-- Location: LCCOMB_X24_Y24_N0
\T80s|u0|Regs|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux31~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][0]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsL[1][0]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[0][0]~q\,
	combout => \T80s|u0|Regs|Mux31~2_combout\);

-- Location: LCCOMB_X24_Y24_N22
\T80s|u0|Regs|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux31~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux31~2_combout\ & ((\T80s|u0|Regs|RegsL[3][0]~q\))) # (!\T80s|u0|Regs|Mux31~2_combout\ & (\T80s|u0|Regs|RegsL[2][0]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsL[2][0]~q\,
	datac => \T80s|u0|Regs|RegsL[3][0]~q\,
	datad => \T80s|u0|Regs|Mux31~2_combout\,
	combout => \T80s|u0|Regs|Mux31~3_combout\);

-- Location: LCCOMB_X31_Y24_N14
\T80s|u0|Regs|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux31~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsL[6][0]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][0]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsL[6][0]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y24_N14
\T80s|u0|Regs|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux31~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux31~0_combout\ & (\T80s|u0|Regs|RegsL[7][0]~q\)) # (!\T80s|u0|Regs|Mux31~0_combout\ & ((\T80s|u0|Regs|RegsL[5][0]~q\))))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (((\T80s|u0|Regs|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[7][0]~q\,
	datab => \T80s|u0|Regs|RegsL[5][0]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|Mux31~0_combout\,
	combout => \T80s|u0|Regs|Mux31~1_combout\);

-- Location: LCCOMB_X24_Y24_N4
\T80s|u0|Regs|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux31~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux31~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux31~3_combout\,
	datab => \T80s|u0|Regs|Mux31~1_combout\,
	datac => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux31~4_combout\);

-- Location: LCCOMB_X24_Y20_N0
\T80s|u0|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~0_combout\ = \T80s|u0|SP\(0) $ (GND)
-- \T80s|u0|Add6~1\ = CARRY(!\T80s|u0|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(0),
	datad => VCC,
	combout => \T80s|u0|Add6~0_combout\,
	cout => \T80s|u0|Add6~1\);

-- Location: LCCOMB_X25_Y18_N18
\T80s|u0|SP[7]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~9_combout\ = (\T80s|u0|Read_To_Reg_r\(1)) # (((\T80s|u0|Read_To_Reg_r\(0)) # (!\T80s|u0|SP[7]~0_combout\)) # (!\T80s|u0|process_0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(1),
	datab => \T80s|u0|process_0~10_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|SP[7]~0_combout\,
	combout => \T80s|u0|SP[7]~9_combout\);

-- Location: LCCOMB_X25_Y20_N18
\T80s|u0|SP[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~10_combout\ = (\T80s|u0|SP[7]~9_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|mcode|Mux273~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~9_combout\,
	datac => \T80s|u0|mcode|Mux274~4_combout\,
	datad => \T80s|u0|mcode|Mux273~0_combout\,
	combout => \T80s|u0|SP[7]~10_combout\);

-- Location: LCCOMB_X24_Y24_N28
\T80s|u0|Regs|Mux47~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux47~2_combout\ = (\T80s|u0|RegAddrC\(1) & (\T80s|u0|RegAddrC\(0))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[1][0]~q\)) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsL[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[1][0]~q\,
	datad => \T80s|u0|Regs|RegsL[0][0]~q\,
	combout => \T80s|u0|Regs|Mux47~2_combout\);

-- Location: LCCOMB_X24_Y24_N8
\T80s|u0|Regs|Mux47~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux47~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux47~2_combout\ & (\T80s|u0|Regs|RegsL[3][0]~q\)) # (!\T80s|u0|Regs|Mux47~2_combout\ & ((\T80s|u0|Regs|RegsL[2][0]~q\))))) # (!\T80s|u0|RegAddrC\(1) & 
-- (\T80s|u0|Regs|Mux47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|Mux47~2_combout\,
	datac => \T80s|u0|Regs|RegsL[3][0]~q\,
	datad => \T80s|u0|Regs|RegsL[2][0]~q\,
	combout => \T80s|u0|Regs|Mux47~3_combout\);

-- Location: LCCOMB_X31_Y24_N16
\T80s|u0|Regs|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux47~0_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[6][0]~q\))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][0]~q\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[6][0]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux47~0_combout\);

-- Location: LCCOMB_X28_Y24_N24
\T80s|u0|Regs|Mux47~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux47~1_combout\ = (\T80s|u0|Regs|Mux47~0_combout\ & ((\T80s|u0|Regs|RegsL[7][0]~q\) # ((!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux47~0_combout\ & (((\T80s|u0|Regs|RegsL[5][0]~q\ & \T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux47~0_combout\,
	datab => \T80s|u0|Regs|RegsL[7][0]~q\,
	datac => \T80s|u0|Regs|RegsL[5][0]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux47~1_combout\);

-- Location: LCCOMB_X26_Y24_N8
\T80s|u0|Regs|Mux47~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux47~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux47~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux47~3_combout\,
	datad => \T80s|u0|Regs|Mux47~1_combout\,
	combout => \T80s|u0|Regs|Mux47~4_combout\);

-- Location: LCCOMB_X25_Y20_N0
\T80s|u0|SP[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~11_combout\ = (\T80s|u0|SP[7]~9_combout\ & \T80s|u0|mcode|Mux273~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~9_combout\,
	datad => \T80s|u0|mcode|Mux273~0_combout\,
	combout => \T80s|u0|SP[7]~11_combout\);

-- Location: LCCOMB_X26_Y20_N0
\T80s|u0|Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~0_combout\ = \T80s|u0|SP\(0) $ (GND)
-- \T80s|u0|Add7~1\ = CARRY(!\T80s|u0|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(0),
	datad => VCC,
	combout => \T80s|u0|Add7~0_combout\,
	cout => \T80s|u0|Add7~1\);

-- Location: LCCOMB_X26_Y18_N2
\T80s|u0|SP~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~12_combout\ = (\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|SP[7]~10_combout\) # ((\T80s|u0|Add7~0_combout\)))) # (!\T80s|u0|SP[7]~11_combout\ & (!\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|Save_Mux[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~11_combout\,
	datab => \T80s|u0|SP[7]~10_combout\,
	datac => \T80s|u0|Add7~0_combout\,
	datad => \T80s|u0|Save_Mux[0]~7_combout\,
	combout => \T80s|u0|SP~12_combout\);

-- Location: LCCOMB_X26_Y18_N30
\T80s|u0|SP~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~13_combout\ = (\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP~12_combout\ & (!\T80s|u0|Add6~0_combout\)) # (!\T80s|u0|SP~12_combout\ & ((!\T80s|u0|Regs|Mux47~4_combout\))))) # (!\T80s|u0|SP[7]~10_combout\ & (((!\T80s|u0|SP~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~0_combout\,
	datab => \T80s|u0|SP[7]~10_combout\,
	datac => \T80s|u0|Regs|Mux47~4_combout\,
	datad => \T80s|u0|SP~12_combout\,
	combout => \T80s|u0|SP~13_combout\);

-- Location: LCCOMB_X25_Y16_N0
\T80s|u0|SP[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~6_combout\ = (!\T80s|Equal3~0_combout\ & ((!\T80s|u0|mcode|Mux147~2_combout\) # (!\T80s|u0|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Equal15~0_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|SP[7]~6_combout\);

-- Location: LCCOMB_X25_Y16_N2
\T80s|u0|SP[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~7_combout\ = ((\T80s|u0|SP[7]~6_combout\) # ((!\T80s|u0|mcode|Mux276~2_combout\) # (!\T80s|u0|mcode|Mux275~7_combout\))) # (!\T80s|u0|mcode|Mux277~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux277~3_combout\,
	datab => \T80s|u0|SP[7]~6_combout\,
	datac => \T80s|u0|mcode|Mux275~7_combout\,
	datad => \T80s|u0|mcode|Mux276~2_combout\,
	combout => \T80s|u0|SP[7]~7_combout\);

-- Location: LCCOMB_X25_Y20_N6
\T80s|u0|SP[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[7]~14_combout\ = ((\T80s|u0|process_0~1_combout\ & ((!\T80s|u0|SP[7]~7_combout\) # (!\T80s|u0|mcode|Mux273~0_combout\)))) # (!\T80s|u0|SP[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~9_combout\,
	datab => \T80s|u0|mcode|Mux273~0_combout\,
	datac => \T80s|u0|SP[7]~7_combout\,
	datad => \T80s|u0|process_0~1_combout\,
	combout => \T80s|u0|SP[7]~14_combout\);

-- Location: FF_X26_Y18_N31
\T80s|u0|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~13_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(0));

-- Location: LCCOMB_X23_Y21_N16
\T80s|u0|BusB[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~16_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\) # (\T80s|u0|mcode|Set_BusB_To[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~16_combout\);

-- Location: FF_X31_Y24_N19
\T80s|u0|Regs|RegsL[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][4]~q\);

-- Location: LCCOMB_X31_Y24_N12
\T80s|u0|Regs|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux11~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[6][4]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[6][4]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[4][4]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux11~0_combout\);

-- Location: FF_X27_Y24_N17
\T80s|u0|Regs|RegsL[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][4]~q\);

-- Location: FF_X27_Y24_N31
\T80s|u0|Regs|RegsL[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][4]~q\);

-- Location: LCCOMB_X27_Y24_N30
\T80s|u0|Regs|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux11~1_combout\ = (\T80s|u0|Regs|Mux11~0_combout\ & (((\T80s|u0|Regs|RegsL[7][4]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux11~0_combout\ & (\T80s|u0|Regs|RegsL[5][4]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux11~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][4]~q\,
	datac => \T80s|u0|Regs|RegsL[7][4]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux11~1_combout\);

-- Location: FF_X28_Y23_N11
\T80s|u0|Regs|RegsL[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][4]~q\);

-- Location: FF_X29_Y24_N29
\T80s|u0|Regs|RegsL[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][4]~q\);

-- Location: FF_X29_Y24_N19
\T80s|u0|Regs|RegsL[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][4]~q\);

-- Location: LCCOMB_X29_Y24_N28
\T80s|u0|Regs|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux11~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\) # ((\T80s|u0|Regs|RegsL[1][4]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsL[0][4]~q\,
	datad => \T80s|u0|Regs|RegsL[1][4]~q\,
	combout => \T80s|u0|Regs|Mux11~2_combout\);

-- Location: FF_X28_Y23_N13
\T80s|u0|Regs|RegsL[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][4]~q\);

-- Location: LCCOMB_X28_Y23_N2
\T80s|u0|Regs|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux11~3_combout\ = (\T80s|u0|Regs|Mux11~2_combout\ & ((\T80s|u0|Regs|RegsL[3][4]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux11~2_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\ & \T80s|u0|Regs|RegsL[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][4]~q\,
	datab => \T80s|u0|Regs|Mux11~2_combout\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|RegsL[2][4]~q\,
	combout => \T80s|u0|Regs|Mux11~3_combout\);

-- Location: LCCOMB_X27_Y23_N26
\T80s|u0|Regs|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux11~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux11~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[2]~11_combout\,
	datac => \T80s|u0|Regs|Mux11~1_combout\,
	datad => \T80s|u0|Regs|Mux11~3_combout\,
	combout => \T80s|u0|Regs|Mux11~4_combout\);

-- Location: FF_X27_Y23_N31
\T80s|u0|RegBusA_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux11~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(4));

-- Location: LCCOMB_X26_Y24_N2
\T80s|u0|Regs|RegsL[6][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[6][3]~feeder_combout\ = \T80s|u0|RegDIL[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[3]~7_combout\,
	combout => \T80s|u0|Regs|RegsL[6][3]~feeder_combout\);

-- Location: FF_X26_Y24_N3
\T80s|u0|Regs|RegsL[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[6][3]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][3]~q\);

-- Location: LCCOMB_X26_Y24_N26
\T80s|u0|Regs|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux28~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsL[6][3]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsL[4][3]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[6][3]~q\,
	combout => \T80s|u0|Regs|Mux28~0_combout\);

-- Location: LCCOMB_X29_Y23_N0
\T80s|u0|Regs|RegsL[5][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[5][3]~feeder_combout\ = \T80s|u0|RegDIL[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[3]~7_combout\,
	combout => \T80s|u0|Regs|RegsL[5][3]~feeder_combout\);

-- Location: FF_X29_Y23_N1
\T80s|u0|Regs|RegsL[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[5][3]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][3]~q\);

-- Location: FF_X27_Y24_N7
\T80s|u0|Regs|RegsL[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[3]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][3]~q\);

-- Location: LCCOMB_X27_Y24_N10
\T80s|u0|Regs|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux28~1_combout\ = (\T80s|u0|Regs|Mux28~0_combout\ & (((\T80s|u0|Regs|RegsL[7][3]~q\) # (!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux28~0_combout\ & (\T80s|u0|Regs|RegsL[5][3]~q\ & (\T80s|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux28~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][3]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[7][3]~q\,
	combout => \T80s|u0|Regs|Mux28~1_combout\);

-- Location: LCCOMB_X29_Y21_N26
\T80s|u0|Regs|RegsL[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[2][3]~feeder_combout\ = \T80s|u0|RegDIL[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[3]~7_combout\,
	combout => \T80s|u0|Regs|RegsL[2][3]~feeder_combout\);

-- Location: FF_X29_Y21_N27
\T80s|u0|Regs|RegsL[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[2][3]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][3]~q\);

-- Location: LCCOMB_X29_Y21_N8
\T80s|u0|Regs|RegsL[3][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[3][3]~feeder_combout\ = \T80s|u0|RegDIL[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[3]~7_combout\,
	combout => \T80s|u0|Regs|RegsL[3][3]~feeder_combout\);

-- Location: FF_X29_Y21_N9
\T80s|u0|Regs|RegsL[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[3][3]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][3]~q\);

-- Location: FF_X29_Y24_N9
\T80s|u0|Regs|RegsL[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[3]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][3]~q\);

-- Location: FF_X29_Y24_N11
\T80s|u0|Regs|RegsL[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[3]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][3]~q\);

-- Location: LCCOMB_X29_Y24_N4
\T80s|u0|Regs|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux28~2_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsL[1][3]~q\) # ((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & (((!\T80s|u0|RegAddrB[1]~1_combout\ & \T80s|u0|Regs|RegsL[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsL[1][3]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[0][3]~q\,
	combout => \T80s|u0|Regs|Mux28~2_combout\);

-- Location: LCCOMB_X29_Y24_N22
\T80s|u0|Regs|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux28~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux28~2_combout\ & ((\T80s|u0|Regs|RegsL[3][3]~q\))) # (!\T80s|u0|Regs|Mux28~2_combout\ & (\T80s|u0|Regs|RegsL[2][3]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[2][3]~q\,
	datab => \T80s|u0|Regs|RegsL[3][3]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|Mux28~2_combout\,
	combout => \T80s|u0|Regs|Mux28~3_combout\);

-- Location: LCCOMB_X27_Y24_N16
\T80s|u0|Regs|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux28~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux28~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux28~1_combout\,
	datab => \T80s|u0|Regs|Mux28~3_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux28~4_combout\);

-- Location: FF_X29_Y24_N25
\T80s|u0|Regs|RegsL[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][2]~q\);

-- Location: FF_X29_Y24_N3
\T80s|u0|Regs|RegsL[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][2]~q\);

-- Location: LCCOMB_X29_Y24_N6
\T80s|u0|Regs|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux29~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][2]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][2]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[0][2]~q\,
	combout => \T80s|u0|Regs|Mux29~2_combout\);

-- Location: LCCOMB_X29_Y21_N16
\T80s|u0|Regs|RegsL[3][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[3][2]~feeder_combout\ = \T80s|u0|RegDIL[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[2]~5_combout\,
	combout => \T80s|u0|Regs|RegsL[3][2]~feeder_combout\);

-- Location: FF_X29_Y21_N17
\T80s|u0|Regs|RegsL[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[3][2]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][2]~q\);

-- Location: FF_X30_Y20_N9
\T80s|u0|Regs|RegsL[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][2]~q\);

-- Location: LCCOMB_X28_Y24_N20
\T80s|u0|Regs|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux29~3_combout\ = (\T80s|u0|Regs|Mux29~2_combout\ & ((\T80s|u0|Regs|RegsL[3][2]~q\) # ((!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux29~2_combout\ & (((\T80s|u0|Regs|RegsL[2][2]~q\ & \T80s|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux29~2_combout\,
	datab => \T80s|u0|Regs|RegsL[3][2]~q\,
	datac => \T80s|u0|Regs|RegsL[2][2]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux29~3_combout\);

-- Location: FF_X26_Y24_N31
\T80s|u0|Regs|RegsL[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][2]~q\);

-- Location: FF_X26_Y24_N1
\T80s|u0|Regs|RegsL[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][2]~q\);

-- Location: LCCOMB_X26_Y24_N28
\T80s|u0|Regs|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux29~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsL[6][2]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][2]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[6][2]~q\,
	combout => \T80s|u0|Regs|Mux29~0_combout\);

-- Location: FF_X28_Y24_N19
\T80s|u0|Regs|RegsL[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][2]~q\);

-- Location: LCCOMB_X28_Y24_N14
\T80s|u0|Regs|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux29~1_combout\ = (\T80s|u0|Regs|Mux29~0_combout\ & ((\T80s|u0|Regs|RegsL[7][2]~q\) # ((!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux29~0_combout\ & (((\T80s|u0|Regs|RegsL[5][2]~q\ & \T80s|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux29~0_combout\,
	datab => \T80s|u0|Regs|RegsL[7][2]~q\,
	datac => \T80s|u0|Regs|RegsL[5][2]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux29~1_combout\);

-- Location: LCCOMB_X29_Y21_N6
\T80s|u0|Regs|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux29~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux29~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[2]~2_combout\,
	datab => \T80s|u0|Regs|Mux29~3_combout\,
	datad => \T80s|u0|Regs|Mux29~1_combout\,
	combout => \T80s|u0|Regs|Mux29~4_combout\);

-- Location: FF_X29_Y20_N9
\T80s|u0|RegBusA_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux14~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(1));

-- Location: LCCOMB_X29_Y22_N18
\T80s|u0|RegDIL[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[1]~2_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|RegDIH[4]~0_combout\)) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[1]~9_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- ((\T80s|u0|RegBusA_r\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|Save_Mux[1]~9_combout\,
	datad => \T80s|u0|RegBusA_r\(1),
	combout => \T80s|u0|RegDIL[1]~2_combout\);

-- Location: FF_X29_Y22_N13
\T80s|u0|Regs|RegsL[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIL[1]~3_combout\,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][1]~q\);

-- Location: FF_X29_Y24_N21
\T80s|u0|Regs|RegsL[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][1]~q\);

-- Location: FF_X29_Y24_N27
\T80s|u0|Regs|RegsL[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][1]~q\);

-- Location: LCCOMB_X28_Y24_N8
\T80s|u0|Regs|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux30~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][1]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][1]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[0][1]~q\,
	combout => \T80s|u0|Regs|Mux30~2_combout\);

-- Location: FF_X30_Y24_N29
\T80s|u0|Regs|RegsL[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][1]~q\);

-- Location: LCCOMB_X28_Y24_N30
\T80s|u0|Regs|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux30~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux30~2_combout\ & (\T80s|u0|Regs|RegsL[3][1]~q\)) # (!\T80s|u0|Regs|Mux30~2_combout\ & ((\T80s|u0|Regs|RegsL[2][1]~q\))))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][1]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|Mux30~2_combout\,
	datad => \T80s|u0|Regs|RegsL[2][1]~q\,
	combout => \T80s|u0|Regs|Mux30~3_combout\);

-- Location: FF_X28_Y24_N1
\T80s|u0|Regs|RegsL[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][1]~q\);

-- Location: FF_X31_Y24_N11
\T80s|u0|Regs|RegsL[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][1]~q\);

-- Location: FF_X31_Y24_N5
\T80s|u0|Regs|RegsL[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][1]~q\);

-- Location: LCCOMB_X31_Y24_N0
\T80s|u0|Regs|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux30~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsL[6][1]~q\)) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[6][1]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsL[4][1]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux30~0_combout\);

-- Location: LCCOMB_X31_Y24_N22
\T80s|u0|Regs|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux30~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux30~0_combout\ & (\T80s|u0|Regs|RegsL[7][1]~q\)) # (!\T80s|u0|Regs|Mux30~0_combout\ & ((\T80s|u0|Regs|RegsL[5][1]~q\))))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (((\T80s|u0|Regs|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[7][1]~q\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsL[5][1]~q\,
	datad => \T80s|u0|Regs|Mux30~0_combout\,
	combout => \T80s|u0|Regs|Mux30~1_combout\);

-- Location: LCCOMB_X28_Y23_N24
\T80s|u0|Regs|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux30~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux30~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux30~3_combout\,
	datab => \T80s|u0|RegAddrB[2]~2_combout\,
	datad => \T80s|u0|Regs|Mux30~1_combout\,
	combout => \T80s|u0|Regs|Mux30~4_combout\);

-- Location: LCCOMB_X29_Y20_N2
\T80s|u0|Add9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~2_combout\ = (\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux14~4_combout\ & (\T80s|u0|Add9~1\ & VCC)) # (!\T80s|u0|Regs|Mux14~4_combout\ & (!\T80s|u0|Add9~1\)))) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux14~4_combout\ 
-- & (!\T80s|u0|Add9~1\)) # (!\T80s|u0|Regs|Mux14~4_combout\ & ((\T80s|u0|Add9~1\) # (GND)))))
-- \T80s|u0|Add9~3\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Regs|Mux14~4_combout\ & !\T80s|u0|Add9~1\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((!\T80s|u0|Add9~1\) # (!\T80s|u0|Regs|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux14~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~1\,
	combout => \T80s|u0|Add9~2_combout\,
	cout => \T80s|u0|Add9~3\);

-- Location: LCCOMB_X29_Y22_N12
\T80s|u0|RegDIL[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[1]~3_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[1]~2_combout\ & (\T80s|u0|Regs|Mux30~4_combout\)) # (!\T80s|u0|RegDIL[1]~2_combout\ & ((\T80s|u0|Add9~2_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (\T80s|u0|RegDIL[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegDIL[1]~2_combout\,
	datac => \T80s|u0|Regs|Mux30~4_combout\,
	datad => \T80s|u0|Add9~2_combout\,
	combout => \T80s|u0|RegDIL[1]~3_combout\);

-- Location: FF_X28_Y24_N11
\T80s|u0|Regs|RegsL[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[1]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][1]~q\);

-- Location: LCCOMB_X31_Y24_N4
\T80s|u0|Regs|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux14~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[6][1]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[6][1]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[4][1]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux14~0_combout\);

-- Location: LCCOMB_X28_Y24_N0
\T80s|u0|Regs|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux14~1_combout\ = (\T80s|u0|Regs|Mux14~0_combout\ & ((\T80s|u0|Regs|RegsL[7][1]~q\) # ((!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux14~0_combout\ & (((\T80s|u0|Regs|RegsL[5][1]~q\ & \T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[7][1]~q\,
	datab => \T80s|u0|Regs|Mux14~0_combout\,
	datac => \T80s|u0|Regs|RegsL[5][1]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y24_N26
\T80s|u0|Regs|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux14~2_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (((\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|Regs|RegsL[1][1]~q\)) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][1]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsL[0][1]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux14~2_combout\);

-- Location: LCCOMB_X30_Y24_N20
\T80s|u0|Regs|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux14~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux14~2_combout\ & (\T80s|u0|Regs|RegsL[3][1]~q\)) # (!\T80s|u0|Regs|Mux14~2_combout\ & ((\T80s|u0|Regs|RegsL[2][1]~q\))))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][1]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|Mux14~2_combout\,
	datad => \T80s|u0|Regs|RegsL[2][1]~q\,
	combout => \T80s|u0|Regs|Mux14~3_combout\);

-- Location: LCCOMB_X30_Y20_N4
\T80s|u0|Regs|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux14~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux14~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux14~1_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux14~3_combout\,
	combout => \T80s|u0|Regs|Mux14~4_combout\);

-- Location: LCCOMB_X29_Y20_N4
\T80s|u0|Add9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~4_combout\ = ((\T80s|u0|Regs|Mux13~4_combout\ $ (\T80s|u0|mcode|Mux274~4_combout\ $ (!\T80s|u0|Add9~3\)))) # (GND)
-- \T80s|u0|Add9~5\ = CARRY((\T80s|u0|Regs|Mux13~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|Add9~3\))) # (!\T80s|u0|Regs|Mux13~4_combout\ & (\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux13~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~3\,
	combout => \T80s|u0|Add9~4_combout\,
	cout => \T80s|u0|Add9~5\);

-- Location: FF_X30_Y20_N7
\T80s|u0|RegBusA_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux13~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(2));

-- Location: LCCOMB_X30_Y20_N6
\T80s|u0|RegDIL[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[2]~4_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|Save_Mux[2]~1_combout\) # ((\T80s|u0|RegDIH[4]~1_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & (((\T80s|u0|RegBusA_r\(2) & !\T80s|u0|RegDIH[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~0_combout\,
	datab => \T80s|u0|Save_Mux[2]~1_combout\,
	datac => \T80s|u0|RegBusA_r\(2),
	datad => \T80s|u0|RegDIH[4]~1_combout\,
	combout => \T80s|u0|RegDIL[2]~4_combout\);

-- Location: LCCOMB_X29_Y21_N0
\T80s|u0|RegDIL[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[2]~5_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[2]~4_combout\ & (\T80s|u0|Regs|Mux29~4_combout\)) # (!\T80s|u0|RegDIL[2]~4_combout\ & ((\T80s|u0|Add9~4_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (((\T80s|u0|RegDIL[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux29~4_combout\,
	datab => \T80s|u0|RegDIH[4]~1_combout\,
	datac => \T80s|u0|Add9~4_combout\,
	datad => \T80s|u0|RegDIL[2]~4_combout\,
	combout => \T80s|u0|RegDIL[2]~5_combout\);

-- Location: FF_X28_Y24_N17
\T80s|u0|Regs|RegsL[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[2]~5_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][2]~q\);

-- Location: LCCOMB_X26_Y24_N22
\T80s|u0|Regs|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux13~0_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (((\T80s|u0|RegAddrA[0]~6_combout\) # (\T80s|u0|Regs|RegsL[6][2]~q\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[4][2]~q\ & (!\T80s|u0|RegAddrA[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][2]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|RegAddrA[0]~6_combout\,
	datad => \T80s|u0|Regs|RegsL[6][2]~q\,
	combout => \T80s|u0|Regs|Mux13~0_combout\);

-- Location: LCCOMB_X28_Y24_N18
\T80s|u0|Regs|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux13~1_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|Mux13~0_combout\ & ((\T80s|u0|Regs|RegsL[7][2]~q\))) # (!\T80s|u0|Regs|Mux13~0_combout\ & (\T80s|u0|Regs|RegsL[5][2]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- (((\T80s|u0|Regs|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[5][2]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[7][2]~q\,
	datad => \T80s|u0|Regs|Mux13~0_combout\,
	combout => \T80s|u0|Regs|Mux13~1_combout\);

-- Location: LCCOMB_X29_Y24_N2
\T80s|u0|Regs|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux13~2_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (((\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|Regs|RegsL[1][2]~q\)) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][2]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsL[0][2]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux13~2_combout\);

-- Location: LCCOMB_X30_Y20_N8
\T80s|u0|Regs|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux13~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux13~2_combout\ & (\T80s|u0|Regs|RegsL[3][2]~q\)) # (!\T80s|u0|Regs|Mux13~2_combout\ & ((\T80s|u0|Regs|RegsL[2][2]~q\))))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][2]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsL[2][2]~q\,
	datad => \T80s|u0|Regs|Mux13~2_combout\,
	combout => \T80s|u0|Regs|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y20_N14
\T80s|u0|Regs|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux13~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux13~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux13~1_combout\,
	datab => \T80s|u0|Regs|Mux13~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	combout => \T80s|u0|Regs|Mux13~4_combout\);

-- Location: LCCOMB_X29_Y20_N6
\T80s|u0|Add9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~6_combout\ = (\T80s|u0|Regs|Mux12~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Add9~5\ & VCC)) # (!\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~5\)))) # (!\T80s|u0|Regs|Mux12~4_combout\ & 
-- ((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~5\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Add9~5\) # (GND)))))
-- \T80s|u0|Add9~7\ = CARRY((\T80s|u0|Regs|Mux12~4_combout\ & (!\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~5\)) # (!\T80s|u0|Regs|Mux12~4_combout\ & ((!\T80s|u0|Add9~5\) # (!\T80s|u0|mcode|Mux274~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux12~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~5\,
	combout => \T80s|u0|Add9~6_combout\,
	cout => \T80s|u0|Add9~7\);

-- Location: FF_X29_Y23_N17
\T80s|u0|RegBusA_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux12~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(3));

-- Location: LCCOMB_X29_Y23_N16
\T80s|u0|RegDIL[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[3]~6_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[3]~11_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- ((\T80s|u0|RegBusA_r\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Save_Mux[3]~11_combout\,
	datac => \T80s|u0|RegBusA_r\(3),
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIL[3]~6_combout\);

-- Location: LCCOMB_X29_Y23_N6
\T80s|u0|RegDIL[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[3]~7_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[3]~6_combout\ & (\T80s|u0|Regs|Mux28~4_combout\)) # (!\T80s|u0|RegDIL[3]~6_combout\ & ((\T80s|u0|Add9~6_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (((\T80s|u0|RegDIL[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Regs|Mux28~4_combout\,
	datac => \T80s|u0|Add9~6_combout\,
	datad => \T80s|u0|RegDIL[3]~6_combout\,
	combout => \T80s|u0|RegDIL[3]~7_combout\);

-- Location: LCCOMB_X26_Y24_N20
\T80s|u0|Regs|RegsL[4][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[4][3]~feeder_combout\ = \T80s|u0|RegDIL[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[3]~7_combout\,
	combout => \T80s|u0|Regs|RegsL[4][3]~feeder_combout\);

-- Location: FF_X26_Y24_N21
\T80s|u0|Regs|RegsL[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[4][3]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][3]~q\);

-- Location: LCCOMB_X26_Y24_N16
\T80s|u0|Regs|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux12~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsL[6][3]~q\))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsL[4][3]~q\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|RegsL[6][3]~q\,
	combout => \T80s|u0|Regs|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y23_N4
\T80s|u0|Regs|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux12~1_combout\ = (\T80s|u0|Regs|Mux12~0_combout\ & (((\T80s|u0|Regs|RegsL[7][3]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux12~0_combout\ & (\T80s|u0|Regs|RegsL[5][3]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux12~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][3]~q\,
	datac => \T80s|u0|Regs|RegsL[7][3]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y24_N10
\T80s|u0|Regs|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux12~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsL[1][3]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsL[0][3]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsL[1][3]~q\,
	datac => \T80s|u0|Regs|RegsL[0][3]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux12~2_combout\);

-- Location: LCCOMB_X29_Y21_N10
\T80s|u0|Regs|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux12~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux12~2_combout\ & ((\T80s|u0|Regs|RegsL[3][3]~q\))) # (!\T80s|u0|Regs|Mux12~2_combout\ & (\T80s|u0|Regs|RegsL[2][3]~q\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[2][3]~q\,
	datab => \T80s|u0|Regs|RegsL[3][3]~q\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|Mux12~2_combout\,
	combout => \T80s|u0|Regs|Mux12~3_combout\);

-- Location: LCCOMB_X29_Y23_N22
\T80s|u0|Regs|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux12~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux12~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux12~1_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux12~3_combout\,
	combout => \T80s|u0|Regs|Mux12~4_combout\);

-- Location: LCCOMB_X29_Y20_N8
\T80s|u0|Add9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~8_combout\ = ((\T80s|u0|mcode|Mux274~4_combout\ $ (\T80s|u0|Regs|Mux11~4_combout\ $ (!\T80s|u0|Add9~7\)))) # (GND)
-- \T80s|u0|Add9~9\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux11~4_combout\) # (!\T80s|u0|Add9~7\))) # (!\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Regs|Mux11~4_combout\ & !\T80s|u0|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux11~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~7\,
	combout => \T80s|u0|Add9~8_combout\,
	cout => \T80s|u0|Add9~9\);

-- Location: LCCOMB_X29_Y22_N8
\T80s|u0|RegDIL[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[4]~8_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\) # ((\T80s|u0|Add9~8_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (!\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|RegBusA_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|RegBusA_r\(4),
	datad => \T80s|u0|Add9~8_combout\,
	combout => \T80s|u0|RegDIL[4]~8_combout\);

-- Location: LCCOMB_X30_Y21_N26
\T80s|u0|Regs|Mux35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux35~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][4]~q\))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][4]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[1][4]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux35~2_combout\);

-- Location: LCCOMB_X30_Y19_N4
\T80s|u0|Regs|Mux35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux35~3_combout\ = (\T80s|u0|Regs|Mux35~2_combout\ & ((\T80s|u0|Regs|RegsH[3][4]~q\) # ((!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux35~2_combout\ & (((\T80s|u0|RegAddrC\(1) & \T80s|u0|Regs|RegsH[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][4]~q\,
	datab => \T80s|u0|Regs|Mux35~2_combout\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[2][4]~q\,
	combout => \T80s|u0|Regs|Mux35~3_combout\);

-- Location: LCCOMB_X31_Y19_N18
\T80s|u0|Regs|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux35~0_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|Regs|RegsH[6][4]~q\) # (\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsH[4][4]~q\ & ((!\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsH[4][4]~q\,
	datac => \T80s|u0|Regs|RegsH[6][4]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux35~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\T80s|u0|Regs|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux35~1_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|Mux35~0_combout\ & ((\T80s|u0|Regs|RegsH[7][4]~q\))) # (!\T80s|u0|Regs|Mux35~0_combout\ & (\T80s|u0|Regs|RegsH[5][4]~q\)))) # (!\T80s|u0|RegAddrC\(0) & 
-- (((\T80s|u0|Regs|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[5][4]~q\,
	datac => \T80s|u0|Regs|Mux35~0_combout\,
	datad => \T80s|u0|Regs|RegsH[7][4]~q\,
	combout => \T80s|u0|Regs|Mux35~1_combout\);

-- Location: LCCOMB_X23_Y19_N14
\T80s|u0|Regs|Mux35~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux35~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux35~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux35~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux35~3_combout\,
	datad => \T80s|u0|Regs|Mux35~1_combout\,
	combout => \T80s|u0|Regs|Mux35~4_combout\);

-- Location: FF_X31_Y20_N31
\T80s|u0|Regs|RegsH[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][3]~q\);

-- Location: FF_X31_Y19_N3
\T80s|u0|Regs|RegsH[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][3]~q\);

-- Location: FF_X31_Y19_N25
\T80s|u0|Regs|RegsH[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][3]~q\);

-- Location: LCCOMB_X31_Y19_N2
\T80s|u0|Regs|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux36~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsH[6][3]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsH[6][3]~q\,
	datad => \T80s|u0|Regs|RegsH[4][3]~q\,
	combout => \T80s|u0|Regs|Mux36~0_combout\);

-- Location: FF_X31_Y20_N17
\T80s|u0|Regs|RegsH[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][3]~q\);

-- Location: LCCOMB_X31_Y20_N16
\T80s|u0|Regs|Mux36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux36~1_combout\ = (\T80s|u0|Regs|Mux36~0_combout\ & (((\T80s|u0|Regs|RegsH[7][3]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux36~0_combout\ & (\T80s|u0|Regs|RegsH[5][3]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[5][3]~q\,
	datab => \T80s|u0|Regs|Mux36~0_combout\,
	datac => \T80s|u0|Regs|RegsH[7][3]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux36~1_combout\);

-- Location: FF_X31_Y21_N29
\T80s|u0|Regs|RegsH[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][3]~q\);

-- Location: FF_X31_Y21_N27
\T80s|u0|Regs|RegsH[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][3]~q\);

-- Location: FF_X30_Y21_N17
\T80s|u0|Regs|RegsH[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[3]~17_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][3]~q\);

-- Location: LCCOMB_X30_Y21_N16
\T80s|u0|Regs|Mux36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux36~2_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|Regs|RegsH[1][3]~q\) # (\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][3]~q\ & ((!\T80s|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[0][3]~q\,
	datac => \T80s|u0|Regs|RegsH[1][3]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux36~2_combout\);

-- Location: LCCOMB_X28_Y23_N20
\T80s|u0|Regs|Mux36~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux36~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux36~2_combout\ & (\T80s|u0|Regs|RegsH[3][3]~q\)) # (!\T80s|u0|Regs|Mux36~2_combout\ & ((\T80s|u0|Regs|RegsH[2][3]~q\))))) # (!\T80s|u0|RegAddrC\(1) & 
-- (((\T80s|u0|Regs|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsH[3][3]~q\,
	datac => \T80s|u0|Regs|RegsH[2][3]~q\,
	datad => \T80s|u0|Regs|Mux36~2_combout\,
	combout => \T80s|u0|Regs|Mux36~3_combout\);

-- Location: LCCOMB_X28_Y23_N18
\T80s|u0|Regs|Mux36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux36~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux36~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux36~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux36~1_combout\,
	datab => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux36~3_combout\,
	combout => \T80s|u0|Regs|Mux36~4_combout\);

-- Location: LCCOMB_X30_Y21_N20
\T80s|u0|Regs|Mux37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux37~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][2]~q\))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][2]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[1][2]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux37~2_combout\);

-- Location: LCCOMB_X26_Y24_N6
\T80s|u0|Regs|Mux37~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux37~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux37~2_combout\ & ((\T80s|u0|Regs|RegsH[3][2]~q\))) # (!\T80s|u0|Regs|Mux37~2_combout\ & (\T80s|u0|Regs|RegsH[2][2]~q\)))) # (!\T80s|u0|RegAddrC\(1) & 
-- (\T80s|u0|Regs|Mux37~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|Mux37~2_combout\,
	datac => \T80s|u0|Regs|RegsH[2][2]~q\,
	datad => \T80s|u0|Regs|RegsH[3][2]~q\,
	combout => \T80s|u0|Regs|Mux37~3_combout\);

-- Location: LCCOMB_X31_Y19_N6
\T80s|u0|Regs|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux37~0_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|Regs|RegsH[6][2]~q\) # (\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsH[4][2]~q\ & ((!\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][2]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[6][2]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux37~0_combout\);

-- Location: LCCOMB_X31_Y20_N20
\T80s|u0|Regs|Mux37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux37~1_combout\ = (\T80s|u0|Regs|Mux37~0_combout\ & ((\T80s|u0|Regs|RegsH[7][2]~q\) # ((!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux37~0_combout\ & (((\T80s|u0|Regs|RegsH[5][2]~q\ & \T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux37~0_combout\,
	datab => \T80s|u0|Regs|RegsH[7][2]~q\,
	datac => \T80s|u0|Regs|RegsH[5][2]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux37~1_combout\);

-- Location: LCCOMB_X27_Y20_N16
\T80s|u0|Regs|Mux37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux37~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux37~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux37~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux37~3_combout\,
	datac => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux37~1_combout\,
	combout => \T80s|u0|Regs|Mux37~4_combout\);

-- Location: LCCOMB_X31_Y19_N30
\T80s|u0|Regs|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux38~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsH[6][1]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsH[6][1]~q\,
	datad => \T80s|u0|Regs|RegsH[4][1]~q\,
	combout => \T80s|u0|Regs|Mux38~0_combout\);

-- Location: LCCOMB_X31_Y20_N6
\T80s|u0|Regs|Mux38~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux38~1_combout\ = (\T80s|u0|Regs|Mux38~0_combout\ & (((\T80s|u0|Regs|RegsH[7][1]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux38~0_combout\ & (\T80s|u0|Regs|RegsH[5][1]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[5][1]~q\,
	datab => \T80s|u0|Regs|Mux38~0_combout\,
	datac => \T80s|u0|Regs|RegsH[7][1]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux38~1_combout\);

-- Location: LCCOMB_X32_Y20_N6
\T80s|u0|Regs|Mux38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux38~2_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][1]~q\) # ((\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & (((!\T80s|u0|RegAddrC\(1) & \T80s|u0|Regs|RegsH[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[1][1]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[0][1]~q\,
	combout => \T80s|u0|Regs|Mux38~2_combout\);

-- Location: LCCOMB_X32_Y20_N0
\T80s|u0|Regs|Mux38~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux38~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux38~2_combout\ & (\T80s|u0|Regs|RegsH[3][1]~q\)) # (!\T80s|u0|Regs|Mux38~2_combout\ & ((\T80s|u0|Regs|RegsH[2][1]~q\))))) # (!\T80s|u0|RegAddrC\(1) & 
-- (((\T80s|u0|Regs|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][1]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[2][1]~q\,
	datad => \T80s|u0|Regs|Mux38~2_combout\,
	combout => \T80s|u0|Regs|Mux38~3_combout\);

-- Location: LCCOMB_X32_Y20_N18
\T80s|u0|Regs|Mux38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux38~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux38~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux38~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux38~1_combout\,
	datad => \T80s|u0|Regs|Mux38~3_combout\,
	combout => \T80s|u0|Regs|Mux38~4_combout\);

-- Location: LCCOMB_X32_Y19_N20
\T80s|u0|Regs|RegsH[6][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[6][0]~feeder_combout\ = \T80s|u0|RegDIH[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[0]~3_combout\,
	combout => \T80s|u0|Regs|RegsH[6][0]~feeder_combout\);

-- Location: FF_X32_Y19_N21
\T80s|u0|Regs|RegsH[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[6][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][0]~q\);

-- Location: LCCOMB_X32_Y19_N6
\T80s|u0|Regs|RegsH[4][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[4][0]~feeder_combout\ = \T80s|u0|RegDIH[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[0]~3_combout\,
	combout => \T80s|u0|Regs|RegsH[4][0]~feeder_combout\);

-- Location: FF_X32_Y19_N7
\T80s|u0|Regs|RegsH[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[4][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][0]~q\);

-- Location: LCCOMB_X31_Y19_N0
\T80s|u0|Regs|Mux39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux39~0_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsH[6][0]~q\)) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsH[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[6][0]~q\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[4][0]~q\,
	combout => \T80s|u0|Regs|Mux39~0_combout\);

-- Location: FF_X31_Y20_N19
\T80s|u0|Regs|RegsH[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][0]~q\);

-- Location: FF_X31_Y20_N25
\T80s|u0|Regs|RegsH[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][0]~q\);

-- Location: LCCOMB_X31_Y20_N24
\T80s|u0|Regs|Mux39~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux39~1_combout\ = (\T80s|u0|Regs|Mux39~0_combout\ & ((\T80s|u0|Regs|RegsH[7][0]~q\) # ((!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux39~0_combout\ & (((\T80s|u0|Regs|RegsH[5][0]~q\ & \T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux39~0_combout\,
	datab => \T80s|u0|Regs|RegsH[7][0]~q\,
	datac => \T80s|u0|Regs|RegsH[5][0]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux39~1_combout\);

-- Location: FF_X31_Y21_N1
\T80s|u0|Regs|RegsH[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][0]~q\);

-- Location: FF_X31_Y21_N15
\T80s|u0|Regs|RegsH[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[0]~3_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][0]~q\);

-- Location: LCCOMB_X30_Y21_N28
\T80s|u0|Regs|RegsH[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[1][0]~feeder_combout\ = \T80s|u0|RegDIH[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[0]~3_combout\,
	combout => \T80s|u0|Regs|RegsH[1][0]~feeder_combout\);

-- Location: FF_X30_Y21_N29
\T80s|u0|Regs|RegsH[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[1][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][0]~q\);

-- Location: LCCOMB_X32_Y20_N28
\T80s|u0|Regs|Mux39~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux39~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][0]~q\))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][0]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[1][0]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux39~2_combout\);

-- Location: LCCOMB_X32_Y20_N2
\T80s|u0|Regs|Mux39~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux39~3_combout\ = (\T80s|u0|Regs|Mux39~2_combout\ & (((\T80s|u0|Regs|RegsH[3][0]~q\) # (!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux39~2_combout\ & (\T80s|u0|Regs|RegsH[2][0]~q\ & (\T80s|u0|RegAddrC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[2][0]~q\,
	datab => \T80s|u0|Regs|Mux39~2_combout\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[3][0]~q\,
	combout => \T80s|u0|Regs|Mux39~3_combout\);

-- Location: LCCOMB_X32_Y20_N24
\T80s|u0|Regs|Mux39~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux39~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux39~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux39~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux39~1_combout\,
	datad => \T80s|u0|Regs|Mux39~3_combout\,
	combout => \T80s|u0|Regs|Mux39~4_combout\);

-- Location: FF_X29_Y24_N31
\T80s|u0|Regs|RegsL[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[1][7]~q\);

-- Location: LCCOMB_X29_Y24_N14
\T80s|u0|Regs|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux24~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][7]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][7]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[0][7]~q\,
	combout => \T80s|u0|Regs|Mux24~2_combout\);

-- Location: LCCOMB_X30_Y24_N10
\T80s|u0|Regs|RegsL[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[2][7]~feeder_combout\ = \T80s|u0|RegDIL[7]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[7]~15_combout\,
	combout => \T80s|u0|Regs|RegsL[2][7]~feeder_combout\);

-- Location: FF_X30_Y24_N11
\T80s|u0|Regs|RegsL[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[2][7]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[2][7]~q\);

-- Location: FF_X31_Y23_N25
\T80s|u0|Regs|RegsL[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[3][7]~q\);

-- Location: LCCOMB_X31_Y23_N26
\T80s|u0|Regs|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux24~3_combout\ = (\T80s|u0|Regs|Mux24~2_combout\ & (((\T80s|u0|Regs|RegsL[3][7]~q\) # (!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux24~2_combout\ & (\T80s|u0|Regs|RegsL[2][7]~q\ & (\T80s|u0|RegAddrB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux24~2_combout\,
	datab => \T80s|u0|Regs|RegsL[2][7]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[3][7]~q\,
	combout => \T80s|u0|Regs|Mux24~3_combout\);

-- Location: FF_X31_Y24_N3
\T80s|u0|Regs|RegsL[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[6][7]~q\);

-- Location: FF_X31_Y24_N29
\T80s|u0|Regs|RegsL[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][7]~q\);

-- Location: LCCOMB_X31_Y24_N30
\T80s|u0|Regs|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux24~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsL[6][7]~q\) # ((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (((!\T80s|u0|RegAddrB[0]~0_combout\ & \T80s|u0|Regs|RegsL[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsL[6][7]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[4][7]~q\,
	combout => \T80s|u0|Regs|Mux24~0_combout\);

-- Location: FF_X27_Y24_N3
\T80s|u0|Regs|RegsL[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[5][7]~q\);

-- Location: FF_X27_Y24_N1
\T80s|u0|Regs|RegsL[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[7][7]~q\);

-- Location: LCCOMB_X24_Y24_N6
\T80s|u0|Regs|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux24~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux24~0_combout\ & ((\T80s|u0|Regs|RegsL[7][7]~q\))) # (!\T80s|u0|Regs|Mux24~0_combout\ & (\T80s|u0|Regs|RegsL[5][7]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (\T80s|u0|Regs|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|Mux24~0_combout\,
	datac => \T80s|u0|Regs|RegsL[5][7]~q\,
	datad => \T80s|u0|Regs|RegsL[7][7]~q\,
	combout => \T80s|u0|Regs|Mux24~1_combout\);

-- Location: LCCOMB_X31_Y23_N28
\T80s|u0|Regs|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux24~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux24~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux24~3_combout\,
	datab => \T80s|u0|Regs|Mux24~1_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux24~4_combout\);

-- Location: LCCOMB_X31_Y24_N28
\T80s|u0|Regs|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux8~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[6][7]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsL[6][7]~q\,
	datac => \T80s|u0|Regs|RegsL[4][7]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y24_N2
\T80s|u0|Regs|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux8~1_combout\ = (\T80s|u0|Regs|Mux8~0_combout\ & ((\T80s|u0|Regs|RegsL[7][7]~q\) # ((!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux8~0_combout\ & (((\T80s|u0|Regs|RegsL[5][7]~q\ & \T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux8~0_combout\,
	datab => \T80s|u0|Regs|RegsL[7][7]~q\,
	datac => \T80s|u0|Regs|RegsL[5][7]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y24_N16
\T80s|u0|Regs|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux8~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsL[1][7]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsL[0][7]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][7]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[0][7]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux8~2_combout\);

-- Location: LCCOMB_X31_Y23_N6
\T80s|u0|Regs|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux8~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux8~2_combout\ & ((\T80s|u0|Regs|RegsL[3][7]~q\))) # (!\T80s|u0|Regs|Mux8~2_combout\ & (\T80s|u0|Regs|RegsL[2][7]~q\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|Regs|RegsL[2][7]~q\,
	datac => \T80s|u0|Regs|Mux8~2_combout\,
	datad => \T80s|u0|Regs|RegsL[3][7]~q\,
	combout => \T80s|u0|Regs|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y20_N24
\T80s|u0|Regs|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux8~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux8~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux8~1_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux8~3_combout\,
	combout => \T80s|u0|Regs|Mux8~4_combout\);

-- Location: LCCOMB_X29_Y20_N12
\T80s|u0|Add9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~12_combout\ = ((\T80s|u0|Regs|Mux9~4_combout\ $ (\T80s|u0|mcode|Mux274~4_combout\ $ (!\T80s|u0|Add9~11\)))) # (GND)
-- \T80s|u0|Add9~13\ = CARRY((\T80s|u0|Regs|Mux9~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|Add9~11\))) # (!\T80s|u0|Regs|Mux9~4_combout\ & (\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux9~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~11\,
	combout => \T80s|u0|Add9~12_combout\,
	cout => \T80s|u0|Add9~13\);

-- Location: LCCOMB_X29_Y20_N14
\T80s|u0|Add9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~14_combout\ = (\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux8~4_combout\ & (\T80s|u0|Add9~13\ & VCC)) # (!\T80s|u0|Regs|Mux8~4_combout\ & (!\T80s|u0|Add9~13\)))) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux8~4_combout\ 
-- & (!\T80s|u0|Add9~13\)) # (!\T80s|u0|Regs|Mux8~4_combout\ & ((\T80s|u0|Add9~13\) # (GND)))))
-- \T80s|u0|Add9~15\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Regs|Mux8~4_combout\ & !\T80s|u0|Add9~13\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((!\T80s|u0|Add9~13\) # (!\T80s|u0|Regs|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux8~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~13\,
	combout => \T80s|u0|Add9~14_combout\,
	cout => \T80s|u0|Add9~15\);

-- Location: LCCOMB_X21_Y13_N0
\T80s|u0|mcode|Mux295~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux295~0_combout\ = (\T80s|u0|alu|Q_t~259_combout\ & (\T80s|u0|mcode|Mux250~0_combout\ & (\T80s|u0|Equal3~0_combout\ & !\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~259_combout\,
	datab => \T80s|u0|mcode|Mux250~0_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux295~0_combout\);

-- Location: FF_X21_Y13_N1
\T80s|u0|Arith16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|mcode|Mux295~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Arith16_r~q\);

-- Location: LCCOMB_X25_Y19_N10
\T80s|u0|alu|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux9~0_combout\ = (\T80s|u0|ALU_Op_r\(0)) # (!\T80s|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	combout => \T80s|u0|alu|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y20_N26
\T80s|u0|Add6~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~26_combout\ = (\T80s|u0|SP\(13) & (!\T80s|u0|Add6~25\)) # (!\T80s|u0|SP\(13) & (\T80s|u0|Add6~25\ & VCC))
-- \T80s|u0|Add6~27\ = CARRY((\T80s|u0|SP\(13) & !\T80s|u0|Add6~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(13),
	datad => VCC,
	cin => \T80s|u0|Add6~25\,
	combout => \T80s|u0|Add6~26_combout\,
	cout => \T80s|u0|Add6~27\);

-- Location: LCCOMB_X24_Y20_N28
\T80s|u0|Add6~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~28_combout\ = (\T80s|u0|SP\(14) & (\T80s|u0|Add6~27\ $ (GND))) # (!\T80s|u0|SP\(14) & ((GND) # (!\T80s|u0|Add6~27\)))
-- \T80s|u0|Add6~29\ = CARRY((!\T80s|u0|Add6~27\) # (!\T80s|u0|SP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(14),
	datad => VCC,
	cin => \T80s|u0|Add6~27\,
	combout => \T80s|u0|Add6~28_combout\,
	cout => \T80s|u0|Add6~29\);

-- Location: LCCOMB_X30_Y22_N24
\T80s|u0|Regs|RegsH[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[1][6]~feeder_combout\ = \T80s|u0|RegDIH[6]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[6]~9_combout\,
	combout => \T80s|u0|Regs|RegsH[1][6]~feeder_combout\);

-- Location: FF_X30_Y22_N25
\T80s|u0|Regs|RegsH[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[1][6]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][6]~q\);

-- Location: LCCOMB_X30_Y19_N18
\T80s|u0|Regs|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux17~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsH[1][6]~q\))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (\T80s|u0|Regs|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][6]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[1][6]~q\,
	combout => \T80s|u0|Regs|Mux17~2_combout\);

-- Location: FF_X30_Y19_N9
\T80s|u0|Regs|RegsH[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[6]~9_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][6]~q\);

-- Location: FF_X30_Y19_N1
\T80s|u0|Regs|RegsH[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[6]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][6]~q\);

-- Location: LCCOMB_X30_Y19_N16
\T80s|u0|Regs|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux17~3_combout\ = (\T80s|u0|Regs|Mux17~2_combout\ & (((\T80s|u0|Regs|RegsH[3][6]~q\)) # (!\T80s|u0|RegAddrB[1]~1_combout\))) # (!\T80s|u0|Regs|Mux17~2_combout\ & (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux17~2_combout\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[3][6]~q\,
	datad => \T80s|u0|Regs|RegsH[2][6]~q\,
	combout => \T80s|u0|Regs|Mux17~3_combout\);

-- Location: FF_X32_Y19_N23
\T80s|u0|Regs|RegsH[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[6]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][6]~q\);

-- Location: FF_X31_Y19_N29
\T80s|u0|Regs|RegsH[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[6]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][6]~q\);

-- Location: LCCOMB_X32_Y19_N8
\T80s|u0|Regs|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux17~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\) # (\T80s|u0|Regs|RegsH[6][6]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsH[4][6]~q\ & (!\T80s|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsH[4][6]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[6][6]~q\,
	combout => \T80s|u0|Regs|Mux17~0_combout\);

-- Location: FF_X31_Y20_N9
\T80s|u0|Regs|RegsH[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[6]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][6]~q\);

-- Location: FF_X31_Y20_N11
\T80s|u0|Regs|RegsH[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[6]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][6]~q\);

-- Location: LCCOMB_X30_Y19_N12
\T80s|u0|Regs|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux17~1_combout\ = (\T80s|u0|Regs|Mux17~0_combout\ & (((\T80s|u0|Regs|RegsH[7][6]~q\) # (!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux17~0_combout\ & (\T80s|u0|Regs|RegsH[5][6]~q\ & (\T80s|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux17~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][6]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[7][6]~q\,
	combout => \T80s|u0|Regs|Mux17~1_combout\);

-- Location: LCCOMB_X30_Y19_N10
\T80s|u0|Regs|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux17~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux17~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[2]~2_combout\,
	datab => \T80s|u0|Regs|Mux17~3_combout\,
	datad => \T80s|u0|Regs|Mux17~1_combout\,
	combout => \T80s|u0|Regs|Mux17~4_combout\);

-- Location: LCCOMB_X32_Y19_N30
\T80s|u0|Regs|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux1~0_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[6][6]~q\) # ((\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & (((!\T80s|u0|RegAddrA[0]~6_combout\ & \T80s|u0|Regs|RegsH[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|Regs|RegsH[6][6]~q\,
	datac => \T80s|u0|RegAddrA[0]~6_combout\,
	datad => \T80s|u0|Regs|RegsH[4][6]~q\,
	combout => \T80s|u0|Regs|Mux1~0_combout\);

-- Location: LCCOMB_X31_Y20_N10
\T80s|u0|Regs|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux1~1_combout\ = (\T80s|u0|Regs|Mux1~0_combout\ & (((\T80s|u0|Regs|RegsH[7][6]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux1~0_combout\ & (\T80s|u0|Regs|RegsH[5][6]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux1~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][6]~q\,
	datac => \T80s|u0|Regs|RegsH[7][6]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y19_N6
\T80s|u0|Regs|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux1~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\) # ((\T80s|u0|Regs|RegsH[1][6]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[1][6]~q\,
	datad => \T80s|u0|Regs|RegsH[0][6]~q\,
	combout => \T80s|u0|Regs|Mux1~2_combout\);

-- Location: LCCOMB_X30_Y19_N0
\T80s|u0|Regs|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux1~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux1~2_combout\ & (\T80s|u0|Regs|RegsH[3][6]~q\)) # (!\T80s|u0|Regs|Mux1~2_combout\ & ((\T80s|u0|Regs|RegsH[2][6]~q\))))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|Regs|RegsH[3][6]~q\,
	datac => \T80s|u0|Regs|RegsH[2][6]~q\,
	datad => \T80s|u0|Regs|Mux1~2_combout\,
	combout => \T80s|u0|Regs|Mux1~3_combout\);

-- Location: LCCOMB_X30_Y20_N30
\T80s|u0|Regs|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux1~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux1~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrA[2]~11_combout\,
	datac => \T80s|u0|Regs|Mux1~1_combout\,
	datad => \T80s|u0|Regs|Mux1~3_combout\,
	combout => \T80s|u0|Regs|Mux1~4_combout\);

-- Location: FF_X30_Y20_N31
\T80s|u0|RegBusA_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|Mux1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(14));

-- Location: LCCOMB_X30_Y19_N28
\T80s|u0|RegDIH[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[6]~8_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[6]~5_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- ((\T80s|u0|RegBusA_r\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[6]~5_combout\,
	datab => \T80s|u0|RegDIH[4]~1_combout\,
	datac => \T80s|u0|RegBusA_r\(14),
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIH[6]~8_combout\);

-- Location: LCCOMB_X29_Y20_N26
\T80s|u0|Add9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~26_combout\ = (\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux2~4_combout\ & (\T80s|u0|Add9~25\ & VCC)) # (!\T80s|u0|Regs|Mux2~4_combout\ & (!\T80s|u0|Add9~25\)))) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux2~4_combout\ 
-- & (!\T80s|u0|Add9~25\)) # (!\T80s|u0|Regs|Mux2~4_combout\ & ((\T80s|u0|Add9~25\) # (GND)))))
-- \T80s|u0|Add9~27\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Regs|Mux2~4_combout\ & !\T80s|u0|Add9~25\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((!\T80s|u0|Add9~25\) # (!\T80s|u0|Regs|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux2~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~25\,
	combout => \T80s|u0|Add9~26_combout\,
	cout => \T80s|u0|Add9~27\);

-- Location: LCCOMB_X29_Y20_N28
\T80s|u0|Add9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~28_combout\ = ((\T80s|u0|mcode|Mux274~4_combout\ $ (\T80s|u0|Regs|Mux1~4_combout\ $ (!\T80s|u0|Add9~27\)))) # (GND)
-- \T80s|u0|Add9~29\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux1~4_combout\) # (!\T80s|u0|Add9~27\))) # (!\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Regs|Mux1~4_combout\ & !\T80s|u0|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux1~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~27\,
	combout => \T80s|u0|Add9~28_combout\,
	cout => \T80s|u0|Add9~29\);

-- Location: LCCOMB_X30_Y19_N8
\T80s|u0|RegDIH[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[6]~9_combout\ = (\T80s|u0|RegDIH[6]~8_combout\ & ((\T80s|u0|Regs|Mux17~4_combout\) # ((!\T80s|u0|RegDIH[4]~1_combout\)))) # (!\T80s|u0|RegDIH[6]~8_combout\ & (((\T80s|u0|RegDIH[4]~1_combout\ & \T80s|u0|Add9~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux17~4_combout\,
	datab => \T80s|u0|RegDIH[6]~8_combout\,
	datac => \T80s|u0|RegDIH[4]~1_combout\,
	datad => \T80s|u0|Add9~28_combout\,
	combout => \T80s|u0|RegDIH[6]~9_combout\);

-- Location: LCCOMB_X23_Y19_N16
\T80s|u0|Regs|RegsH[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[0][6]~feeder_combout\ = \T80s|u0|RegDIH[6]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[6]~9_combout\,
	combout => \T80s|u0|Regs|RegsH[0][6]~feeder_combout\);

-- Location: FF_X23_Y19_N17
\T80s|u0|Regs|RegsH[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[0][6]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][6]~q\);

-- Location: LCCOMB_X30_Y19_N26
\T80s|u0|Regs|Mux33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux33~2_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1)) # ((\T80s|u0|Regs|RegsH[1][6]~q\)))) # (!\T80s|u0|RegAddrC\(0) & (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsH[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[0][6]~q\,
	datad => \T80s|u0|Regs|RegsH[1][6]~q\,
	combout => \T80s|u0|Regs|Mux33~2_combout\);

-- Location: LCCOMB_X30_Y19_N14
\T80s|u0|Regs|Mux33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux33~3_combout\ = (\T80s|u0|Regs|Mux33~2_combout\ & ((\T80s|u0|Regs|RegsH[3][6]~q\) # ((!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux33~2_combout\ & (((\T80s|u0|RegAddrC\(1) & \T80s|u0|Regs|RegsH[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux33~2_combout\,
	datab => \T80s|u0|Regs|RegsH[3][6]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[2][6]~q\,
	combout => \T80s|u0|Regs|Mux33~3_combout\);

-- Location: LCCOMB_X31_Y19_N28
\T80s|u0|Regs|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux33~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsH[6][6]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsH[6][6]~q\,
	datad => \T80s|u0|Regs|RegsH[4][6]~q\,
	combout => \T80s|u0|Regs|Mux33~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\T80s|u0|Regs|Mux33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux33~1_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|Mux33~0_combout\ & (\T80s|u0|Regs|RegsH[7][6]~q\)) # (!\T80s|u0|Regs|Mux33~0_combout\ & ((\T80s|u0|Regs|RegsH[5][6]~q\))))) # (!\T80s|u0|RegAddrC\(0) & 
-- (((\T80s|u0|Regs|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][6]~q\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsH[5][6]~q\,
	datad => \T80s|u0|Regs|Mux33~0_combout\,
	combout => \T80s|u0|Regs|Mux33~1_combout\);

-- Location: LCCOMB_X26_Y19_N26
\T80s|u0|Regs|Mux33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux33~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux33~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux33~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux33~3_combout\,
	datab => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux33~1_combout\,
	combout => \T80s|u0|Regs|Mux33~4_combout\);

-- Location: LCCOMB_X24_Y20_N16
\T80s|u0|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~16_combout\ = (\T80s|u0|SP\(8) & (\T80s|u0|Add6~15\ $ (GND))) # (!\T80s|u0|SP\(8) & ((GND) # (!\T80s|u0|Add6~15\)))
-- \T80s|u0|Add6~17\ = CARRY((!\T80s|u0|Add6~15\) # (!\T80s|u0|SP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(8),
	datad => VCC,
	cin => \T80s|u0|Add6~15\,
	combout => \T80s|u0|Add6~16_combout\,
	cout => \T80s|u0|Add6~17\);

-- Location: LCCOMB_X24_Y20_N18
\T80s|u0|Add6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~18_combout\ = (\T80s|u0|SP\(9) & (!\T80s|u0|Add6~17\)) # (!\T80s|u0|SP\(9) & (\T80s|u0|Add6~17\ & VCC))
-- \T80s|u0|Add6~19\ = CARRY((\T80s|u0|SP\(9) & !\T80s|u0|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(9),
	datad => VCC,
	cin => \T80s|u0|Add6~17\,
	combout => \T80s|u0|Add6~18_combout\,
	cout => \T80s|u0|Add6~19\);

-- Location: LCCOMB_X26_Y19_N8
\T80s|u0|SP~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~15_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|Regs|Mux38~4_combout\))) # (!\T80s|u0|SP[9]~2_combout\ & (\T80s|u0|Save_Mux[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[1]~9_combout\,
	datab => \T80s|u0|Regs|Mux38~4_combout\,
	datac => \T80s|u0|SP[9]~3_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~15_combout\);

-- Location: LCCOMB_X26_Y20_N2
\T80s|u0|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~2_combout\ = (\T80s|u0|SP\(1) & ((\T80s|u0|Add7~1\) # (GND))) # (!\T80s|u0|SP\(1) & (!\T80s|u0|Add7~1\))
-- \T80s|u0|Add7~3\ = CARRY((\T80s|u0|SP\(1)) # (!\T80s|u0|Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(1),
	datad => VCC,
	cin => \T80s|u0|Add7~1\,
	combout => \T80s|u0|Add7~2_combout\,
	cout => \T80s|u0|Add7~3\);

-- Location: LCCOMB_X28_Y24_N12
\T80s|u0|Regs|Mux46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux46~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[1][1]~q\)) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsL[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[1][1]~q\,
	datab => \T80s|u0|Regs|RegsL[0][1]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux46~2_combout\);

-- Location: LCCOMB_X28_Y24_N2
\T80s|u0|Regs|Mux46~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux46~3_combout\ = (\T80s|u0|Regs|Mux46~2_combout\ & (((\T80s|u0|Regs|RegsL[3][1]~q\)) # (!\T80s|u0|RegAddrC\(1)))) # (!\T80s|u0|Regs|Mux46~2_combout\ & (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux46~2_combout\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsL[3][1]~q\,
	datad => \T80s|u0|Regs|RegsL[2][1]~q\,
	combout => \T80s|u0|Regs|Mux46~3_combout\);

-- Location: LCCOMB_X31_Y24_N10
\T80s|u0|Regs|Mux46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux46~0_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|Regs|RegsL[6][1]~q\) # (\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[4][1]~q\ & ((!\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[4][1]~q\,
	datac => \T80s|u0|Regs|RegsL[6][1]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux46~0_combout\);

-- Location: LCCOMB_X28_Y24_N10
\T80s|u0|Regs|Mux46~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux46~1_combout\ = (\T80s|u0|Regs|Mux46~0_combout\ & (((\T80s|u0|Regs|RegsL[7][1]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux46~0_combout\ & (\T80s|u0|Regs|RegsL[5][1]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux46~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][1]~q\,
	datac => \T80s|u0|Regs|RegsL[7][1]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux46~1_combout\);

-- Location: LCCOMB_X27_Y24_N20
\T80s|u0|Regs|Mux46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux46~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux46~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux46~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux46~3_combout\,
	datab => \T80s|u0|Regs|Mux46~1_combout\,
	datac => \T80s|u0|RegAddrC\(2),
	combout => \T80s|u0|Regs|Mux46~4_combout\);

-- Location: LCCOMB_X25_Y20_N2
\T80s|u0|SP~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~17_combout\ = (\T80s|u0|SP[7]~11_combout\ & (((\T80s|u0|SP[7]~10_combout\)))) # (!\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|Regs|Mux46~4_combout\))) # (!\T80s|u0|SP[7]~10_combout\ & 
-- (\T80s|u0|Save_Mux[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[1]~9_combout\,
	datab => \T80s|u0|SP[7]~11_combout\,
	datac => \T80s|u0|SP[7]~10_combout\,
	datad => \T80s|u0|Regs|Mux46~4_combout\,
	combout => \T80s|u0|SP~17_combout\);

-- Location: LCCOMB_X24_Y20_N2
\T80s|u0|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~2_combout\ = (\T80s|u0|SP\(1) & (!\T80s|u0|Add6~1\)) # (!\T80s|u0|SP\(1) & (\T80s|u0|Add6~1\ & VCC))
-- \T80s|u0|Add6~3\ = CARRY((\T80s|u0|SP\(1) & !\T80s|u0|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(1),
	datad => VCC,
	cin => \T80s|u0|Add6~1\,
	combout => \T80s|u0|Add6~2_combout\,
	cout => \T80s|u0|Add6~3\);

-- Location: LCCOMB_X25_Y20_N12
\T80s|u0|SP~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~18_combout\ = (\T80s|u0|SP~17_combout\ & (((!\T80s|u0|Add6~2_combout\ & \T80s|u0|SP[7]~11_combout\)))) # (!\T80s|u0|SP~17_combout\ & (((!\T80s|u0|SP[7]~11_combout\)) # (!\T80s|u0|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add7~2_combout\,
	datab => \T80s|u0|SP~17_combout\,
	datac => \T80s|u0|Add6~2_combout\,
	datad => \T80s|u0|SP[7]~11_combout\,
	combout => \T80s|u0|SP~18_combout\);

-- Location: FF_X25_Y20_N13
\T80s|u0|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~18_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(1));

-- Location: LCCOMB_X24_Y20_N4
\T80s|u0|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~4_combout\ = (\T80s|u0|SP\(2) & (\T80s|u0|Add6~3\ $ (GND))) # (!\T80s|u0|SP\(2) & ((GND) # (!\T80s|u0|Add6~3\)))
-- \T80s|u0|Add6~5\ = CARRY((!\T80s|u0|Add6~3\) # (!\T80s|u0|SP\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(2),
	datad => VCC,
	cin => \T80s|u0|Add6~3\,
	combout => \T80s|u0|Add6~4_combout\,
	cout => \T80s|u0|Add6~5\);

-- Location: LCCOMB_X26_Y20_N4
\T80s|u0|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~4_combout\ = (\T80s|u0|SP\(2) & (!\T80s|u0|Add7~3\ & VCC)) # (!\T80s|u0|SP\(2) & (\T80s|u0|Add7~3\ $ (GND)))
-- \T80s|u0|Add7~5\ = CARRY((!\T80s|u0|SP\(2) & !\T80s|u0|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(2),
	datad => VCC,
	cin => \T80s|u0|Add7~3\,
	combout => \T80s|u0|Add7~4_combout\,
	cout => \T80s|u0|Add7~5\);

-- Location: LCCOMB_X25_Y20_N8
\T80s|u0|SP~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~21_combout\ = (\T80s|u0|SP[7]~10_combout\ & (\T80s|u0|SP[7]~11_combout\)) # (!\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|Add7~4_combout\))) # (!\T80s|u0|SP[7]~11_combout\ & (\T80s|u0|Save_Mux[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~10_combout\,
	datab => \T80s|u0|SP[7]~11_combout\,
	datac => \T80s|u0|Save_Mux[2]~1_combout\,
	datad => \T80s|u0|Add7~4_combout\,
	combout => \T80s|u0|SP~21_combout\);

-- Location: LCCOMB_X25_Y20_N22
\T80s|u0|SP~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~22_combout\ = (\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP~21_combout\ & (!\T80s|u0|Add6~4_combout\)) # (!\T80s|u0|SP~21_combout\ & ((!\T80s|u0|Regs|Mux45~4_combout\))))) # (!\T80s|u0|SP[7]~10_combout\ & (((!\T80s|u0|SP~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~10_combout\,
	datab => \T80s|u0|Add6~4_combout\,
	datac => \T80s|u0|SP~21_combout\,
	datad => \T80s|u0|Regs|Mux45~4_combout\,
	combout => \T80s|u0|SP~22_combout\);

-- Location: FF_X25_Y20_N23
\T80s|u0|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~22_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(2));

-- Location: LCCOMB_X24_Y20_N6
\T80s|u0|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~6_combout\ = (\T80s|u0|SP\(3) & (!\T80s|u0|Add6~5\)) # (!\T80s|u0|SP\(3) & (\T80s|u0|Add6~5\ & VCC))
-- \T80s|u0|Add6~7\ = CARRY((\T80s|u0|SP\(3) & !\T80s|u0|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(3),
	datad => VCC,
	cin => \T80s|u0|Add6~5\,
	combout => \T80s|u0|Add6~6_combout\,
	cout => \T80s|u0|Add6~7\);

-- Location: LCCOMB_X26_Y24_N18
\T80s|u0|Regs|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux44~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[6][3]~q\) # ((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (((!\T80s|u0|RegAddrC\(0) & \T80s|u0|Regs|RegsL[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[6][3]~q\,
	datac => \T80s|u0|RegAddrC\(0),
	datad => \T80s|u0|Regs|RegsL[4][3]~q\,
	combout => \T80s|u0|Regs|Mux44~0_combout\);

-- Location: LCCOMB_X27_Y24_N12
\T80s|u0|Regs|Mux44~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux44~1_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|Mux44~0_combout\ & (\T80s|u0|Regs|RegsL[7][3]~q\)) # (!\T80s|u0|Regs|Mux44~0_combout\ & ((\T80s|u0|Regs|RegsL[5][3]~q\))))) # (!\T80s|u0|RegAddrC\(0) & 
-- (((\T80s|u0|Regs|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[7][3]~q\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|Mux44~0_combout\,
	datad => \T80s|u0|Regs|RegsL[5][3]~q\,
	combout => \T80s|u0|Regs|Mux44~1_combout\);

-- Location: LCCOMB_X29_Y24_N8
\T80s|u0|Regs|Mux44~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux44~2_combout\ = (\T80s|u0|RegAddrC\(1) & (\T80s|u0|RegAddrC\(0))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[1][3]~q\)) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsL[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[1][3]~q\,
	datad => \T80s|u0|Regs|RegsL[0][3]~q\,
	combout => \T80s|u0|Regs|Mux44~2_combout\);

-- Location: LCCOMB_X29_Y24_N0
\T80s|u0|Regs|Mux44~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux44~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux44~2_combout\ & (\T80s|u0|Regs|RegsL[3][3]~q\)) # (!\T80s|u0|Regs|Mux44~2_combout\ & ((\T80s|u0|Regs|RegsL[2][3]~q\))))) # (!\T80s|u0|RegAddrC\(1) & 
-- (((\T80s|u0|Regs|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[3][3]~q\,
	datac => \T80s|u0|Regs|RegsL[2][3]~q\,
	datad => \T80s|u0|Regs|Mux44~2_combout\,
	combout => \T80s|u0|Regs|Mux44~3_combout\);

-- Location: LCCOMB_X27_Y24_N14
\T80s|u0|Regs|Mux44~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux44~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux44~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux44~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux44~1_combout\,
	datab => \T80s|u0|Regs|Mux44~3_combout\,
	datac => \T80s|u0|RegAddrC\(2),
	combout => \T80s|u0|Regs|Mux44~4_combout\);

-- Location: LCCOMB_X26_Y18_N4
\T80s|u0|SP~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~23_combout\ = (\T80s|u0|SP[7]~11_combout\ & (((\T80s|u0|SP[7]~10_combout\)))) # (!\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|SP[7]~10_combout\ & (\T80s|u0|Regs|Mux44~4_combout\)) # (!\T80s|u0|SP[7]~10_combout\ & 
-- ((\T80s|u0|Save_Mux[3]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux44~4_combout\,
	datab => \T80s|u0|Save_Mux[3]~11_combout\,
	datac => \T80s|u0|SP[7]~11_combout\,
	datad => \T80s|u0|SP[7]~10_combout\,
	combout => \T80s|u0|SP~23_combout\);

-- Location: LCCOMB_X26_Y20_N6
\T80s|u0|Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~6_combout\ = (\T80s|u0|SP\(3) & ((\T80s|u0|Add7~5\) # (GND))) # (!\T80s|u0|SP\(3) & (!\T80s|u0|Add7~5\))
-- \T80s|u0|Add7~7\ = CARRY((\T80s|u0|SP\(3)) # (!\T80s|u0|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(3),
	datad => VCC,
	cin => \T80s|u0|Add7~5\,
	combout => \T80s|u0|Add7~6_combout\,
	cout => \T80s|u0|Add7~7\);

-- Location: LCCOMB_X26_Y18_N20
\T80s|u0|SP~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~24_combout\ = (\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|SP~23_combout\ & (!\T80s|u0|Add6~6_combout\)) # (!\T80s|u0|SP~23_combout\ & ((!\T80s|u0|Add7~6_combout\))))) # (!\T80s|u0|SP[7]~11_combout\ & (((!\T80s|u0|SP~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~11_combout\,
	datab => \T80s|u0|Add6~6_combout\,
	datac => \T80s|u0|SP~23_combout\,
	datad => \T80s|u0|Add7~6_combout\,
	combout => \T80s|u0|SP~24_combout\);

-- Location: FF_X26_Y18_N21
\T80s|u0|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~24_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(3));

-- Location: LCCOMB_X26_Y20_N8
\T80s|u0|Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~8_combout\ = (\T80s|u0|SP\(4) & (!\T80s|u0|Add7~7\ & VCC)) # (!\T80s|u0|SP\(4) & (\T80s|u0|Add7~7\ $ (GND)))
-- \T80s|u0|Add7~9\ = CARRY((!\T80s|u0|SP\(4) & !\T80s|u0|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(4),
	datad => VCC,
	cin => \T80s|u0|Add7~7\,
	combout => \T80s|u0|Add7~8_combout\,
	cout => \T80s|u0|Add7~9\);

-- Location: LCCOMB_X26_Y20_N10
\T80s|u0|Add7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~10_combout\ = (\T80s|u0|SP\(5) & ((\T80s|u0|Add7~9\) # (GND))) # (!\T80s|u0|SP\(5) & (!\T80s|u0|Add7~9\))
-- \T80s|u0|Add7~11\ = CARRY((\T80s|u0|SP\(5)) # (!\T80s|u0|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(5),
	datad => VCC,
	cin => \T80s|u0|Add7~9\,
	combout => \T80s|u0|Add7~10_combout\,
	cout => \T80s|u0|Add7~11\);

-- Location: LCCOMB_X26_Y20_N12
\T80s|u0|Add7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~12_combout\ = (\T80s|u0|SP\(6) & (!\T80s|u0|Add7~11\ & VCC)) # (!\T80s|u0|SP\(6) & (\T80s|u0|Add7~11\ $ (GND)))
-- \T80s|u0|Add7~13\ = CARRY((!\T80s|u0|SP\(6) & !\T80s|u0|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(6),
	datad => VCC,
	cin => \T80s|u0|Add7~11\,
	combout => \T80s|u0|Add7~12_combout\,
	cout => \T80s|u0|Add7~13\);

-- Location: LCCOMB_X26_Y20_N14
\T80s|u0|Add7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~14_combout\ = (\T80s|u0|SP\(7) & ((\T80s|u0|Add7~13\) # (GND))) # (!\T80s|u0|SP\(7) & (!\T80s|u0|Add7~13\))
-- \T80s|u0|Add7~15\ = CARRY((\T80s|u0|SP\(7)) # (!\T80s|u0|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(7),
	datad => VCC,
	cin => \T80s|u0|Add7~13\,
	combout => \T80s|u0|Add7~14_combout\,
	cout => \T80s|u0|Add7~15\);

-- Location: LCCOMB_X26_Y20_N16
\T80s|u0|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~16_combout\ = (\T80s|u0|SP\(8) & (!\T80s|u0|Add7~15\ & VCC)) # (!\T80s|u0|SP\(8) & (\T80s|u0|Add7~15\ $ (GND)))
-- \T80s|u0|Add7~17\ = CARRY((!\T80s|u0|SP\(8) & !\T80s|u0|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(8),
	datad => VCC,
	cin => \T80s|u0|Add7~15\,
	combout => \T80s|u0|Add7~16_combout\,
	cout => \T80s|u0|Add7~17\);

-- Location: LCCOMB_X26_Y20_N18
\T80s|u0|Add7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~18_combout\ = (\T80s|u0|SP\(9) & ((\T80s|u0|Add7~17\) # (GND))) # (!\T80s|u0|SP\(9) & (!\T80s|u0|Add7~17\))
-- \T80s|u0|Add7~19\ = CARRY((\T80s|u0|SP\(9)) # (!\T80s|u0|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(9),
	datad => VCC,
	cin => \T80s|u0|Add7~17\,
	combout => \T80s|u0|Add7~18_combout\,
	cout => \T80s|u0|Add7~19\);

-- Location: LCCOMB_X25_Y20_N16
\T80s|u0|SP~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~16_combout\ = (\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP~15_combout\ & (!\T80s|u0|Add6~18_combout\)) # (!\T80s|u0|SP~15_combout\ & ((!\T80s|u0|Add7~18_combout\))))) # (!\T80s|u0|SP[9]~3_combout\ & (((!\T80s|u0|SP~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Add6~18_combout\,
	datac => \T80s|u0|SP~15_combout\,
	datad => \T80s|u0|Add7~18_combout\,
	combout => \T80s|u0|SP~16_combout\);

-- Location: LCCOMB_X25_Y20_N4
\T80s|u0|SP[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP[9]~8_combout\ = ((\T80s|u0|process_0~1_combout\ & ((!\T80s|u0|mcode|Mux273~0_combout\) # (!\T80s|u0|SP[7]~7_combout\)))) # (!\T80s|u0|SP[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~1_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|SP[7]~7_combout\,
	datad => \T80s|u0|mcode|Mux273~0_combout\,
	combout => \T80s|u0|SP[9]~8_combout\);

-- Location: FF_X26_Y20_N3
\T80s|u0|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~16_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(9));

-- Location: LCCOMB_X26_Y20_N20
\T80s|u0|Add7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~20_combout\ = (\T80s|u0|SP\(10) & (!\T80s|u0|Add7~19\ & VCC)) # (!\T80s|u0|SP\(10) & (\T80s|u0|Add7~19\ $ (GND)))
-- \T80s|u0|Add7~21\ = CARRY((!\T80s|u0|SP\(10) & !\T80s|u0|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(10),
	datad => VCC,
	cin => \T80s|u0|Add7~19\,
	combout => \T80s|u0|Add7~20_combout\,
	cout => \T80s|u0|Add7~21\);

-- Location: LCCOMB_X26_Y20_N22
\T80s|u0|Add7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~22_combout\ = (\T80s|u0|SP\(11) & ((\T80s|u0|Add7~21\) # (GND))) # (!\T80s|u0|SP\(11) & (!\T80s|u0|Add7~21\))
-- \T80s|u0|Add7~23\ = CARRY((\T80s|u0|SP\(11)) # (!\T80s|u0|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(11),
	datad => VCC,
	cin => \T80s|u0|Add7~21\,
	combout => \T80s|u0|Add7~22_combout\,
	cout => \T80s|u0|Add7~23\);

-- Location: LCCOMB_X26_Y20_N24
\T80s|u0|Add7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~24_combout\ = (\T80s|u0|SP\(12) & (!\T80s|u0|Add7~23\ & VCC)) # (!\T80s|u0|SP\(12) & (\T80s|u0|Add7~23\ $ (GND)))
-- \T80s|u0|Add7~25\ = CARRY((!\T80s|u0|SP\(12) & !\T80s|u0|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(12),
	datad => VCC,
	cin => \T80s|u0|Add7~23\,
	combout => \T80s|u0|Add7~24_combout\,
	cout => \T80s|u0|Add7~25\);

-- Location: LCCOMB_X26_Y20_N26
\T80s|u0|Add7~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~26_combout\ = (\T80s|u0|SP\(13) & ((\T80s|u0|Add7~25\) # (GND))) # (!\T80s|u0|SP\(13) & (!\T80s|u0|Add7~25\))
-- \T80s|u0|Add7~27\ = CARRY((\T80s|u0|SP\(13)) # (!\T80s|u0|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(13),
	datad => VCC,
	cin => \T80s|u0|Add7~25\,
	combout => \T80s|u0|Add7~26_combout\,
	cout => \T80s|u0|Add7~27\);

-- Location: LCCOMB_X26_Y20_N28
\T80s|u0|Add7~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~28_combout\ = (\T80s|u0|SP\(14) & (!\T80s|u0|Add7~27\ & VCC)) # (!\T80s|u0|SP\(14) & (\T80s|u0|Add7~27\ $ (GND)))
-- \T80s|u0|Add7~29\ = CARRY((!\T80s|u0|SP\(14) & !\T80s|u0|Add7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(14),
	datad => VCC,
	cin => \T80s|u0|Add7~27\,
	combout => \T80s|u0|Add7~28_combout\,
	cout => \T80s|u0|Add7~29\);

-- Location: LCCOMB_X26_Y19_N20
\T80s|u0|SP~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~33_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|Add7~28_combout\) # (\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & (\T80s|u0|Save_Mux[6]~5_combout\ & ((!\T80s|u0|SP[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Save_Mux[6]~5_combout\,
	datac => \T80s|u0|Add7~28_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~33_combout\);

-- Location: LCCOMB_X26_Y19_N2
\T80s|u0|SP~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~34_combout\ = (\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|SP~33_combout\ & (!\T80s|u0|Add6~28_combout\)) # (!\T80s|u0|SP~33_combout\ & ((!\T80s|u0|Regs|Mux33~4_combout\))))) # (!\T80s|u0|SP[9]~2_combout\ & (((!\T80s|u0|SP~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~28_combout\,
	datab => \T80s|u0|SP[9]~2_combout\,
	datac => \T80s|u0|Regs|Mux33~4_combout\,
	datad => \T80s|u0|SP~33_combout\,
	combout => \T80s|u0|SP~34_combout\);

-- Location: FF_X26_Y20_N15
\T80s|u0|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~34_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(14));

-- Location: LCCOMB_X26_Y20_N30
\T80s|u0|Add7~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add7~30_combout\ = \T80s|u0|Add7~29\ $ (!\T80s|u0|SP\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|SP\(15),
	cin => \T80s|u0|Add7~29\,
	combout => \T80s|u0|Add7~30_combout\);

-- Location: FF_X31_Y21_N5
\T80s|u0|Regs|RegsH[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[0][7]~q\);

-- Location: FF_X30_Y21_N7
\T80s|u0|Regs|RegsH[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][7]~q\);

-- Location: LCCOMB_X30_Y21_N6
\T80s|u0|Regs|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux0~2_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (((\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][7]~q\))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- (\T80s|u0|Regs|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][7]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[1][7]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux0~2_combout\);

-- Location: FF_X30_Y21_N19
\T80s|u0|Regs|RegsH[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[7]~11_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][7]~q\);

-- Location: FF_X31_Y21_N31
\T80s|u0|Regs|RegsH[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[2][7]~q\);

-- Location: LCCOMB_X31_Y21_N30
\T80s|u0|Regs|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux0~3_combout\ = (\T80s|u0|Regs|Mux0~2_combout\ & ((\T80s|u0|Regs|RegsH[3][7]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux0~2_combout\ & (((\T80s|u0|Regs|RegsH[2][7]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux0~2_combout\,
	datab => \T80s|u0|Regs|RegsH[3][7]~q\,
	datac => \T80s|u0|Regs|RegsH[2][7]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux0~3_combout\);

-- Location: LCCOMB_X32_Y19_N12
\T80s|u0|Regs|RegsH[4][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[4][7]~feeder_combout\ = \T80s|u0|RegDIH[7]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[7]~11_combout\,
	combout => \T80s|u0|Regs|RegsH[4][7]~feeder_combout\);

-- Location: FF_X32_Y19_N13
\T80s|u0|Regs|RegsH[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[4][7]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][7]~q\);

-- Location: FF_X31_Y19_N27
\T80s|u0|Regs|RegsH[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[6][7]~q\);

-- Location: LCCOMB_X31_Y19_N26
\T80s|u0|Regs|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux0~0_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & (((\T80s|u0|Regs|RegsH[6][7]~q\) # (\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsH[4][7]~q\ & ((!\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][7]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[6][7]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux0~0_combout\);

-- Location: FF_X31_Y20_N29
\T80s|u0|Regs|RegsH[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][7]~q\);

-- Location: LCCOMB_X31_Y20_N28
\T80s|u0|Regs|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux0~1_combout\ = (\T80s|u0|Regs|Mux0~0_combout\ & ((\T80s|u0|Regs|RegsH[7][7]~q\) # ((!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux0~0_combout\ & (((\T80s|u0|Regs|RegsH[5][7]~q\ & \T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][7]~q\,
	datab => \T80s|u0|Regs|Mux0~0_combout\,
	datac => \T80s|u0|Regs|RegsH[5][7]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y20_N14
\T80s|u0|Regs|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux0~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux0~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrA[2]~11_combout\,
	datac => \T80s|u0|Regs|Mux0~3_combout\,
	datad => \T80s|u0|Regs|Mux0~1_combout\,
	combout => \T80s|u0|Regs|Mux0~4_combout\);

-- Location: FF_X29_Y20_N29
\T80s|u0|RegBusA_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(15));

-- Location: LCCOMB_X29_Y20_N30
\T80s|u0|Add9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~30_combout\ = \T80s|u0|mcode|Mux274~4_combout\ $ (\T80s|u0|Add9~29\ $ (\T80s|u0|Regs|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => \T80s|u0|Regs|Mux0~4_combout\,
	cin => \T80s|u0|Add9~29\,
	combout => \T80s|u0|Add9~30_combout\);

-- Location: LCCOMB_X30_Y19_N2
\T80s|u0|RegDIH[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[7]~10_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|Add9~30_combout\) # (\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|RegBusA_r\(15) & ((!\T80s|u0|RegDIH[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegBusA_r\(15),
	datac => \T80s|u0|Add9~30_combout\,
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIH[7]~10_combout\);

-- Location: LCCOMB_X32_Y20_N4
\T80s|u0|Regs|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux16~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[6][7]~q\))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][7]~q\,
	datab => \T80s|u0|Regs|RegsH[6][7]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux16~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\T80s|u0|Regs|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux16~1_combout\ = (\T80s|u0|Regs|Mux16~0_combout\ & (((\T80s|u0|Regs|RegsH[7][7]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\))) # (!\T80s|u0|Regs|Mux16~0_combout\ & (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsH[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux16~0_combout\,
	datab => \T80s|u0|RegAddrB[0]~0_combout\,
	datac => \T80s|u0|Regs|RegsH[7][7]~q\,
	datad => \T80s|u0|Regs|RegsH[5][7]~q\,
	combout => \T80s|u0|Regs|Mux16~1_combout\);

-- Location: LCCOMB_X30_Y21_N10
\T80s|u0|Regs|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux16~2_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\) # ((\T80s|u0|Regs|RegsH[1][7]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[1][7]~q\,
	datad => \T80s|u0|Regs|RegsH[0][7]~q\,
	combout => \T80s|u0|Regs|Mux16~2_combout\);

-- Location: LCCOMB_X31_Y23_N12
\T80s|u0|Regs|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux16~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux16~2_combout\ & ((\T80s|u0|Regs|RegsH[3][7]~q\))) # (!\T80s|u0|Regs|Mux16~2_combout\ & (\T80s|u0|Regs|RegsH[2][7]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[2][7]~q\,
	datab => \T80s|u0|Regs|RegsH[3][7]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|Mux16~2_combout\,
	combout => \T80s|u0|Regs|Mux16~3_combout\);

-- Location: LCCOMB_X31_Y23_N18
\T80s|u0|Regs|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux16~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux16~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux16~1_combout\,
	datad => \T80s|u0|Regs|Mux16~3_combout\,
	combout => \T80s|u0|Regs|Mux16~4_combout\);

-- Location: LCCOMB_X30_Y21_N18
\T80s|u0|RegDIH[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[7]~11_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[7]~10_combout\ & ((\T80s|u0|Regs|Mux16~4_combout\))) # (!\T80s|u0|RegDIH[7]~10_combout\ & (\T80s|u0|Save_Mux[7]~3_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (\T80s|u0|RegDIH[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~0_combout\,
	datab => \T80s|u0|RegDIH[7]~10_combout\,
	datac => \T80s|u0|Save_Mux[7]~3_combout\,
	datad => \T80s|u0|Regs|Mux16~4_combout\,
	combout => \T80s|u0|RegDIH[7]~11_combout\);

-- Location: FF_X31_Y20_N23
\T80s|u0|Regs|RegsH[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[7]~11_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[7][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[7][7]~q\);

-- Location: LCCOMB_X31_Y23_N20
\T80s|u0|Regs|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux32~0_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsH[6][7]~q\)) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsH[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[6][7]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsH[4][7]~q\,
	combout => \T80s|u0|Regs|Mux32~0_combout\);

-- Location: LCCOMB_X31_Y23_N10
\T80s|u0|Regs|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux32~1_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|Mux32~0_combout\ & (\T80s|u0|Regs|RegsH[7][7]~q\)) # (!\T80s|u0|Regs|Mux32~0_combout\ & ((\T80s|u0|Regs|RegsH[5][7]~q\))))) # (!\T80s|u0|RegAddrC\(0) & 
-- (((\T80s|u0|Regs|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[7][7]~q\,
	datac => \T80s|u0|Regs|RegsH[5][7]~q\,
	datad => \T80s|u0|Regs|Mux32~0_combout\,
	combout => \T80s|u0|Regs|Mux32~1_combout\);

-- Location: LCCOMB_X30_Y21_N4
\T80s|u0|Regs|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux32~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][7]~q\))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][7]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[1][7]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux32~2_combout\);

-- Location: LCCOMB_X31_Y23_N0
\T80s|u0|Regs|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux32~3_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|Mux32~2_combout\ & (\T80s|u0|Regs|RegsH[3][7]~q\)) # (!\T80s|u0|Regs|Mux32~2_combout\ & ((\T80s|u0|Regs|RegsH[2][7]~q\))))) # (!\T80s|u0|RegAddrC\(1) & 
-- (((\T80s|u0|Regs|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsH[3][7]~q\,
	datac => \T80s|u0|Regs|RegsH[2][7]~q\,
	datad => \T80s|u0|Regs|Mux32~2_combout\,
	combout => \T80s|u0|Regs|Mux32~3_combout\);

-- Location: LCCOMB_X31_Y23_N30
\T80s|u0|Regs|Mux32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux32~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux32~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux32~1_combout\,
	datab => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux32~3_combout\,
	combout => \T80s|u0|Regs|Mux32~4_combout\);

-- Location: LCCOMB_X23_Y20_N14
\T80s|u0|SP~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~35_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|Regs|Mux32~4_combout\))) # (!\T80s|u0|SP[9]~2_combout\ & (\T80s|u0|Save_Mux[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Save_Mux[7]~3_combout\,
	datac => \T80s|u0|SP[9]~2_combout\,
	datad => \T80s|u0|Regs|Mux32~4_combout\,
	combout => \T80s|u0|SP~35_combout\);

-- Location: LCCOMB_X24_Y20_N30
\T80s|u0|Add6~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~30_combout\ = \T80s|u0|Add6~29\ $ (\T80s|u0|SP\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|SP\(15),
	cin => \T80s|u0|Add6~29\,
	combout => \T80s|u0|Add6~30_combout\);

-- Location: LCCOMB_X23_Y20_N24
\T80s|u0|SP~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~36_combout\ = (\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP~35_combout\ & ((!\T80s|u0|Add6~30_combout\))) # (!\T80s|u0|SP~35_combout\ & (!\T80s|u0|Add7~30_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & (((!\T80s|u0|SP~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Add7~30_combout\,
	datac => \T80s|u0|SP~35_combout\,
	datad => \T80s|u0|Add6~30_combout\,
	combout => \T80s|u0|SP~36_combout\);

-- Location: FF_X23_Y20_N25
\T80s|u0|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~36_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(15));

-- Location: LCCOMB_X23_Y17_N10
\T80s|u0|ACC~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~37_combout\ = (\T80s|u0|ACC[4]~20_combout\ & (((\T80s|u0|ACC[4]~19_combout\) # (\T80s|u0|ACC\(7))))) # (!\T80s|u0|ACC[4]~20_combout\ & (\T80s|u0|Save_Mux[7]~3_combout\ & (!\T80s|u0|ACC[4]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|Save_Mux[7]~3_combout\,
	datac => \T80s|u0|ACC[4]~19_combout\,
	datad => \T80s|u0|ACC\(7),
	combout => \T80s|u0|ACC~37_combout\);

-- Location: LCCOMB_X23_Y18_N2
\T80s|u0|I[7]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[7]~5_combout\ = !\T80s|u0|ACC\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(7),
	combout => \T80s|u0|I[7]~5_combout\);

-- Location: FF_X23_Y18_N3
\T80s|u0|I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[7]~5_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(7));

-- Location: LCCOMB_X23_Y20_N16
\T80s|u0|R[7]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[7]~25_combout\ = (\T80s|u0|R[6]~10_combout\ & (\T80s|u0|R\(7))) # (!\T80s|u0|R[6]~10_combout\ & ((!\T80s|u0|ACC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R[6]~10_combout\,
	datac => \T80s|u0|R\(7),
	datad => \T80s|u0|ACC\(7),
	combout => \T80s|u0|R[7]~25_combout\);

-- Location: FF_X23_Y20_N17
\T80s|u0|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[7]~25_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(7));

-- Location: LCCOMB_X23_Y18_N12
\T80s|u0|ACC~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~38_combout\ = (\T80s|u0|ACC~37_combout\ & (((\T80s|u0|R\(7)) # (!\T80s|u0|ACC[4]~19_combout\)))) # (!\T80s|u0|ACC~37_combout\ & (\T80s|u0|I\(7) & (\T80s|u0|ACC[4]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC~37_combout\,
	datab => \T80s|u0|I\(7),
	datac => \T80s|u0|ACC[4]~19_combout\,
	datad => \T80s|u0|R\(7),
	combout => \T80s|u0|ACC~38_combout\);

-- Location: LCCOMB_X29_Y18_N10
\T80s|u0|Ap[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Ap[7]~feeder_combout\ = \T80s|u0|ACC\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(7),
	combout => \T80s|u0|Ap[7]~feeder_combout\);

-- Location: FF_X29_Y18_N11
\T80s|u0|Ap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Ap[7]~feeder_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(7));

-- Location: LCCOMB_X29_Y18_N6
\T80s|u0|ACC~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~46_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(7)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~38_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (((!\T80s|u0|ACC~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|ACC~38_combout\,
	datad => \T80s|u0|Ap\(7),
	combout => \T80s|u0|ACC~46_combout\);

-- Location: FF_X29_Y18_N7
\T80s|u0|ACC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~46_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(7));

-- Location: LCCOMB_X28_Y20_N6
\T80s|u0|BusA~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~25_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA[5]~2_combout\) # (!\T80s|u0|SP\(7))))) # (!\T80s|u0|BusA[5]~3_combout\ & (!\T80s|u0|ACC\(7) & ((!\T80s|u0|BusA[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|ACC\(7),
	datac => \T80s|u0|SP\(7),
	datad => \T80s|u0|BusA[5]~2_combout\,
	combout => \T80s|u0|BusA~25_combout\);

-- Location: LCCOMB_X28_Y20_N4
\T80s|u0|BusA~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~26_combout\ = (\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|BusA~25_combout\ & (\T80s|u0|Regs|Mux8~4_combout\)) # (!\T80s|u0|BusA~25_combout\ & ((\T80s|u0|Regs|Mux0~4_combout\))))) # (!\T80s|u0|BusA[5]~2_combout\ & 
-- (((\T80s|u0|BusA~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux8~4_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|Regs|Mux0~4_combout\,
	datad => \T80s|u0|BusA~25_combout\,
	combout => \T80s|u0|BusA~26_combout\);

-- Location: LCCOMB_X28_Y20_N26
\T80s|u0|BusA~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~27_combout\ = (!\T80s|u0|BusA~9_combout\ & ((\T80s|u0|BusA[5]~6_combout\ & (!\T80s|u0|SP\(15))) # (!\T80s|u0|BusA[5]~6_combout\ & ((\T80s|u0|BusA~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~9_combout\,
	datab => \T80s|u0|SP\(15),
	datac => \T80s|u0|BusA~26_combout\,
	datad => \T80s|u0|BusA[5]~6_combout\,
	combout => \T80s|u0|BusA~27_combout\);

-- Location: LCCOMB_X28_Y19_N16
\T80s|u0|BusA~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~28_combout\ = (\T80s|u0|BusA~27_combout\) # ((\T80s|DI_Reg\(7) & \T80s|u0|BusA[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~27_combout\,
	datab => \T80s|DI_Reg\(7),
	datac => \T80s|u0|BusA[5]~8_combout\,
	combout => \T80s|u0|BusA~28_combout\);

-- Location: FF_X28_Y19_N17
\T80s|u0|BusA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(7));

-- Location: LCCOMB_X28_Y21_N14
\T80s|u0|alu|B_i~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~3_combout\ = \T80s|u0|ALU_Op_r\(1) $ (\T80s|u0|BusB\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|BusB\(6),
	combout => \T80s|u0|alu|B_i~3_combout\);

-- Location: LCCOMB_X27_Y20_N30
\T80s|u0|BusA~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~41_combout\ = (!\T80s|u0|mcode|Mux255~10_combout\ & (\T80s|u0|mcode|Mux253~4_combout\ & (\T80s|u0|mcode|Mux256~12_combout\ & !\T80s|u0|BusA~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~10_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datac => \T80s|u0|mcode|Mux256~12_combout\,
	datad => \T80s|u0|BusA~9_combout\,
	combout => \T80s|u0|BusA~41_combout\);

-- Location: LCCOMB_X27_Y20_N12
\T80s|u0|BusA~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~16_combout\ = (!\T80s|u0|BusA~9_combout\ & ((\T80s|u0|mcode|Mux255~10_combout\) # ((!\T80s|u0|mcode|Mux256~12_combout\) # (!\T80s|u0|mcode|Mux253~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux255~10_combout\,
	datab => \T80s|u0|mcode|Mux253~4_combout\,
	datac => \T80s|u0|mcode|Mux256~12_combout\,
	datad => \T80s|u0|BusA~9_combout\,
	combout => \T80s|u0|BusA~16_combout\);

-- Location: IOIBUF_X47_Y0_N22
\SDRAM_DQ[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(6),
	o => \SDRAM_DQ[6]~input_o\);

-- Location: M9K_X22_Y11_N0
\rom1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"DD8FA630CFC030F30FC300FC300FC33036DC0F033D0FC2C3F3F0C7F30FC4C3CF3CB7730B40B4B72D2D2E300B8E0F1D5D03F9F3FCDB00C0C0C0B04B4B4B4B0000CB2ECF3F143F9CB3DDF2F0700BD0073F3DFC81D0CC00D0D42D41D630303364C0F3340081F4458F1C0CB1C72DC790FA3DF7DFDF7F7DF7F7DFF2F0E72F8C300C2065FD0E70CCC1933E43C0CCFCC27E42427C72C2733007C1CE02E420C99730CD3FFFF037360197C3D95DC333C3F0D903333D5BDF7DC3C67CFCF7DF7F7DE03575FF7BDC0F00903F57F002D200CF06480300FCB8FC0C3C0CF41CB8031C030E00C7C4C15DE80350F030C7303C0FF1C0A03C333331C71D0C2F0CC330B1C700FCFF30C1",
	mem_init2 => X"C30EFFFC03F3FF300F0710F0FBFC0FD99545500054F62332F3CBCF2F3CB700803030770C7CF1CC08002333F213BC7F84F0D0300C3C031D0C003C0C0FF510C0FB304001D10CF14F1D8FF36706703F63635363602583CC45163D8D8D4D8C258FC40E427003C71C4130C30CCDC0033F3FC37353C3C0C1C1DC001FD070C0740C317030373F0B400CE003400C1DC7003F0C3333C1F7CCCB02C8C32C0B23CDEC002DC7C300BDFF1FC0BCC700FC3F81B0C30380818FC521DD0C32DC33DCC30F0C0C0F07630C233C7B03076DC38009671C8F3CFCBC32F0CFF0C3C87000832112C0C80713F703000CCCCDCF0CC4C7804C34F0D3E000081C33C379457FBF3F0FCB70C3CFC3",
	mem_init1 => X"C3CB3C38330B3C3C2CF0CFC2CF0F0F3C33C301C00C7030300B2FC32C32C32C3C0F00B0C3CB0CB0C72D08F5030C38BCFFD8F03C0F03D9D9F1D9C0D9F0C7D00967D32F34D9FF0B4F671D8F0BD800F63C7C3C0B03397330F3780CCC0FC33CCC3470CC30F0D0300D040C0C0CCB4CFCF0D9D80360301F0D8CF0F63672C33C700F2C7090C00CB86180FCF9CFB533D81F3630CFC60BC33E58F60FFD8C700500F272108405D8018D86180003C0140C70182CBC33CC2F30CC3C300860B603CBC3F0D0CC2433F6363CF960F2D818036360B0F2CBCCDF87C330CC8D44D0F07F0E0B0C035113F40570F30035032D80501071C02C30E030CF6180E30F0F0700C7C0F1F000033E",
	mem_init0 => X"0B618E2583CFC07D80116181CCC19F32C33F2E04733C0C7067C0C000CFC3CF510C0FF5D1C73331C03001F20001C203C42255A628619858596956655E65E655495254956578955255AA5695E5525495565795795E55579579554955E5569579794955A56954955E55795595A54957D0C018C207F1F50FD5D81A0FD4D451D4C7C30F9F1041F93D8CF730D01C80CF405155155055155054F231D06253244F60606060CCD818330CCC15CF50ECBF7CCBC02F01C29C1CB7D09FC70BC2C7F02C7F0C031FC3F333003FC037FF70F37FF45F1F373C1FC0BC2F407F0301C0CCC3CC3F904BB750F3F0F62431FDE5753F0F2C00C308C3DF0F2F0CCC0E79070B3CF302EF0B33",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../roms/level1_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "rom1:rom1|altsyncram:altsyncram_component|altsyncram_tda1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N4
\trs_glue|DI_CPU[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[6]~9_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (\SDRAM_DQ[6]~input_o\ & ((!\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & (((\rom1|altsyncram_component|auto_generated|q_a\(6)) # 
-- (\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SDRAM_DQ[6]~input_o\,
	datab => \trs_glue|DI_CPU[4]~3_combout\,
	datac => \rom1|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[6]~9_combout\);

-- Location: LCCOMB_X28_Y21_N0
\T80s|u0|alu|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux9~1_combout\ = (\T80s|u0|ALU_Op_r\(2) & !\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ALU_Op_r\(2),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux9~1_combout\);

-- Location: LCCOMB_X23_Y18_N4
\T80s|u0|I[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[2]~3_combout\ = !\T80s|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(2),
	combout => \T80s|u0|I[2]~3_combout\);

-- Location: FF_X23_Y18_N5
\T80s|u0|I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[2]~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(2));

-- Location: LCCOMB_X23_Y18_N20
\T80s|u0|ACC~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~27_combout\ = (\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC[4]~20_combout\) # ((\T80s|u0|I\(2))))) # (!\T80s|u0|ACC[4]~19_combout\ & (!\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|Save_Mux[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|ACC[4]~20_combout\,
	datac => \T80s|u0|I\(2),
	datad => \T80s|u0|Save_Mux[2]~1_combout\,
	combout => \T80s|u0|ACC~27_combout\);

-- Location: LCCOMB_X24_Y18_N10
\T80s|u0|ACC~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~28_combout\ = (\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC~27_combout\ & (\T80s|u0|R\(2))) # (!\T80s|u0|ACC~27_combout\ & ((\T80s|u0|ACC\(2)))))) # (!\T80s|u0|ACC[4]~20_combout\ & (\T80s|u0|ACC~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|ACC~27_combout\,
	datac => \T80s|u0|R\(2),
	datad => \T80s|u0|ACC\(2),
	combout => \T80s|u0|ACC~28_combout\);

-- Location: FF_X29_Y18_N23
\T80s|u0|Ap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|ACC\(2),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(2));

-- Location: LCCOMB_X29_Y18_N30
\T80s|u0|ACC~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~41_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(2)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~28_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (!\T80s|u0|ACC~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC~28_combout\,
	datac => \T80s|u0|Ap\(2),
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|ACC~41_combout\);

-- Location: FF_X29_Y18_N31
\T80s|u0|ACC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~41_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(2));

-- Location: LCCOMB_X28_Y19_N8
\T80s|u0|BusA~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~17_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (\T80s|u0|BusA[5]~2_combout\)) # (!\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA[5]~2_combout\ & (\T80s|u0|Regs|Mux5~4_combout\)) # (!\T80s|u0|BusA[5]~2_combout\ & ((!\T80s|u0|ACC\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|Regs|Mux5~4_combout\,
	datad => \T80s|u0|ACC\(2),
	combout => \T80s|u0|BusA~17_combout\);

-- Location: LCCOMB_X28_Y19_N6
\T80s|u0|BusA~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~18_combout\ = (\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA~17_combout\ & ((\T80s|u0|Regs|Mux13~4_combout\))) # (!\T80s|u0|BusA~17_combout\ & (!\T80s|u0|SP\(2))))) # (!\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|SP\(2),
	datac => \T80s|u0|BusA~17_combout\,
	datad => \T80s|u0|Regs|Mux13~4_combout\,
	combout => \T80s|u0|BusA~18_combout\);

-- Location: LCCOMB_X28_Y19_N28
\T80s|u0|BusA~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~19_combout\ = (\T80s|u0|BusA~18_combout\ & ((\T80s|u0|BusA~16_combout\) # ((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(2))))) # (!\T80s|u0|BusA~18_combout\ & (((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~18_combout\,
	datab => \T80s|u0|BusA~16_combout\,
	datac => \T80s|u0|BusA[5]~8_combout\,
	datad => \T80s|DI_Reg\(2),
	combout => \T80s|u0|BusA~19_combout\);

-- Location: LCCOMB_X25_Y21_N2
\T80s|u0|BusA~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~20_combout\ = (\T80s|u0|BusA~19_combout\) # ((\T80s|u0|BusA~41_combout\ & !\T80s|u0|SP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~41_combout\,
	datab => \T80s|u0|BusA~19_combout\,
	datad => \T80s|u0|SP\(10),
	combout => \T80s|u0|BusA~20_combout\);

-- Location: FF_X25_Y21_N3
\T80s|u0|BusA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(2));

-- Location: LCCOMB_X29_Y17_N4
\T80s|u0|alu|B_i~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~0_combout\ = \T80s|u0|BusB\(2) $ (\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(2),
	datac => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|B_i~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\T80s|u0|BusA~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~12_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA[5]~2_combout\) # (!\T80s|u0|SP\(1))))) # (!\T80s|u0|BusA[5]~3_combout\ & (!\T80s|u0|ACC\(1) & ((!\T80s|u0|BusA[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|ACC\(1),
	datac => \T80s|u0|SP\(1),
	datad => \T80s|u0|BusA[5]~2_combout\,
	combout => \T80s|u0|BusA~12_combout\);

-- Location: LCCOMB_X28_Y20_N0
\T80s|u0|BusA~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~13_combout\ = (\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|BusA~12_combout\ & ((\T80s|u0|Regs|Mux14~4_combout\))) # (!\T80s|u0|BusA~12_combout\ & (\T80s|u0|Regs|Mux6~4_combout\)))) # (!\T80s|u0|BusA[5]~2_combout\ & 
-- (((\T80s|u0|BusA~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux6~4_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|Regs|Mux14~4_combout\,
	datad => \T80s|u0|BusA~12_combout\,
	combout => \T80s|u0|BusA~13_combout\);

-- Location: LCCOMB_X28_Y20_N22
\T80s|u0|BusA~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~14_combout\ = (!\T80s|u0|BusA~9_combout\ & ((\T80s|u0|BusA[5]~6_combout\ & (!\T80s|u0|SP\(9))) # (!\T80s|u0|BusA[5]~6_combout\ & ((\T80s|u0|BusA~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~9_combout\,
	datab => \T80s|u0|BusA[5]~6_combout\,
	datac => \T80s|u0|SP\(9),
	datad => \T80s|u0|BusA~13_combout\,
	combout => \T80s|u0|BusA~14_combout\);

-- Location: LCCOMB_X28_Y19_N14
\T80s|u0|BusA~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~15_combout\ = (\T80s|u0|BusA~14_combout\) # ((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~14_combout\,
	datab => \T80s|u0|BusA[5]~8_combout\,
	datac => \T80s|DI_Reg\(1),
	combout => \T80s|u0|BusA~15_combout\);

-- Location: FF_X28_Y19_N15
\T80s|u0|BusA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(1));

-- Location: LCCOMB_X29_Y17_N30
\T80s|u0|alu|B_i~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~2_combout\ = \T80s|u0|ALU_Op_r\(1) $ (\T80s|u0|BusB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|alu|B_i~2_combout\);

-- Location: LCCOMB_X27_Y20_N18
\T80s|u0|BusA~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~21_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (\T80s|u0|BusA[5]~2_combout\)) # (!\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|Regs|Mux7~4_combout\))) # (!\T80s|u0|BusA[5]~2_combout\ & (!\T80s|u0|ACC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|ACC\(0),
	datad => \T80s|u0|Regs|Mux7~4_combout\,
	combout => \T80s|u0|BusA~21_combout\);

-- Location: LCCOMB_X27_Y20_N4
\T80s|u0|BusA~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~22_combout\ = (\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA~21_combout\ & ((\T80s|u0|Regs|Mux15~4_combout\))) # (!\T80s|u0|BusA~21_combout\ & (!\T80s|u0|SP\(0))))) # (!\T80s|u0|BusA[5]~3_combout\ & (\T80s|u0|BusA~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|BusA~21_combout\,
	datac => \T80s|u0|SP\(0),
	datad => \T80s|u0|Regs|Mux15~4_combout\,
	combout => \T80s|u0|BusA~22_combout\);

-- Location: LCCOMB_X27_Y20_N26
\T80s|u0|BusA~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~23_combout\ = (\T80s|u0|BusA~16_combout\ & ((\T80s|u0|BusA~22_combout\) # ((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(0))))) # (!\T80s|u0|BusA~16_combout\ & (\T80s|u0|BusA[5]~8_combout\ & ((\T80s|DI_Reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~16_combout\,
	datab => \T80s|u0|BusA[5]~8_combout\,
	datac => \T80s|u0|BusA~22_combout\,
	datad => \T80s|DI_Reg\(0),
	combout => \T80s|u0|BusA~23_combout\);

-- Location: LCCOMB_X25_Y21_N26
\T80s|u0|BusA~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~24_combout\ = (\T80s|u0|BusA~23_combout\) # ((!\T80s|u0|SP\(8) & \T80s|u0|BusA~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(8),
	datac => \T80s|u0|BusA~41_combout\,
	datad => \T80s|u0|BusA~23_combout\,
	combout => \T80s|u0|BusA~24_combout\);

-- Location: FF_X25_Y21_N27
\T80s|u0|BusA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(0));

-- Location: LCCOMB_X17_Y16_N22
\T80s|u0|mcode|Mux282~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux282~0_combout\ = (\T80s|u0|mcode|Mux61~13_combout\ & (\T80s|u0|alu|Q_t~222_combout\ & (\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux250~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux61~13_combout\,
	datab => \T80s|u0|alu|Q_t~222_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux250~0_combout\,
	combout => \T80s|u0|mcode|Mux282~0_combout\);

-- Location: LCCOMB_X28_Y14_N14
\T80s|u0|mcode|Mux238~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux238~3_combout\ = (\T80s|u0|IR\(0) & (!\T80s|u0|IR\(1) & (!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux264~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux264~2_combout\,
	combout => \T80s|u0|mcode|Mux238~3_combout\);

-- Location: LCCOMB_X27_Y15_N12
\T80s|u0|mcode|Mux282~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux282~1_combout\ = (\T80s|u0|mcode|Mux282~0_combout\) # ((\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux238~3_combout\ & \T80s|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux282~0_combout\,
	datac => \T80s|u0|mcode|Mux238~3_combout\,
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux282~1_combout\);

-- Location: FF_X27_Y15_N13
\T80s|u0|PreserveC_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|mcode|Mux282~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PreserveC_r~q\);

-- Location: LCCOMB_X26_Y23_N18
\T80s|u0|alu|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add2~0_combout\ = (\T80s|u0|BusA\(7) & ((\T80s|u0|alu|Add1~2_combout\) # (\T80s|u0|BusB\(7) $ (\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|BusA\(7) & (\T80s|u0|alu|Add1~2_combout\ & (\T80s|u0|BusB\(7) $ (\T80s|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datab => \T80s|u0|BusB\(7),
	datac => \T80s|u0|alu|Add1~2_combout\,
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Add2~0_combout\);

-- Location: LCCOMB_X26_Y23_N28
\T80s|u0|alu|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~7_combout\ = (\T80s|u0|ALU_Op_r\(2) & (\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|ALU_Op_r\(0) & !\T80s|u0|alu|Add2~0_combout\))) # (!\T80s|u0|ALU_Op_r\(2) & (\T80s|u0|ALU_Op_r\(1) $ (((\T80s|u0|alu|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(2),
	datab => \T80s|u0|ALU_Op_r\(1),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Add2~0_combout\,
	combout => \T80s|u0|alu|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y23_N4
\T80s|u0|alu|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~5_combout\ = (!\T80s|u0|F\(0) & ((\T80s|u0|ALU_Op_r\(2)) # ((\T80s|u0|ALU_Op_r\(1)) # (\T80s|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(2),
	datab => \T80s|u0|ALU_Op_r\(1),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|alu|Mux30~5_combout\);

-- Location: LCCOMB_X27_Y23_N14
\T80s|u0|BusA~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~33_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA[5]~2_combout\) # (!\T80s|u0|SP\(5))))) # (!\T80s|u0|BusA[5]~3_combout\ & (!\T80s|u0|ACC\(5) & ((!\T80s|u0|BusA[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC\(5),
	datab => \T80s|u0|BusA[5]~3_combout\,
	datac => \T80s|u0|SP\(5),
	datad => \T80s|u0|BusA[5]~2_combout\,
	combout => \T80s|u0|BusA~33_combout\);

-- Location: LCCOMB_X27_Y20_N14
\T80s|u0|BusA~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~34_combout\ = (\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|BusA~33_combout\ & (\T80s|u0|Regs|Mux10~4_combout\)) # (!\T80s|u0|BusA~33_combout\ & ((\T80s|u0|Regs|Mux2~4_combout\))))) # (!\T80s|u0|BusA[5]~2_combout\ & 
-- (((\T80s|u0|BusA~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux10~4_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|BusA~33_combout\,
	datad => \T80s|u0|Regs|Mux2~4_combout\,
	combout => \T80s|u0|BusA~34_combout\);

-- Location: LCCOMB_X27_Y20_N0
\T80s|u0|BusA~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~35_combout\ = (!\T80s|u0|BusA~9_combout\ & ((\T80s|u0|BusA[5]~6_combout\ & (!\T80s|u0|SP\(13))) # (!\T80s|u0|BusA[5]~6_combout\ & ((\T80s|u0|BusA~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~6_combout\,
	datab => \T80s|u0|SP\(13),
	datac => \T80s|u0|BusA~34_combout\,
	datad => \T80s|u0|BusA~9_combout\,
	combout => \T80s|u0|BusA~35_combout\);

-- Location: LCCOMB_X27_Y20_N22
\T80s|u0|BusA~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~36_combout\ = (\T80s|u0|BusA~35_combout\) # ((\T80s|DI_Reg\(5) & \T80s|u0|BusA[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(5),
	datab => \T80s|u0|BusA[5]~8_combout\,
	datad => \T80s|u0|BusA~35_combout\,
	combout => \T80s|u0|BusA~36_combout\);

-- Location: FF_X27_Y20_N23
\T80s|u0|BusA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(5));

-- Location: LCCOMB_X25_Y22_N4
\T80s|u0|alu|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|LessThan0~1_combout\ = (\T80s|u0|BusA\(6)) # ((\T80s|u0|BusA\(5) & !\T80s|u0|alu|process_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|alu|process_1~0_combout\,
	datad => \T80s|u0|BusA\(6),
	combout => \T80s|u0|alu|LessThan0~1_combout\);

-- Location: FF_X29_Y18_N19
\T80s|u0|Ap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|ACC\(4),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(4));

-- Location: LCCOMB_X23_Y18_N18
\T80s|u0|I[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[4]~7_combout\ = !\T80s|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(4),
	combout => \T80s|u0|I[4]~7_combout\);

-- Location: FF_X23_Y18_N19
\T80s|u0|I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[4]~7_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(4));

-- Location: LCCOMB_X23_Y18_N14
\T80s|u0|ACC~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~31_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC[4]~20_combout\) # (\T80s|u0|I\(4))))) # (!\T80s|u0|ACC[4]~19_combout\ & (\T80s|u0|Save_Mux[4]~13_combout\ & (!\T80s|u0|ACC[4]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|Save_Mux[4]~13_combout\,
	datac => \T80s|u0|ACC[4]~20_combout\,
	datad => \T80s|u0|I\(4),
	combout => \T80s|u0|ACC~31_combout\);

-- Location: LCCOMB_X24_Y18_N12
\T80s|u0|ACC~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~32_combout\ = (\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC~31_combout\ & (\T80s|u0|R\(4))) # (!\T80s|u0|ACC~31_combout\ & ((\T80s|u0|ACC\(4)))))) # (!\T80s|u0|ACC[4]~20_combout\ & (((\T80s|u0|ACC~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|R\(4),
	datac => \T80s|u0|ACC\(4),
	datad => \T80s|u0|ACC~31_combout\,
	combout => \T80s|u0|ACC~32_combout\);

-- Location: LCCOMB_X29_Y18_N8
\T80s|u0|ACC~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~43_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & (\T80s|u0|Ap\(4))) # (!\T80s|u0|ACC[4]~16_combout\ & ((!\T80s|u0|ACC~32_combout\))))) # (!\T80s|u0|ACC[4]~18_combout\ & (((!\T80s|u0|ACC~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|Ap\(4),
	datac => \T80s|u0|ACC~32_combout\,
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|ACC~43_combout\);

-- Location: FF_X29_Y18_N9
\T80s|u0|ACC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~43_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(4));

-- Location: LCCOMB_X27_Y23_N4
\T80s|u0|BusA~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~37_combout\ = (\T80s|u0|BusA[5]~2_combout\ & (((\T80s|u0|BusA[5]~3_combout\) # (\T80s|u0|Regs|Mux3~4_combout\)))) # (!\T80s|u0|BusA[5]~2_combout\ & (!\T80s|u0|ACC\(4) & (!\T80s|u0|BusA[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC\(4),
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|BusA[5]~3_combout\,
	datad => \T80s|u0|Regs|Mux3~4_combout\,
	combout => \T80s|u0|BusA~37_combout\);

-- Location: LCCOMB_X27_Y23_N10
\T80s|u0|BusA~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~38_combout\ = (\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA~37_combout\ & (\T80s|u0|Regs|Mux11~4_combout\)) # (!\T80s|u0|BusA~37_combout\ & ((!\T80s|u0|SP\(4)))))) # (!\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux11~4_combout\,
	datab => \T80s|u0|BusA[5]~3_combout\,
	datac => \T80s|u0|BusA~37_combout\,
	datad => \T80s|u0|SP\(4),
	combout => \T80s|u0|BusA~38_combout\);

-- Location: LCCOMB_X26_Y21_N6
\T80s|u0|BusA~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~39_combout\ = (\T80s|DI_Reg\(4) & ((\T80s|u0|BusA[5]~8_combout\) # ((\T80s|u0|BusA~16_combout\ & \T80s|u0|BusA~38_combout\)))) # (!\T80s|DI_Reg\(4) & (\T80s|u0|BusA~16_combout\ & ((\T80s|u0|BusA~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(4),
	datab => \T80s|u0|BusA~16_combout\,
	datac => \T80s|u0|BusA[5]~8_combout\,
	datad => \T80s|u0|BusA~38_combout\,
	combout => \T80s|u0|BusA~39_combout\);

-- Location: LCCOMB_X25_Y21_N18
\T80s|u0|BusA~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~40_combout\ = (\T80s|u0|BusA~39_combout\) # ((\T80s|u0|BusA~41_combout\ & !\T80s|u0|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~41_combout\,
	datac => \T80s|u0|SP\(12),
	datad => \T80s|u0|BusA~39_combout\,
	combout => \T80s|u0|BusA~40_combout\);

-- Location: FF_X25_Y21_N19
\T80s|u0|BusA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(4));

-- Location: LCCOMB_X25_Y22_N14
\T80s|u0|alu|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~0_combout\ = \T80s|u0|BusA\(1) $ (VCC)
-- \T80s|u0|alu|Add3~1\ = CARRY(\T80s|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(1),
	datad => VCC,
	combout => \T80s|u0|alu|Add3~0_combout\,
	cout => \T80s|u0|alu|Add3~1\);

-- Location: LCCOMB_X25_Y22_N16
\T80s|u0|alu|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~2_combout\ = (\T80s|u0|BusA\(2) & (\T80s|u0|alu|Add3~1\ & VCC)) # (!\T80s|u0|BusA\(2) & (!\T80s|u0|alu|Add3~1\))
-- \T80s|u0|alu|Add3~3\ = CARRY((!\T80s|u0|BusA\(2) & !\T80s|u0|alu|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(2),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~1\,
	combout => \T80s|u0|alu|Add3~2_combout\,
	cout => \T80s|u0|alu|Add3~3\);

-- Location: LCCOMB_X25_Y22_N18
\T80s|u0|alu|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~4_combout\ = (\T80s|u0|BusA\(3) & (\T80s|u0|alu|Add3~3\ $ (GND))) # (!\T80s|u0|BusA\(3) & (!\T80s|u0|alu|Add3~3\ & VCC))
-- \T80s|u0|alu|Add3~5\ = CARRY((\T80s|u0|BusA\(3) & !\T80s|u0|alu|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(3),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~3\,
	combout => \T80s|u0|alu|Add3~4_combout\,
	cout => \T80s|u0|alu|Add3~5\);

-- Location: LCCOMB_X25_Y22_N20
\T80s|u0|alu|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~6_combout\ = (\T80s|u0|BusA\(4) & (!\T80s|u0|alu|Add3~5\)) # (!\T80s|u0|BusA\(4) & ((\T80s|u0|alu|Add3~5\) # (GND)))
-- \T80s|u0|alu|Add3~7\ = CARRY((!\T80s|u0|alu|Add3~5\) # (!\T80s|u0|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(4),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~5\,
	combout => \T80s|u0|alu|Add3~6_combout\,
	cout => \T80s|u0|alu|Add3~7\);

-- Location: LCCOMB_X25_Y22_N22
\T80s|u0|alu|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~8_combout\ = (\T80s|u0|BusA\(5) & (\T80s|u0|alu|Add3~7\ $ (GND))) # (!\T80s|u0|BusA\(5) & (!\T80s|u0|alu|Add3~7\ & VCC))
-- \T80s|u0|alu|Add3~9\ = CARRY((\T80s|u0|BusA\(5) & !\T80s|u0|alu|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(5),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~7\,
	combout => \T80s|u0|alu|Add3~8_combout\,
	cout => \T80s|u0|alu|Add3~9\);

-- Location: LCCOMB_X25_Y22_N12
\T80s|u0|alu|DAA_Q~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q~2_combout\ = (\T80s|u0|alu|process_1~0_combout\ & (\T80s|u0|alu|Add3~8_combout\)) # (!\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|BusA\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add3~8_combout\,
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|alu|process_1~0_combout\,
	combout => \T80s|u0|alu|DAA_Q~2_combout\);

-- Location: LCCOMB_X25_Y22_N24
\T80s|u0|alu|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~10_combout\ = (\T80s|u0|BusA\(6) & (!\T80s|u0|alu|Add3~9\)) # (!\T80s|u0|BusA\(6) & ((\T80s|u0|alu|Add3~9\) # (GND)))
-- \T80s|u0|alu|Add3~11\ = CARRY((!\T80s|u0|alu|Add3~9\) # (!\T80s|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(6),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~9\,
	combout => \T80s|u0|alu|Add3~10_combout\,
	cout => \T80s|u0|alu|Add3~11\);

-- Location: LCCOMB_X25_Y22_N26
\T80s|u0|alu|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~12_combout\ = (\T80s|u0|BusA\(7) & (\T80s|u0|alu|Add3~11\ $ (GND))) # (!\T80s|u0|BusA\(7) & (!\T80s|u0|alu|Add3~11\ & VCC))
-- \T80s|u0|alu|Add3~13\ = CARRY((\T80s|u0|BusA\(7) & !\T80s|u0|alu|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datad => VCC,
	cin => \T80s|u0|alu|Add3~11\,
	combout => \T80s|u0|alu|Add3~12_combout\,
	cout => \T80s|u0|alu|Add3~13\);

-- Location: LCCOMB_X25_Y22_N28
\T80s|u0|alu|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add3~14_combout\ = \T80s|u0|alu|Add3~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \T80s|u0|alu|Add3~13\,
	combout => \T80s|u0|alu|Add3~14_combout\);

-- Location: LCCOMB_X25_Y22_N2
\T80s|u0|alu|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|LessThan0~0_combout\ = (\T80s|u0|alu|Add3~14_combout\) # ((\T80s|u0|alu|Add3~12_combout\ & ((\T80s|u0|alu|DAA_Q~2_combout\) # (\T80s|u0|alu|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q~2_combout\,
	datab => \T80s|u0|alu|Add3~10_combout\,
	datac => \T80s|u0|alu|Add3~12_combout\,
	datad => \T80s|u0|alu|Add3~14_combout\,
	combout => \T80s|u0|alu|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y22_N30
\T80s|u0|alu|LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|LessThan0~2_combout\ = (\T80s|u0|alu|process_1~0_combout\ & (((\T80s|u0|alu|LessThan0~0_combout\)))) # (!\T80s|u0|alu|process_1~0_combout\ & (\T80s|u0|BusA\(7) & (\T80s|u0|alu|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datab => \T80s|u0|alu|LessThan0~1_combout\,
	datac => \T80s|u0|alu|process_1~0_combout\,
	datad => \T80s|u0|alu|LessThan0~0_combout\,
	combout => \T80s|u0|alu|LessThan0~2_combout\);

-- Location: LCCOMB_X25_Y21_N4
\T80s|u0|alu|LessThan3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|LessThan3~0_combout\ = (\T80s|u0|BusA\(3) & (\T80s|u0|BusA\(4) & ((\T80s|u0|BusA\(1)) # (\T80s|u0|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(1),
	datab => \T80s|u0|BusA\(2),
	datac => \T80s|u0|BusA\(3),
	datad => \T80s|u0|BusA\(4),
	combout => \T80s|u0|alu|LessThan3~0_combout\);

-- Location: LCCOMB_X25_Y21_N22
\T80s|u0|alu|LessThan3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|LessThan3~1_combout\ = (\T80s|u0|BusA\(7) & ((\T80s|u0|BusA\(5)) # ((\T80s|u0|alu|LessThan3~0_combout\) # (\T80s|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(5),
	datab => \T80s|u0|alu|LessThan3~0_combout\,
	datac => \T80s|u0|BusA\(7),
	datad => \T80s|u0|BusA\(6),
	combout => \T80s|u0|alu|LessThan3~1_combout\);

-- Location: LCCOMB_X25_Y19_N18
\T80s|u0|F~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~47_combout\ = (\T80s|u0|ALU_Op_r\(3) & (!\T80s|u0|F\(1) & (\T80s|u0|ALU_Op_r\(1) $ (!\T80s|u0|alu|Mux9~0_combout\)))) # (!\T80s|u0|ALU_Op_r\(3) & (((\T80s|u0|ALU_Op_r\(1) & \T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Mux9~0_combout\,
	combout => \T80s|u0|F~47_combout\);

-- Location: FF_X27_Y15_N31
\T80s|u0|Fp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(1),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(1));

-- Location: LCCOMB_X26_Y15_N12
\T80s|u0|mcode|Mux101~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux101~2_combout\ = (\T80s|u0|Equal4~4_combout\ & (\T80s|u0|Equal4~5_combout\ & (\T80s|u0|Equal3~0_combout\ & \T80s|u0|mcode|Mux101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~4_combout\,
	datab => \T80s|u0|Equal4~5_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|mcode|Mux101~1_combout\,
	combout => \T80s|u0|mcode|Mux101~2_combout\);

-- Location: LCCOMB_X26_Y15_N10
\T80s|u0|F[3]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~43_combout\ = (!\T80s|u0|mcode|Mux101~2_combout\ & (((\T80s|u0|IR\(6)) # (!\T80s|u0|mcode|Mux102~0_combout\)) # (!\T80s|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux101~2_combout\,
	datab => \T80s|u0|Equal4~1_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux102~0_combout\,
	combout => \T80s|u0|F[3]~43_combout\);

-- Location: LCCOMB_X27_Y15_N30
\T80s|u0|F~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~44_combout\ = (\T80s|u0|ACC[4]~16_combout\ & (((\T80s|u0|Fp\(1))))) # (!\T80s|u0|ACC[4]~16_combout\ & (\T80s|u0|mcode|Mux258~0_combout\ & ((!\T80s|u0|F[3]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~0_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|Fp\(1),
	datad => \T80s|u0|F[3]~43_combout\,
	combout => \T80s|u0|F~44_combout\);

-- Location: LCCOMB_X27_Y15_N24
\T80s|u0|F~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~45_combout\ = (\T80s|u0|ACC[4]~16_combout\) # ((\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|F~44_combout\) # (\T80s|u0|F~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|F~44_combout\,
	datad => \T80s|u0|F~73_combout\,
	combout => \T80s|u0|F~45_combout\);

-- Location: LCCOMB_X27_Y15_N26
\T80s|u0|F~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~46_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|F~45_combout\ & ((!\T80s|u0|F~44_combout\))) # (!\T80s|u0|F~45_combout\ & (!\T80s|u0|F\(1))))) # (!\T80s|u0|process_0~1_combout\ & (!\T80s|u0|F\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|F\(1),
	datac => \T80s|u0|F~44_combout\,
	datad => \T80s|u0|F~45_combout\,
	combout => \T80s|u0|F~46_combout\);

-- Location: LCCOMB_X21_Y19_N16
\T80s|u0|process_0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~6_combout\ = (\T80s|u0|Equal0~2_combout\ & (\T80s|u0|process_0~3_combout\ & (\T80s|u0|process_0~5_combout\ & \T80s|u0|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|process_0~5_combout\,
	datad => \T80s|u0|process_0~4_combout\,
	combout => \T80s|u0|process_0~6_combout\);

-- Location: LCCOMB_X27_Y16_N12
\T80s|u0|mcode|Mux234~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux234~2_combout\ = (!\T80s|u0|IR\(6) & (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux264~2_combout\ & !\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux264~2_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux234~2_combout\);

-- Location: LCCOMB_X27_Y16_N8
\T80s|u0|F[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~30_combout\ = (!\T80s|u0|F~13_combout\ & (((!\T80s|u0|mcode|Mux234~2_combout\) # (!\T80s|u0|process_0~8_combout\)) # (!\T80s|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal2~0_combout\,
	datab => \T80s|u0|process_0~8_combout\,
	datac => \T80s|u0|F~13_combout\,
	datad => \T80s|u0|mcode|Mux234~2_combout\,
	combout => \T80s|u0|F[3]~30_combout\);

-- Location: LCCOMB_X25_Y19_N16
\T80s|u0|F~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~31_combout\ = (!\T80s|u0|process_0~6_combout\ & \T80s|u0|F[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~6_combout\,
	datac => \T80s|u0|F[3]~30_combout\,
	combout => \T80s|u0|F~31_combout\);

-- Location: LCCOMB_X25_Y19_N28
\T80s|u0|F~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~48_combout\ = (\T80s|u0|F~31_combout\ & ((\T80s|u0|process_0~2_combout\ & ((\T80s|u0|F~46_combout\))) # (!\T80s|u0|process_0~2_combout\ & (\T80s|u0|F~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~2_combout\,
	datab => \T80s|u0|F~47_combout\,
	datac => \T80s|u0|F~46_combout\,
	datad => \T80s|u0|F~31_combout\,
	combout => \T80s|u0|F~48_combout\);

-- Location: LCCOMB_X25_Y19_N12
\T80s|u0|F~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~49_combout\ = (!\T80s|u0|F~48_combout\ & ((!\T80s|u0|Save_Mux[1]~9_combout\) # (!\T80s|u0|F~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|F~13_combout\,
	datac => \T80s|u0|Save_Mux[1]~9_combout\,
	datad => \T80s|u0|F~48_combout\,
	combout => \T80s|u0|F~49_combout\);

-- Location: FF_X25_Y19_N13
\T80s|u0|F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~49_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(1));

-- Location: LCCOMB_X23_Y22_N18
\T80s|u0|alu|DAA_Q[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[6]~15_combout\ = (\T80s|u0|F\(1) & (\T80s|u0|alu|LessThan0~2_combout\)) # (!\T80s|u0|F\(1) & ((\T80s|u0|alu|LessThan3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|LessThan0~2_combout\,
	datac => \T80s|u0|alu|LessThan3~1_combout\,
	datad => \T80s|u0|F\(1),
	combout => \T80s|u0|alu|DAA_Q[6]~15_combout\);

-- Location: LCCOMB_X23_Y18_N22
\T80s|u0|alu|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~12_combout\ = (\T80s|u0|F\(1) & \T80s|u0|alu|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|F\(1),
	datad => \T80s|u0|alu|process_1~0_combout\,
	combout => \T80s|u0|alu|Add4~12_combout\);

-- Location: LCCOMB_X24_Y22_N16
\T80s|u0|alu|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~0_combout\ = \T80s|u0|BusA\(1) $ (VCC)
-- \T80s|u0|alu|Add5~1\ = CARRY(\T80s|u0|BusA\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(1),
	datad => VCC,
	combout => \T80s|u0|alu|Add5~0_combout\,
	cout => \T80s|u0|alu|Add5~1\);

-- Location: LCCOMB_X24_Y22_N18
\T80s|u0|alu|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~2_combout\ = (\T80s|u0|BusA\(2) & (!\T80s|u0|alu|Add5~1\)) # (!\T80s|u0|BusA\(2) & ((\T80s|u0|alu|Add5~1\) # (GND)))
-- \T80s|u0|alu|Add5~3\ = CARRY((!\T80s|u0|alu|Add5~1\) # (!\T80s|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(2),
	datad => VCC,
	cin => \T80s|u0|alu|Add5~1\,
	combout => \T80s|u0|alu|Add5~2_combout\,
	cout => \T80s|u0|alu|Add5~3\);

-- Location: LCCOMB_X24_Y22_N20
\T80s|u0|alu|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~4_combout\ = (\T80s|u0|BusA\(3) & ((GND) # (!\T80s|u0|alu|Add5~3\))) # (!\T80s|u0|BusA\(3) & (\T80s|u0|alu|Add5~3\ $ (GND)))
-- \T80s|u0|alu|Add5~5\ = CARRY((\T80s|u0|BusA\(3)) # (!\T80s|u0|alu|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(3),
	datad => VCC,
	cin => \T80s|u0|alu|Add5~3\,
	combout => \T80s|u0|alu|Add5~4_combout\,
	cout => \T80s|u0|alu|Add5~5\);

-- Location: LCCOMB_X24_Y22_N22
\T80s|u0|alu|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~6_combout\ = (\T80s|u0|BusA\(4) & (\T80s|u0|alu|Add5~5\ & VCC)) # (!\T80s|u0|BusA\(4) & (!\T80s|u0|alu|Add5~5\))
-- \T80s|u0|alu|Add5~7\ = CARRY((!\T80s|u0|BusA\(4) & !\T80s|u0|alu|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(4),
	datad => VCC,
	cin => \T80s|u0|alu|Add5~5\,
	combout => \T80s|u0|alu|Add5~6_combout\,
	cout => \T80s|u0|alu|Add5~7\);

-- Location: LCCOMB_X24_Y22_N24
\T80s|u0|alu|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~8_combout\ = (\T80s|u0|BusA\(5) & ((GND) # (!\T80s|u0|alu|Add5~7\))) # (!\T80s|u0|BusA\(5) & (\T80s|u0|alu|Add5~7\ $ (GND)))
-- \T80s|u0|alu|Add5~9\ = CARRY((\T80s|u0|BusA\(5)) # (!\T80s|u0|alu|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(5),
	datad => VCC,
	cin => \T80s|u0|alu|Add5~7\,
	combout => \T80s|u0|alu|Add5~8_combout\,
	cout => \T80s|u0|alu|Add5~9\);

-- Location: LCCOMB_X24_Y22_N26
\T80s|u0|alu|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~10_combout\ = (\T80s|u0|BusA\(6) & (\T80s|u0|alu|Add5~9\ & VCC)) # (!\T80s|u0|BusA\(6) & (!\T80s|u0|alu|Add5~9\))
-- \T80s|u0|alu|Add5~11\ = CARRY((!\T80s|u0|BusA\(6) & !\T80s|u0|alu|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(6),
	datad => VCC,
	cin => \T80s|u0|alu|Add5~9\,
	combout => \T80s|u0|alu|Add5~10_combout\,
	cout => \T80s|u0|alu|Add5~11\);

-- Location: LCCOMB_X24_Y22_N28
\T80s|u0|alu|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add5~12_combout\ = \T80s|u0|BusA\(7) $ (\T80s|u0|alu|Add5~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	cin => \T80s|u0|alu|Add5~11\,
	combout => \T80s|u0|alu|Add5~12_combout\);

-- Location: LCCOMB_X25_Y22_N8
\T80s|u0|alu|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~0_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & (\T80s|u0|alu|Add3~12_combout\)) # (!\T80s|u0|F\(1) & ((\T80s|u0|alu|Add5~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|alu|Add3~12_combout\,
	datad => \T80s|u0|alu|Add5~12_combout\,
	combout => \T80s|u0|alu|Add4~0_combout\);

-- Location: LCCOMB_X25_Y22_N10
\T80s|u0|alu|Add4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~1_combout\ = (\T80s|u0|alu|Add4~0_combout\) # ((\T80s|u0|BusA\(7) & !\T80s|u0|alu|process_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datab => \T80s|u0|alu|Add4~0_combout\,
	datac => \T80s|u0|alu|process_1~0_combout\,
	combout => \T80s|u0|alu|Add4~1_combout\);

-- Location: LCCOMB_X24_Y22_N0
\T80s|u0|alu|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~2_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & ((\T80s|u0|alu|Add3~10_combout\))) # (!\T80s|u0|F\(1) & (\T80s|u0|alu|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add5~10_combout\,
	datab => \T80s|u0|alu|Add3~10_combout\,
	datac => \T80s|u0|F\(1),
	datad => \T80s|u0|alu|process_1~0_combout\,
	combout => \T80s|u0|alu|Add4~2_combout\);

-- Location: LCCOMB_X24_Y22_N14
\T80s|u0|alu|Add4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~3_combout\ = (\T80s|u0|alu|Add4~2_combout\) # ((!\T80s|u0|alu|process_1~0_combout\ & \T80s|u0|BusA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|BusA\(6),
	datad => \T80s|u0|alu|Add4~2_combout\,
	combout => \T80s|u0|alu|Add4~3_combout\);

-- Location: LCCOMB_X24_Y22_N8
\T80s|u0|alu|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~4_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & ((\T80s|u0|alu|Add3~8_combout\))) # (!\T80s|u0|F\(1) & (\T80s|u0|alu|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datab => \T80s|u0|alu|Add5~8_combout\,
	datac => \T80s|u0|F\(1),
	datad => \T80s|u0|alu|Add3~8_combout\,
	combout => \T80s|u0|alu|Add4~4_combout\);

-- Location: LCCOMB_X24_Y22_N6
\T80s|u0|alu|Add4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~5_combout\ = (\T80s|u0|alu|Add4~4_combout\) # ((!\T80s|u0|alu|process_1~0_combout\ & \T80s|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|alu|Add4~4_combout\,
	datad => \T80s|u0|BusA\(5),
	combout => \T80s|u0|alu|Add4~5_combout\);

-- Location: LCCOMB_X23_Y22_N20
\T80s|u0|alu|Add4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~7_cout\ = CARRY(\T80s|u0|alu|Add4~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add4~5_combout\,
	datad => VCC,
	cout => \T80s|u0|alu|Add4~7_cout\);

-- Location: LCCOMB_X23_Y22_N22
\T80s|u0|alu|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~8_combout\ = (\T80s|u0|F\(1) & ((\T80s|u0|alu|Add4~3_combout\ & (\T80s|u0|alu|Add4~7_cout\ & VCC)) # (!\T80s|u0|alu|Add4~3_combout\ & (!\T80s|u0|alu|Add4~7_cout\)))) # (!\T80s|u0|F\(1) & ((\T80s|u0|alu|Add4~3_combout\ & 
-- (!\T80s|u0|alu|Add4~7_cout\)) # (!\T80s|u0|alu|Add4~3_combout\ & ((\T80s|u0|alu|Add4~7_cout\) # (GND)))))
-- \T80s|u0|alu|Add4~9\ = CARRY((\T80s|u0|F\(1) & (!\T80s|u0|alu|Add4~3_combout\ & !\T80s|u0|alu|Add4~7_cout\)) # (!\T80s|u0|F\(1) & ((!\T80s|u0|alu|Add4~7_cout\) # (!\T80s|u0|alu|Add4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|alu|Add4~3_combout\,
	datad => VCC,
	cin => \T80s|u0|alu|Add4~7_cout\,
	combout => \T80s|u0|alu|Add4~8_combout\,
	cout => \T80s|u0|alu|Add4~9\);

-- Location: LCCOMB_X23_Y22_N24
\T80s|u0|alu|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~10_combout\ = ((\T80s|u0|alu|Add4~1_combout\ $ (\T80s|u0|F\(1) $ (\T80s|u0|alu|Add4~9\)))) # (GND)
-- \T80s|u0|alu|Add4~11\ = CARRY((\T80s|u0|alu|Add4~1_combout\ & ((!\T80s|u0|alu|Add4~9\) # (!\T80s|u0|F\(1)))) # (!\T80s|u0|alu|Add4~1_combout\ & (!\T80s|u0|F\(1) & !\T80s|u0|alu|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add4~1_combout\,
	datab => \T80s|u0|F\(1),
	datad => VCC,
	cin => \T80s|u0|alu|Add4~9\,
	combout => \T80s|u0|alu|Add4~10_combout\,
	cout => \T80s|u0|alu|Add4~11\);

-- Location: LCCOMB_X23_Y22_N26
\T80s|u0|alu|Add4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add4~13_combout\ = \T80s|u0|alu|Add4~11\ $ (((\T80s|u0|alu|Add3~14_combout\ & \T80s|u0|alu|Add4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add3~14_combout\,
	datad => \T80s|u0|alu|Add4~12_combout\,
	cin => \T80s|u0|alu|Add4~11\,
	combout => \T80s|u0|alu|Add4~13_combout\);

-- Location: LCCOMB_X25_Y21_N10
\T80s|u0|alu|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~2_combout\ = (!\T80s|u0|ALU_Op_r\(2) & ((\T80s|u0|IR\(3) & (\T80s|u0|BusA\(0))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(0),
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|BusA\(7),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Mux30~2_combout\);

-- Location: LCCOMB_X26_Y23_N8
\T80s|u0|alu|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~3_combout\ = (\T80s|u0|alu|Mux30~2_combout\) # ((\T80s|u0|alu|DAA_Q[6]~15_combout\ & (\T80s|u0|ALU_Op_r\(2) & \T80s|u0|alu|Add4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[6]~15_combout\,
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|alu|Add4~13_combout\,
	datad => \T80s|u0|alu|Mux30~2_combout\,
	combout => \T80s|u0|alu|Mux30~3_combout\);

-- Location: LCCOMB_X26_Y23_N2
\T80s|u0|alu|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~4_combout\ = (\T80s|u0|alu|Mux30~3_combout\ & (!\T80s|u0|ALU_Op_r\(0) & !\T80s|u0|ALU_Op_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|Mux30~3_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux30~4_combout\);

-- Location: LCCOMB_X26_Y23_N30
\T80s|u0|alu|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux30~6_combout\ = (\T80s|u0|ALU_Op_r\(3) & (((\T80s|u0|alu|Mux30~5_combout\) # (\T80s|u0|alu|Mux30~4_combout\)))) # (!\T80s|u0|ALU_Op_r\(3) & (\T80s|u0|alu|Mux30~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datab => \T80s|u0|alu|Mux30~7_combout\,
	datac => \T80s|u0|alu|Mux30~5_combout\,
	datad => \T80s|u0|alu|Mux30~4_combout\,
	combout => \T80s|u0|alu|Mux30~6_combout\);

-- Location: FF_X27_Y15_N23
\T80s|u0|Fp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(0),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(0));

-- Location: LCCOMB_X26_Y15_N16
\T80s|u0|mcode|Mux289~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux289~0_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|Equal4~1_combout\ & (\T80s|u0|mcode|Mux258~0_combout\ & \T80s|u0|mcode|Mux102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|Equal4~1_combout\,
	datac => \T80s|u0|mcode|Mux258~0_combout\,
	datad => \T80s|u0|mcode|Mux102~0_combout\,
	combout => \T80s|u0|mcode|Mux289~0_combout\);

-- Location: LCCOMB_X26_Y15_N22
\T80s|u0|mcode|Mux288~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux288~0_combout\ = (\T80s|u0|Equal4~4_combout\ & (\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|Equal4~5_combout\ & \T80s|u0|mcode|Mux101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~4_combout\,
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|Equal4~5_combout\,
	datad => \T80s|u0|mcode|Mux101~0_combout\,
	combout => \T80s|u0|mcode|Mux288~0_combout\);

-- Location: LCCOMB_X27_Y15_N28
\T80s|u0|F~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~25_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|mcode|Mux289~0_combout\ & (\T80s|u0|F\(0))) # (!\T80s|u0|mcode|Mux289~0_combout\ & ((\T80s|u0|mcode|Mux288~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|F\(0),
	datac => \T80s|u0|mcode|Mux289~0_combout\,
	datad => \T80s|u0|mcode|Mux288~0_combout\,
	combout => \T80s|u0|F~25_combout\);

-- Location: LCCOMB_X27_Y15_N18
\T80s|u0|F~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~26_combout\ = \T80s|u0|F\(0) $ (((\T80s|u0|process_0~1_combout\ & \T80s|u0|F~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|F\(0),
	datad => \T80s|u0|F~25_combout\,
	combout => \T80s|u0|F~26_combout\);

-- Location: LCCOMB_X27_Y15_N22
\T80s|u0|F~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~27_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|Fp\(0))) # (!\T80s|u0|ACC[4]~16_combout\ & ((!\T80s|u0|F~26_combout\))))) # (!\T80s|u0|process_0~1_combout\ & (((!\T80s|u0|F~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|Fp\(0),
	datad => \T80s|u0|F~26_combout\,
	combout => \T80s|u0|F~27_combout\);

-- Location: LCCOMB_X27_Y15_N2
\T80s|u0|F~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~28_combout\ = (\T80s|u0|PreserveC_r~q\ & (((\T80s|u0|F~27_combout\)))) # (!\T80s|u0|PreserveC_r~q\ & ((\T80s|u0|process_0~2_combout\ & ((\T80s|u0|F~27_combout\))) # (!\T80s|u0|process_0~2_combout\ & (\T80s|u0|alu|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PreserveC_r~q\,
	datab => \T80s|u0|alu|Mux30~6_combout\,
	datac => \T80s|u0|F~27_combout\,
	datad => \T80s|u0|process_0~2_combout\,
	combout => \T80s|u0|F~28_combout\);

-- Location: LCCOMB_X26_Y19_N16
\T80s|u0|F~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~29_combout\ = (\T80s|u0|F~13_combout\ & (!\T80s|u0|Save_Mux[0]~7_combout\)) # (!\T80s|u0|F~13_combout\ & ((!\T80s|u0|F~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Save_Mux[0]~7_combout\,
	datac => \T80s|u0|F~13_combout\,
	datad => \T80s|u0|F~28_combout\,
	combout => \T80s|u0|F~29_combout\);

-- Location: FF_X26_Y19_N17
\T80s|u0|F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~29_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(0));

-- Location: LCCOMB_X26_Y23_N6
\T80s|u0|alu|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|comb~0_combout\ = (!\T80s|u0|ALU_Op_r\(2) & (\T80s|u0|ALU_Op_r\(0) & !\T80s|u0|F\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|alu|comb~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\T80s|u0|alu|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add0~1_cout\ = CARRY(\T80s|u0|ALU_Op_r\(1) $ (\T80s|u0|alu|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|alu|comb~0_combout\,
	datad => VCC,
	cout => \T80s|u0|alu|Add0~1_cout\);

-- Location: LCCOMB_X29_Y17_N8
\T80s|u0|alu|Q_v[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[0]~0_combout\ = (\T80s|u0|alu|B_i~2_combout\ & ((\T80s|u0|BusA\(0) & (\T80s|u0|alu|Add0~1_cout\ & VCC)) # (!\T80s|u0|BusA\(0) & (!\T80s|u0|alu|Add0~1_cout\)))) # (!\T80s|u0|alu|B_i~2_combout\ & ((\T80s|u0|BusA\(0) & 
-- (!\T80s|u0|alu|Add0~1_cout\)) # (!\T80s|u0|BusA\(0) & ((\T80s|u0|alu|Add0~1_cout\) # (GND)))))
-- \T80s|u0|alu|Q_v[0]~1\ = CARRY((\T80s|u0|alu|B_i~2_combout\ & (!\T80s|u0|BusA\(0) & !\T80s|u0|alu|Add0~1_cout\)) # (!\T80s|u0|alu|B_i~2_combout\ & ((!\T80s|u0|alu|Add0~1_cout\) # (!\T80s|u0|BusA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~2_combout\,
	datab => \T80s|u0|BusA\(0),
	datad => VCC,
	cin => \T80s|u0|alu|Add0~1_cout\,
	combout => \T80s|u0|alu|Q_v[0]~0_combout\,
	cout => \T80s|u0|alu|Q_v[0]~1\);

-- Location: LCCOMB_X29_Y17_N10
\T80s|u0|alu|Q_v[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[1]~2_combout\ = ((\T80s|u0|alu|B_i~1_combout\ $ (\T80s|u0|BusA\(1) $ (!\T80s|u0|alu|Q_v[0]~1\)))) # (GND)
-- \T80s|u0|alu|Q_v[1]~3\ = CARRY((\T80s|u0|alu|B_i~1_combout\ & ((\T80s|u0|BusA\(1)) # (!\T80s|u0|alu|Q_v[0]~1\))) # (!\T80s|u0|alu|B_i~1_combout\ & (\T80s|u0|BusA\(1) & !\T80s|u0|alu|Q_v[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~1_combout\,
	datab => \T80s|u0|BusA\(1),
	datad => VCC,
	cin => \T80s|u0|alu|Q_v[0]~1\,
	combout => \T80s|u0|alu|Q_v[1]~2_combout\,
	cout => \T80s|u0|alu|Q_v[1]~3\);

-- Location: LCCOMB_X29_Y17_N12
\T80s|u0|alu|Q_v[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[2]~4_combout\ = (\T80s|u0|BusA\(2) & ((\T80s|u0|alu|B_i~0_combout\ & (\T80s|u0|alu|Q_v[1]~3\ & VCC)) # (!\T80s|u0|alu|B_i~0_combout\ & (!\T80s|u0|alu|Q_v[1]~3\)))) # (!\T80s|u0|BusA\(2) & ((\T80s|u0|alu|B_i~0_combout\ & 
-- (!\T80s|u0|alu|Q_v[1]~3\)) # (!\T80s|u0|alu|B_i~0_combout\ & ((\T80s|u0|alu|Q_v[1]~3\) # (GND)))))
-- \T80s|u0|alu|Q_v[2]~5\ = CARRY((\T80s|u0|BusA\(2) & (!\T80s|u0|alu|B_i~0_combout\ & !\T80s|u0|alu|Q_v[1]~3\)) # (!\T80s|u0|BusA\(2) & ((!\T80s|u0|alu|Q_v[1]~3\) # (!\T80s|u0|alu|B_i~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(2),
	datab => \T80s|u0|alu|B_i~0_combout\,
	datad => VCC,
	cin => \T80s|u0|alu|Q_v[1]~3\,
	combout => \T80s|u0|alu|Q_v[2]~4_combout\,
	cout => \T80s|u0|alu|Q_v[2]~5\);

-- Location: LCCOMB_X29_Y17_N24
\T80s|u0|alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux13~0_combout\ = (\T80s|u0|alu|Mux9~1_combout\ & (((\T80s|u0|BusB\(2))))) # (!\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|alu|Q_v[2]~4_combout\))) # (!\T80s|u0|alu|Mux9~0_combout\ & (\T80s|u0|BusB\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|alu|Mux9~0_combout\,
	datac => \T80s|u0|BusB\(2),
	datad => \T80s|u0|alu|Q_v[2]~4_combout\,
	combout => \T80s|u0|alu|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y17_N18
\T80s|u0|alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux13~1_combout\ = (\T80s|u0|alu|Mux13~0_combout\ & ((\T80s|u0|BusA\(2) $ (\T80s|u0|alu|Mux9~0_combout\)) # (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|alu|Mux13~0_combout\ & (\T80s|u0|BusA\(2) & (\T80s|u0|alu|Mux9~1_combout\ $ 
-- (!\T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|alu|Mux13~0_combout\,
	datac => \T80s|u0|BusA\(2),
	datad => \T80s|u0|alu|Mux9~0_combout\,
	combout => \T80s|u0|alu|Mux13~1_combout\);

-- Location: LCCOMB_X25_Y19_N20
\T80s|u0|alu|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~0_combout\ = (\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|ALU_Op_r\(0)) # ((\T80s|u0|ALU_Op_r\(1)) # (!\T80s|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux34~0_combout\);

-- Location: LCCOMB_X25_Y22_N0
\T80s|u0|alu|DAA_Q[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[2]~0_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & ((\T80s|u0|alu|Add3~2_combout\))) # (!\T80s|u0|F\(1) & (\T80s|u0|alu|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|alu|Add5~2_combout\,
	datac => \T80s|u0|alu|process_1~0_combout\,
	datad => \T80s|u0|alu|Add3~2_combout\,
	combout => \T80s|u0|alu|DAA_Q[2]~0_combout\);

-- Location: LCCOMB_X25_Y22_N6
\T80s|u0|alu|DAA_Q[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[2]~1_combout\ = (\T80s|u0|alu|DAA_Q[2]~0_combout\) # ((!\T80s|u0|alu|process_1~0_combout\ & \T80s|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|BusA\(2),
	datad => \T80s|u0|alu|DAA_Q[2]~0_combout\,
	combout => \T80s|u0|alu|DAA_Q[2]~1_combout\);

-- Location: LCCOMB_X27_Y22_N22
\T80s|u0|alu|Mux36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux36~2_combout\ = (\T80s|u0|alu|Mux34~0_combout\ & (((\T80s|u0|alu|Mux34~1_combout\)))) # (!\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux34~1_combout\ & ((\T80s|u0|alu|DAA_Q[2]~1_combout\))) # (!\T80s|u0|alu|Mux34~1_combout\ & 
-- (\T80s|u0|alu|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux13~1_combout\,
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|DAA_Q[2]~1_combout\,
	combout => \T80s|u0|alu|Mux36~2_combout\);

-- Location: LCCOMB_X27_Y22_N8
\T80s|u0|alu|Q_t~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~151_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(6))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(6),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusB\(2),
	combout => \T80s|u0|alu|Q_t~151_combout\);

-- Location: LCCOMB_X27_Y18_N30
\T80s|u0|alu|Q_t~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~149_combout\ = (\T80s|u0|BusB\(2)) # ((\T80s|u0|IR\(4) & (!\T80s|u0|IR\(5) & !\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|BusB\(2),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~149_combout\);

-- Location: LCCOMB_X25_Y21_N28
\T80s|u0|alu|Q_t~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~150_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|BusA\(3))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|BusA\(3),
	datad => \T80s|u0|BusA\(1),
	combout => \T80s|u0|alu|Q_t~150_combout\);

-- Location: LCCOMB_X27_Y18_N16
\T80s|u0|alu|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux36~0_combout\ = (\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Q_t~149_combout\)) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Q_t~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~149_combout\,
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Q_t~150_combout\,
	combout => \T80s|u0|alu|Mux36~0_combout\);

-- Location: LCCOMB_X27_Y22_N0
\T80s|u0|alu|Mux36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux36~1_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(2) & (\T80s|u0|alu|Mux36~0_combout\ $ (\T80s|u0|alu|Mux7~3_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|alu|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux36~0_combout\,
	datab => \T80s|u0|alu|Mux7~3_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusB\(2),
	combout => \T80s|u0|alu|Mux36~1_combout\);

-- Location: LCCOMB_X27_Y22_N26
\T80s|u0|alu|Mux36~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux36~3_combout\ = (\T80s|u0|alu|Mux36~2_combout\ & (((\T80s|u0|alu|Q_t~151_combout\)) # (!\T80s|u0|alu|Mux34~0_combout\))) # (!\T80s|u0|alu|Mux36~2_combout\ & (\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux36~2_combout\,
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|alu|Q_t~151_combout\,
	datad => \T80s|u0|alu|Mux36~1_combout\,
	combout => \T80s|u0|alu|Mux36~3_combout\);

-- Location: LCCOMB_X27_Y21_N28
\T80s|u0|DO[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[2]~2_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|alu|Mux36~3_combout\)) # (!\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|Save_Mux[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux36~3_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|Save_Mux[2]~1_combout\,
	combout => \T80s|u0|DO[2]~2_combout\);

-- Location: LCCOMB_X26_Y15_N18
\T80s|u0|DO[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~32_combout\ = (\T80s|u0|mcode|Mux147~7_combout\ & (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(5) & \T80s|u0|process_0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~7_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|process_0~12_combout\,
	combout => \T80s|u0|DO[0]~32_combout\);

-- Location: LCCOMB_X26_Y15_N0
\T80s|u0|DO[0]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~13_combout\ = (\T80s|Equal2~0_combout\ & (((\T80s|u0|IR\(3)) # (!\T80s|u0|mcode|Mux102~0_combout\)) # (!\T80s|u0|DO[0]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal2~0_combout\,
	datab => \T80s|u0|DO[0]~32_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux102~0_combout\,
	combout => \T80s|u0|DO[0]~13_combout\);

-- Location: LCCOMB_X26_Y15_N14
\T80s|u0|DO[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~14_combout\ = ((!\T80s|u0|IR\(7) & (\T80s|u0|DO[0]~32_combout\ & \T80s|u0|mcode|Mux101~0_combout\))) # (!\T80s|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal2~0_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|DO[0]~32_combout\,
	datad => \T80s|u0|mcode|Mux101~0_combout\,
	combout => \T80s|u0|DO[0]~14_combout\);

-- Location: LCCOMB_X27_Y21_N14
\T80s|u0|DO~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~20_combout\ = (\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO\(2)) # ((\T80s|u0|DO[0]~13_combout\)))) # (!\T80s|u0|DO[0]~14_combout\ & (((!\T80s|u0|DO[0]~13_combout\ & \T80s|u0|BusB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|DO\(2),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|BusB\(6),
	combout => \T80s|u0|DO~20_combout\);

-- Location: LCCOMB_X27_Y21_N4
\T80s|u0|DO~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~21_combout\ = (\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|DO~20_combout\ & (\T80s|u0|BusA\(2))) # (!\T80s|u0|DO~20_combout\ & ((\T80s|u0|BusB\(2)))))) # (!\T80s|u0|DO[0]~13_combout\ & (\T80s|u0|DO~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~13_combout\,
	datab => \T80s|u0|DO~20_combout\,
	datac => \T80s|u0|BusA\(2),
	datad => \T80s|u0|BusB\(2),
	combout => \T80s|u0|DO~21_combout\);

-- Location: LCCOMB_X25_Y18_N26
\T80s|u0|DO[0]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~17_combout\ = ((!\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|Read_To_Reg_r\(0)) # (!\T80s|u0|DO[0]~12_combout\)))) # (!\T80s|u0|process_0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~12_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|process_0~10_combout\,
	combout => \T80s|u0|DO[0]~17_combout\);

-- Location: FF_X27_Y21_N29
\T80s|u0|DO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[2]~2_combout\,
	asdata => \T80s|u0|DO~21_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(2));

-- Location: LCCOMB_X25_Y21_N14
\T80s|u0|alu|Q_t~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~158_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(4)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|BusA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(2),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusA\(4),
	combout => \T80s|u0|alu|Q_t~158_combout\);

-- Location: LCCOMB_X28_Y17_N2
\T80s|u0|alu|Q_t~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~182_combout\ = (\T80s|u0|BusB\(3)) # ((\T80s|u0|IR\(4) & (\T80s|u0|IR\(3) & !\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|BusB\(3),
	combout => \T80s|u0|alu|Q_t~182_combout\);

-- Location: LCCOMB_X28_Y17_N28
\T80s|u0|alu|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~1_combout\ = (\T80s|u0|ALU_Op_r\(1) & (((\T80s|u0|ALU_Op_r\(0)) # (\T80s|u0|alu|Q_t~182_combout\)))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Q_t~158_combout\ & (!\T80s|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~158_combout\,
	datab => \T80s|u0|ALU_Op_r\(1),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Q_t~182_combout\,
	combout => \T80s|u0|alu|Mux35~1_combout\);

-- Location: LCCOMB_X28_Y17_N22
\T80s|u0|alu|Mux35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~2_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(3) & (\T80s|u0|alu|Mux7~4_combout\ $ (\T80s|u0|alu|Mux35~1_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|alu|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~4_combout\,
	datab => \T80s|u0|BusB\(3),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux35~1_combout\,
	combout => \T80s|u0|alu|Mux35~2_combout\);

-- Location: LCCOMB_X27_Y19_N24
\T80s|u0|alu|Q_t~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~154_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(7))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusB\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(7),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusB\(3),
	combout => \T80s|u0|alu|Q_t~154_combout\);

-- Location: LCCOMB_X28_Y17_N26
\T80s|u0|alu|B_i~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~6_combout\ = \T80s|u0|ALU_Op_r\(1) $ (\T80s|u0|BusB\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|BusB\(3),
	combout => \T80s|u0|alu|B_i~6_combout\);

-- Location: LCCOMB_X29_Y17_N14
\T80s|u0|alu|Q_v[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[3]~6_combout\ = ((\T80s|u0|alu|B_i~6_combout\ $ (\T80s|u0|BusA\(3) $ (!\T80s|u0|alu|Q_v[2]~5\)))) # (GND)
-- \T80s|u0|alu|Q_v[3]~7\ = CARRY((\T80s|u0|alu|B_i~6_combout\ & ((\T80s|u0|BusA\(3)) # (!\T80s|u0|alu|Q_v[2]~5\))) # (!\T80s|u0|alu|B_i~6_combout\ & (\T80s|u0|BusA\(3) & !\T80s|u0|alu|Q_v[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~6_combout\,
	datab => \T80s|u0|BusA\(3),
	datad => VCC,
	cin => \T80s|u0|alu|Q_v[2]~5\,
	combout => \T80s|u0|alu|Q_v[3]~6_combout\,
	cout => \T80s|u0|alu|Q_v[3]~7\);

-- Location: LCCOMB_X29_Y17_N20
\T80s|u0|alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux12~0_combout\ = (\T80s|u0|alu|Mux9~1_combout\ & (\T80s|u0|BusB\(3))) # (!\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|alu|Q_v[3]~6_combout\))) # (!\T80s|u0|alu|Mux9~0_combout\ & (\T80s|u0|BusB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|BusB\(3),
	datac => \T80s|u0|alu|Q_v[3]~6_combout\,
	datad => \T80s|u0|alu|Mux9~0_combout\,
	combout => \T80s|u0|alu|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y17_N2
\T80s|u0|alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux12~1_combout\ = (\T80s|u0|alu|Mux12~0_combout\ & ((\T80s|u0|BusA\(3) $ (\T80s|u0|alu|Mux9~0_combout\)) # (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|alu|Mux12~0_combout\ & (\T80s|u0|BusA\(3) & (\T80s|u0|alu|Mux9~1_combout\ $ 
-- (!\T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|BusA\(3),
	datac => \T80s|u0|alu|Mux12~0_combout\,
	datad => \T80s|u0|alu|Mux9~0_combout\,
	combout => \T80s|u0|alu|Mux12~1_combout\);

-- Location: LCCOMB_X24_Y22_N10
\T80s|u0|alu|DAA_Q[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[3]~11_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & ((\T80s|u0|alu|Add3~4_combout\))) # (!\T80s|u0|F\(1) & (\T80s|u0|alu|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datab => \T80s|u0|alu|Add5~4_combout\,
	datac => \T80s|u0|F\(1),
	datad => \T80s|u0|alu|Add3~4_combout\,
	combout => \T80s|u0|alu|DAA_Q[3]~11_combout\);

-- Location: LCCOMB_X24_Y22_N30
\T80s|u0|alu|DAA_Q[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[3]~12_combout\ = (\T80s|u0|alu|DAA_Q[3]~11_combout\) # ((!\T80s|u0|alu|process_1~0_combout\ & \T80s|u0|BusA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|BusA\(3),
	datad => \T80s|u0|alu|DAA_Q[3]~11_combout\,
	combout => \T80s|u0|alu|DAA_Q[3]~12_combout\);

-- Location: LCCOMB_X27_Y19_N16
\T80s|u0|alu|Mux35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~3_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(7))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|alu|DAA_Q[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(7),
	datab => \T80s|u0|alu|DAA_Q[3]~12_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	combout => \T80s|u0|alu|Mux35~3_combout\);

-- Location: LCCOMB_X27_Y16_N2
\T80s|u0|alu|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~0_combout\ = (\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|ALU_Op_r\(1)) # (!\T80s|u0|ALU_Op_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux35~0_combout\);

-- Location: LCCOMB_X27_Y19_N14
\T80s|u0|alu|Mux35~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~4_combout\ = (\T80s|u0|alu|Mux34~1_combout\ & (((\T80s|u0|alu|Mux35~3_combout\) # (\T80s|u0|alu|Mux35~0_combout\)))) # (!\T80s|u0|alu|Mux34~1_combout\ & (\T80s|u0|alu|Mux12~1_combout\ & ((!\T80s|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux12~1_combout\,
	datab => \T80s|u0|alu|Mux35~3_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux35~0_combout\,
	combout => \T80s|u0|alu|Mux35~4_combout\);

-- Location: LCCOMB_X27_Y19_N8
\T80s|u0|alu|Mux35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux35~5_combout\ = (\T80s|u0|alu|Mux35~4_combout\ & (((\T80s|u0|alu|Q_t~154_combout\) # (!\T80s|u0|alu|Mux35~0_combout\)))) # (!\T80s|u0|alu|Mux35~4_combout\ & (\T80s|u0|alu|Mux35~2_combout\ & ((\T80s|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux35~2_combout\,
	datab => \T80s|u0|alu|Q_t~154_combout\,
	datac => \T80s|u0|alu|Mux35~4_combout\,
	datad => \T80s|u0|alu|Mux35~0_combout\,
	combout => \T80s|u0|alu|Mux35~5_combout\);

-- Location: LCCOMB_X30_Y15_N6
\T80s|u0|DO[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[3]~3_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|alu|Mux35~5_combout\)) # (!\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|Save_Mux[3]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux35~5_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|Save_Mux[3]~11_combout\,
	combout => \T80s|u0|DO[3]~3_combout\);

-- Location: LCCOMB_X30_Y15_N20
\T80s|u0|DO~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~22_combout\ = (\T80s|u0|DO[0]~14_combout\ & (((\T80s|u0|DO[0]~13_combout\)))) # (!\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO[0]~13_combout\ & (\T80s|u0|BusB\(3))) # (!\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|BusB\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|BusB\(3),
	datac => \T80s|u0|BusB\(7),
	datad => \T80s|u0|DO[0]~13_combout\,
	combout => \T80s|u0|DO~22_combout\);

-- Location: LCCOMB_X30_Y15_N14
\T80s|u0|DO~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~23_combout\ = (\T80s|u0|DO~22_combout\ & (((\T80s|u0|BusA\(3)) # (!\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO~22_combout\ & (\T80s|u0|DO\(3) & ((\T80s|u0|DO[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO\(3),
	datab => \T80s|u0|DO~22_combout\,
	datac => \T80s|u0|BusA\(3),
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~23_combout\);

-- Location: FF_X30_Y15_N7
\T80s|u0|DO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[3]~3_combout\,
	asdata => \T80s|u0|DO~23_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(3));

-- Location: LCCOMB_X27_Y22_N28
\T80s|u0|alu|DAA_Q[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[4]~13_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & (\T80s|u0|alu|Add3~6_combout\)) # (!\T80s|u0|F\(1) & ((\T80s|u0|alu|Add5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Add3~6_combout\,
	datab => \T80s|u0|alu|Add5~6_combout\,
	datac => \T80s|u0|alu|process_1~0_combout\,
	datad => \T80s|u0|F\(1),
	combout => \T80s|u0|alu|DAA_Q[4]~13_combout\);

-- Location: LCCOMB_X27_Y22_N10
\T80s|u0|alu|DAA_Q[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[4]~14_combout\ = (\T80s|u0|alu|DAA_Q[4]~13_combout\) # ((\T80s|u0|BusA\(4) & !\T80s|u0|alu|process_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(4),
	datac => \T80s|u0|alu|process_1~0_combout\,
	datad => \T80s|u0|alu|DAA_Q[4]~13_combout\,
	combout => \T80s|u0|alu|DAA_Q[4]~14_combout\);

-- Location: LCCOMB_X28_Y21_N6
\T80s|u0|alu|B_i~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~5_combout\ = \T80s|u0|BusB\(4) $ (\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(4),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|B_i~5_combout\);

-- Location: LCCOMB_X29_Y17_N16
\T80s|u0|alu|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add0~2_combout\ = \T80s|u0|alu|Q_v[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \T80s|u0|alu|Q_v[3]~7\,
	combout => \T80s|u0|alu|Add0~2_combout\);

-- Location: LCCOMB_X28_Y21_N18
\T80s|u0|alu|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add1~1_cout\ = CARRY(\T80s|u0|alu|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|Add0~2_combout\,
	datad => VCC,
	cout => \T80s|u0|alu|Add1~1_cout\);

-- Location: LCCOMB_X28_Y21_N20
\T80s|u0|alu|Q_v[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[4]~8_combout\ = (\T80s|u0|alu|B_i~5_combout\ & ((\T80s|u0|BusA\(4) & (\T80s|u0|alu|Add1~1_cout\ & VCC)) # (!\T80s|u0|BusA\(4) & (!\T80s|u0|alu|Add1~1_cout\)))) # (!\T80s|u0|alu|B_i~5_combout\ & ((\T80s|u0|BusA\(4) & 
-- (!\T80s|u0|alu|Add1~1_cout\)) # (!\T80s|u0|BusA\(4) & ((\T80s|u0|alu|Add1~1_cout\) # (GND)))))
-- \T80s|u0|alu|Q_v[4]~9\ = CARRY((\T80s|u0|alu|B_i~5_combout\ & (!\T80s|u0|BusA\(4) & !\T80s|u0|alu|Add1~1_cout\)) # (!\T80s|u0|alu|B_i~5_combout\ & ((!\T80s|u0|alu|Add1~1_cout\) # (!\T80s|u0|BusA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~5_combout\,
	datab => \T80s|u0|BusA\(4),
	datad => VCC,
	cin => \T80s|u0|alu|Add1~1_cout\,
	combout => \T80s|u0|alu|Q_v[4]~8_combout\,
	cout => \T80s|u0|alu|Q_v[4]~9\);

-- Location: LCCOMB_X28_Y21_N4
\T80s|u0|alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux11~0_combout\ = (\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|alu|Mux9~1_combout\ & (\T80s|u0|BusB\(4))) # (!\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|alu|Q_v[4]~8_combout\))))) # (!\T80s|u0|alu|Mux9~0_combout\ & (((\T80s|u0|BusB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|alu|Mux9~1_combout\,
	datac => \T80s|u0|BusB\(4),
	datad => \T80s|u0|alu|Q_v[4]~8_combout\,
	combout => \T80s|u0|alu|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y21_N2
\T80s|u0|alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux11~1_combout\ = (\T80s|u0|alu|Mux11~0_combout\ & ((\T80s|u0|alu|Mux9~0_combout\ $ (\T80s|u0|BusA\(4))) # (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|alu|Mux11~0_combout\ & (\T80s|u0|BusA\(4) & (\T80s|u0|alu|Mux9~0_combout\ $ 
-- (!\T80s|u0|alu|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|alu|Mux9~1_combout\,
	datac => \T80s|u0|alu|Mux11~0_combout\,
	datad => \T80s|u0|BusA\(4),
	combout => \T80s|u0|alu|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y22_N30
\T80s|u0|alu|Mux34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~4_combout\ = (\T80s|u0|alu|Mux34~0_combout\ & (((\T80s|u0|alu|Mux34~1_combout\)))) # (!\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux34~1_combout\ & (\T80s|u0|alu|DAA_Q[4]~14_combout\)) # (!\T80s|u0|alu|Mux34~1_combout\ & 
-- ((\T80s|u0|alu|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[4]~14_combout\,
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux11~1_combout\,
	combout => \T80s|u0|alu|Mux34~4_combout\);

-- Location: LCCOMB_X27_Y15_N4
\T80s|u0|alu|Q_t~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~161_combout\ = (\T80s|u0|IR\(5) & (!\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3) & \T80s|u0|BusB\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusB\(4),
	combout => \T80s|u0|alu|Q_t~161_combout\);

-- Location: LCCOMB_X28_Y19_N10
\T80s|u0|alu|Q_t~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~155_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(5)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|BusA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(3),
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~155_combout\);

-- Location: LCCOMB_X27_Y18_N20
\T80s|u0|alu|Mux34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~2_combout\ = (\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|alu|Q_t~161_combout\) # ((\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|ALU_Op_r\(0) & (((!\T80s|u0|ALU_Op_r\(1) & \T80s|u0|alu|Q_t~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~161_combout\,
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Q_t~155_combout\,
	combout => \T80s|u0|alu|Mux34~2_combout\);

-- Location: LCCOMB_X27_Y18_N26
\T80s|u0|alu|Mux34~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~3_combout\ = (\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Mux7~1_combout\ & ((!\T80s|u0|alu|Mux34~2_combout\))) # (!\T80s|u0|alu|Mux7~1_combout\ & (\T80s|u0|BusB\(4))))) # (!\T80s|u0|ALU_Op_r\(1) & (((\T80s|u0|alu|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~1_combout\,
	datab => \T80s|u0|BusB\(4),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Mux34~2_combout\,
	combout => \T80s|u0|alu|Mux34~3_combout\);

-- Location: LCCOMB_X27_Y22_N4
\T80s|u0|alu|Mux34~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux34~5_combout\ = (\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux34~4_combout\ & (\T80s|u0|BusA\(4))) # (!\T80s|u0|alu|Mux34~4_combout\ & ((\T80s|u0|alu|Mux34~3_combout\))))) # (!\T80s|u0|alu|Mux34~0_combout\ & 
-- (((\T80s|u0|alu|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(4),
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|alu|Mux34~4_combout\,
	datad => \T80s|u0|alu|Mux34~3_combout\,
	combout => \T80s|u0|alu|Mux34~5_combout\);

-- Location: LCCOMB_X27_Y17_N26
\T80s|u0|DO[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[4]~4_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|alu|Mux34~5_combout\))) # (!\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|Save_Mux[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux304~4_combout\,
	datab => \T80s|u0|Save_Mux[4]~13_combout\,
	datad => \T80s|u0|alu|Mux34~5_combout\,
	combout => \T80s|u0|DO[4]~4_combout\);

-- Location: LCCOMB_X27_Y21_N30
\T80s|u0|DO~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~24_combout\ = (\T80s|u0|DO[0]~13_combout\ & (((\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|DO[0]~14_combout\ & (\T80s|u0|DO\(4))) # (!\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|BusA\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~13_combout\,
	datab => \T80s|u0|DO\(4),
	datac => \T80s|u0|BusA\(0),
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~24_combout\);

-- Location: LCCOMB_X27_Y21_N24
\T80s|u0|DO~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~25_combout\ = (\T80s|u0|DO~24_combout\ & (((\T80s|u0|BusB\(0)) # (!\T80s|u0|DO[0]~13_combout\)))) # (!\T80s|u0|DO~24_combout\ & (\T80s|u0|BusB\(4) & (\T80s|u0|DO[0]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO~24_combout\,
	datab => \T80s|u0|BusB\(4),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|DO~25_combout\);

-- Location: FF_X27_Y17_N27
\T80s|u0|DO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[4]~4_combout\,
	asdata => \T80s|u0|DO~25_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(4));

-- Location: LCCOMB_X27_Y18_N12
\T80s|u0|alu|Q_t~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~183_combout\ = (\T80s|u0|BusB\(5)) # ((\T80s|u0|IR\(3) & (\T80s|u0|IR\(5) & !\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|BusB\(5),
	combout => \T80s|u0|alu|Q_t~183_combout\);

-- Location: LCCOMB_X25_Y21_N8
\T80s|u0|alu|Q_t~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~159_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(6)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|BusA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusA\(6),
	combout => \T80s|u0|alu|Q_t~159_combout\);

-- Location: LCCOMB_X27_Y18_N18
\T80s|u0|alu|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux33~0_combout\ = (\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Q_t~183_combout\)) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Q_t~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~183_combout\,
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Q_t~159_combout\,
	combout => \T80s|u0|alu|Mux33~0_combout\);

-- Location: LCCOMB_X27_Y18_N0
\T80s|u0|alu|Mux33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux33~1_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(5) & (\T80s|u0|alu|Mux7~5_combout\ $ (\T80s|u0|alu|Mux33~0_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|alu|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(5),
	datab => \T80s|u0|alu|Mux7~5_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux33~0_combout\,
	combout => \T80s|u0|alu|Mux33~1_combout\);

-- Location: LCCOMB_X28_Y21_N12
\T80s|u0|alu|B_i~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~4_combout\ = \T80s|u0|BusB\(5) $ (\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(5),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|B_i~4_combout\);

-- Location: LCCOMB_X28_Y21_N22
\T80s|u0|alu|Q_v[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[5]~10_combout\ = ((\T80s|u0|alu|B_i~4_combout\ $ (\T80s|u0|BusA\(5) $ (!\T80s|u0|alu|Q_v[4]~9\)))) # (GND)
-- \T80s|u0|alu|Q_v[5]~11\ = CARRY((\T80s|u0|alu|B_i~4_combout\ & ((\T80s|u0|BusA\(5)) # (!\T80s|u0|alu|Q_v[4]~9\))) # (!\T80s|u0|alu|B_i~4_combout\ & (\T80s|u0|BusA\(5) & !\T80s|u0|alu|Q_v[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~4_combout\,
	datab => \T80s|u0|BusA\(5),
	datad => VCC,
	cin => \T80s|u0|alu|Q_v[4]~9\,
	combout => \T80s|u0|alu|Q_v[5]~10_combout\,
	cout => \T80s|u0|alu|Q_v[5]~11\);

-- Location: LCCOMB_X28_Y21_N28
\T80s|u0|alu|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux10~0_combout\ = (\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|BusA\(5) $ (\T80s|u0|BusB\(5))) # (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|BusA\(5) & ((\T80s|u0|BusB\(5)) # 
-- (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|BusA\(5) & (\T80s|u0|BusB\(5) & !\T80s|u0|alu|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|BusB\(5),
	datad => \T80s|u0|alu|Mux9~1_combout\,
	combout => \T80s|u0|alu|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y21_N10
\T80s|u0|alu|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux10~1_combout\ = (\T80s|u0|alu|Mux10~0_combout\ & (((\T80s|u0|alu|Mux9~1_combout\) # (\T80s|u0|alu|Q_v[5]~10_combout\)) # (!\T80s|u0|alu|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|alu|Mux9~1_combout\,
	datac => \T80s|u0|alu|Q_v[5]~10_combout\,
	datad => \T80s|u0|alu|Mux10~0_combout\,
	combout => \T80s|u0|alu|Mux10~1_combout\);

-- Location: LCCOMB_X24_Y22_N4
\T80s|u0|alu|DAA_Q[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[5]~6_combout\ = (\T80s|u0|alu|process_1~0_combout\ & (\T80s|u0|alu|Add5~8_combout\)) # (!\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|BusA\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datab => \T80s|u0|alu|Add5~8_combout\,
	datad => \T80s|u0|BusA\(5),
	combout => \T80s|u0|alu|DAA_Q[5]~6_combout\);

-- Location: LCCOMB_X23_Y22_N6
\T80s|u0|alu|DAA_Q[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[5]~7_combout\ = (\T80s|u0|F\(1) & (((\T80s|u0|F\(0))))) # (!\T80s|u0|F\(1) & (\T80s|u0|alu|DAA_Q[5]~6_combout\ $ (((\T80s|u0|F\(0) & !\T80s|u0|alu|LessThan3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[5]~6_combout\,
	datab => \T80s|u0|F\(0),
	datac => \T80s|u0|alu|LessThan3~1_combout\,
	datad => \T80s|u0|F\(1),
	combout => \T80s|u0|alu|DAA_Q[5]~7_combout\);

-- Location: LCCOMB_X23_Y22_N8
\T80s|u0|alu|DAA_Q[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[5]~8_combout\ = (\T80s|u0|F\(1) & (\T80s|u0|alu|DAA_Q~2_combout\ $ (((\T80s|u0|alu|LessThan0~2_combout\) # (!\T80s|u0|alu|DAA_Q[5]~7_combout\))))) # (!\T80s|u0|F\(1) & (((!\T80s|u0|alu|DAA_Q[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q~2_combout\,
	datab => \T80s|u0|alu|LessThan0~2_combout\,
	datac => \T80s|u0|F\(1),
	datad => \T80s|u0|alu|DAA_Q[5]~7_combout\,
	combout => \T80s|u0|alu|DAA_Q[5]~8_combout\);

-- Location: LCCOMB_X27_Y22_N18
\T80s|u0|alu|Mux33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux33~2_combout\ = (\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusA\(5)))) # (!\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|alu|DAA_Q[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[5]~8_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusA\(5),
	combout => \T80s|u0|alu|Mux33~2_combout\);

-- Location: LCCOMB_X27_Y19_N10
\T80s|u0|alu|Mux33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux33~3_combout\ = (\T80s|u0|alu|Mux34~1_combout\ & (((\T80s|u0|alu|Mux33~2_combout\) # (\T80s|u0|alu|Mux35~0_combout\)))) # (!\T80s|u0|alu|Mux34~1_combout\ & (\T80s|u0|alu|Mux10~1_combout\ & ((!\T80s|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux10~1_combout\,
	datab => \T80s|u0|alu|Mux33~2_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux35~0_combout\,
	combout => \T80s|u0|alu|Mux33~3_combout\);

-- Location: LCCOMB_X27_Y19_N20
\T80s|u0|alu|Mux33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux33~4_combout\ = (\T80s|u0|alu|Mux35~0_combout\ & ((\T80s|u0|alu|Mux33~3_combout\ & ((\T80s|u0|BusA\(5)))) # (!\T80s|u0|alu|Mux33~3_combout\ & (\T80s|u0|alu|Mux33~1_combout\)))) # (!\T80s|u0|alu|Mux35~0_combout\ & 
-- (((\T80s|u0|alu|Mux33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux35~0_combout\,
	datab => \T80s|u0|alu|Mux33~1_combout\,
	datac => \T80s|u0|BusA\(5),
	datad => \T80s|u0|alu|Mux33~3_combout\,
	combout => \T80s|u0|alu|Mux33~4_combout\);

-- Location: LCCOMB_X30_Y15_N4
\T80s|u0|DO[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[5]~5_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|alu|Mux33~4_combout\))) # (!\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|Save_Mux[5]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[5]~15_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|alu|Mux33~4_combout\,
	combout => \T80s|u0|DO[5]~5_combout\);

-- Location: LCCOMB_X30_Y15_N24
\T80s|u0|DO~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~26_combout\ = (\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|BusB\(5)) # ((\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO[0]~13_combout\ & (((\T80s|u0|BusA\(1) & !\T80s|u0|DO[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~13_combout\,
	datab => \T80s|u0|BusB\(5),
	datac => \T80s|u0|BusA\(1),
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~26_combout\);

-- Location: LCCOMB_X30_Y15_N30
\T80s|u0|DO~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~27_combout\ = (\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO~26_combout\ & ((\T80s|u0|BusB\(1)))) # (!\T80s|u0|DO~26_combout\ & (\T80s|u0|DO\(5))))) # (!\T80s|u0|DO[0]~14_combout\ & (\T80s|u0|DO~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|DO~26_combout\,
	datac => \T80s|u0|DO\(5),
	datad => \T80s|u0|BusB\(1),
	combout => \T80s|u0|DO~27_combout\);

-- Location: FF_X30_Y15_N5
\T80s|u0|DO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[5]~5_combout\,
	asdata => \T80s|u0|DO~27_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(5));

-- Location: LCCOMB_X28_Y19_N4
\T80s|u0|alu|Q_t~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~156_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(7)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|BusA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusA\(7),
	combout => \T80s|u0|alu|Q_t~156_combout\);

-- Location: LCCOMB_X28_Y19_N22
\T80s|u0|alu|Q_t~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~163_combout\ = (\T80s|u0|BusB\(6)) # ((\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3) & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|BusB\(6),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~163_combout\);

-- Location: LCCOMB_X28_Y19_N24
\T80s|u0|alu|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux32~0_combout\ = (\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Q_t~163_combout\))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Q_t~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|alu|Q_t~156_combout\,
	datac => \T80s|u0|alu|Q_t~163_combout\,
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux32~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\T80s|u0|alu|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux32~1_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(6) & (\T80s|u0|Equal4~1_combout\ $ (\T80s|u0|alu|Mux32~0_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|alu|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|BusB\(6),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux32~0_combout\,
	combout => \T80s|u0|alu|Mux32~1_combout\);

-- Location: LCCOMB_X23_Y22_N0
\T80s|u0|alu|DAA_Q[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[6]~3_combout\ = (\T80s|u0|F\(0) & ((\T80s|u0|F\(1) & ((!\T80s|u0|alu|LessThan0~2_combout\))) # (!\T80s|u0|F\(1) & (!\T80s|u0|alu|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|F\(0),
	datac => \T80s|u0|alu|LessThan3~1_combout\,
	datad => \T80s|u0|alu|LessThan0~2_combout\,
	combout => \T80s|u0|alu|DAA_Q[6]~3_combout\);

-- Location: LCCOMB_X23_Y22_N16
\T80s|u0|alu|DAA_Q[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[6]~5_combout\ = (\T80s|u0|alu|DAA_Q[6]~3_combout\ & (\T80s|u0|alu|Add4~3_combout\)) # (!\T80s|u0|alu|DAA_Q[6]~3_combout\ & ((\T80s|u0|alu|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|Add4~3_combout\,
	datac => \T80s|u0|alu|Add4~8_combout\,
	datad => \T80s|u0|alu|DAA_Q[6]~3_combout\,
	combout => \T80s|u0|alu|DAA_Q[6]~5_combout\);

-- Location: LCCOMB_X28_Y21_N16
\T80s|u0|alu|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux9~2_combout\ = (\T80s|u0|BusA\(6) & ((\T80s|u0|alu|Mux9~0_combout\ $ (\T80s|u0|BusB\(6))) # (!\T80s|u0|alu|Mux9~1_combout\))) # (!\T80s|u0|BusA\(6) & ((\T80s|u0|alu|Mux9~1_combout\ & (\T80s|u0|alu|Mux9~0_combout\ & \T80s|u0|BusB\(6))) # 
-- (!\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|alu|Mux9~0_combout\) # (\T80s|u0|BusB\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(6),
	datab => \T80s|u0|alu|Mux9~1_combout\,
	datac => \T80s|u0|alu|Mux9~0_combout\,
	datad => \T80s|u0|BusB\(6),
	combout => \T80s|u0|alu|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y21_N24
\T80s|u0|alu|Q_v[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_v[6]~12_combout\ = (\T80s|u0|alu|B_i~3_combout\ & ((\T80s|u0|BusA\(6) & (\T80s|u0|alu|Q_v[5]~11\ & VCC)) # (!\T80s|u0|BusA\(6) & (!\T80s|u0|alu|Q_v[5]~11\)))) # (!\T80s|u0|alu|B_i~3_combout\ & ((\T80s|u0|BusA\(6) & 
-- (!\T80s|u0|alu|Q_v[5]~11\)) # (!\T80s|u0|BusA\(6) & ((\T80s|u0|alu|Q_v[5]~11\) # (GND)))))
-- \T80s|u0|alu|Q_v[6]~13\ = CARRY((\T80s|u0|alu|B_i~3_combout\ & (!\T80s|u0|BusA\(6) & !\T80s|u0|alu|Q_v[5]~11\)) # (!\T80s|u0|alu|B_i~3_combout\ & ((!\T80s|u0|alu|Q_v[5]~11\) # (!\T80s|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|B_i~3_combout\,
	datab => \T80s|u0|BusA\(6),
	datad => VCC,
	cin => \T80s|u0|alu|Q_v[5]~11\,
	combout => \T80s|u0|alu|Q_v[6]~12_combout\,
	cout => \T80s|u0|alu|Q_v[6]~13\);

-- Location: LCCOMB_X28_Y21_N8
\T80s|u0|alu|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux9~3_combout\ = (\T80s|u0|alu|Mux9~2_combout\ & (((\T80s|u0|alu|Q_v[6]~12_combout\) # (\T80s|u0|alu|Mux9~1_combout\)) # (!\T80s|u0|alu|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|alu|Mux9~2_combout\,
	datac => \T80s|u0|alu|Q_v[6]~12_combout\,
	datad => \T80s|u0|alu|Mux9~1_combout\,
	combout => \T80s|u0|alu|Mux9~3_combout\);

-- Location: LCCOMB_X27_Y22_N20
\T80s|u0|alu|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux32~2_combout\ = (\T80s|u0|alu|Mux34~0_combout\ & (((\T80s|u0|alu|Mux34~1_combout\)))) # (!\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux34~1_combout\ & (\T80s|u0|alu|DAA_Q[6]~5_combout\)) # (!\T80s|u0|alu|Mux34~1_combout\ & 
-- ((\T80s|u0|alu|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[6]~5_combout\,
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux9~3_combout\,
	combout => \T80s|u0|alu|Mux32~2_combout\);

-- Location: LCCOMB_X27_Y22_N14
\T80s|u0|alu|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux32~3_combout\ = (\T80s|u0|alu|Mux34~0_combout\ & ((\T80s|u0|alu|Mux32~2_combout\ & ((\T80s|u0|BusA\(6)))) # (!\T80s|u0|alu|Mux32~2_combout\ & (\T80s|u0|alu|Mux32~1_combout\)))) # (!\T80s|u0|alu|Mux34~0_combout\ & 
-- (((\T80s|u0|alu|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux32~1_combout\,
	datab => \T80s|u0|alu|Mux34~0_combout\,
	datac => \T80s|u0|BusA\(6),
	datad => \T80s|u0|alu|Mux32~2_combout\,
	combout => \T80s|u0|alu|Mux32~3_combout\);

-- Location: LCCOMB_X27_Y17_N16
\T80s|u0|DO[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[6]~6_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|alu|Mux32~3_combout\))) # (!\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|Save_Mux[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux304~4_combout\,
	datab => \T80s|u0|Save_Mux[6]~5_combout\,
	datad => \T80s|u0|alu|Mux32~3_combout\,
	combout => \T80s|u0|DO[6]~6_combout\);

-- Location: LCCOMB_X27_Y21_N22
\T80s|u0|DO~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~28_combout\ = (\T80s|u0|DO[0]~13_combout\ & (((\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO\(6)))) # (!\T80s|u0|DO[0]~14_combout\ & (\T80s|u0|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(2),
	datab => \T80s|u0|DO\(6),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~28_combout\);

-- Location: LCCOMB_X27_Y21_N12
\T80s|u0|DO~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~29_combout\ = (\T80s|u0|DO~28_combout\ & (((\T80s|u0|BusB\(2)) # (!\T80s|u0|DO[0]~13_combout\)))) # (!\T80s|u0|DO~28_combout\ & (\T80s|u0|BusB\(6) & (\T80s|u0|DO[0]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO~28_combout\,
	datab => \T80s|u0|BusB\(6),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|BusB\(2),
	combout => \T80s|u0|DO~29_combout\);

-- Location: FF_X27_Y17_N17
\T80s|u0|DO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[6]~6_combout\,
	asdata => \T80s|u0|DO~29_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(6));

-- Location: LCCOMB_X24_Y21_N12
\T80s|u0|alu|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux21~1_combout\ = (!\T80s|u0|IR\(5) & ((\T80s|u0|IR\(4) & ((!\T80s|u0|F\(0)))) # (!\T80s|u0|IR\(4) & (\T80s|u0|BusA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|BusA\(0),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|alu|Mux21~1_combout\);

-- Location: LCCOMB_X24_Y21_N2
\T80s|u0|alu|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux21~0_combout\ = (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(5) & \T80s|u0|BusA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|BusA\(7),
	combout => \T80s|u0|alu|Mux21~0_combout\);

-- Location: LCCOMB_X24_Y21_N26
\T80s|u0|alu|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux21~2_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Mux21~1_combout\) # ((\T80s|u0|alu|Mux21~0_combout\)))) # (!\T80s|u0|IR\(3) & (((\T80s|u0|BusA\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux21~1_combout\,
	datab => \T80s|u0|alu|Mux21~0_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusA\(6),
	combout => \T80s|u0|alu|Mux21~2_combout\);

-- Location: LCCOMB_X27_Y18_N24
\T80s|u0|alu|Q_t~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~162_combout\ = (\T80s|u0|BusB\(7)) # ((\T80s|u0|IR\(4) & (\T80s|u0|IR\(5) & \T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|BusB\(7),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~162_combout\);

-- Location: LCCOMB_X27_Y18_N22
\T80s|u0|alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux31~0_combout\ = (\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Q_t~162_combout\))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux21~2_combout\,
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|alu|Q_t~162_combout\,
	combout => \T80s|u0|alu|Mux31~0_combout\);

-- Location: LCCOMB_X28_Y17_N4
\T80s|u0|alu|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~6_combout\ = (\T80s|u0|IR\(4) & (\T80s|u0|IR\(3) & \T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~6_combout\);

-- Location: LCCOMB_X27_Y19_N4
\T80s|u0|alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux31~1_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(7) & (\T80s|u0|alu|Mux31~0_combout\ $ (\T80s|u0|alu|Mux7~6_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|alu|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(7),
	datab => \T80s|u0|alu|Mux31~0_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux7~6_combout\,
	combout => \T80s|u0|alu|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y22_N14
\T80s|u0|alu|DAA_Q[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[7]~4_combout\ = (\T80s|u0|alu|DAA_Q[6]~3_combout\ & (\T80s|u0|alu|Add4~1_combout\)) # (!\T80s|u0|alu|DAA_Q[6]~3_combout\ & ((\T80s|u0|alu|Add4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|DAA_Q[6]~3_combout\,
	datac => \T80s|u0|alu|Add4~1_combout\,
	datad => \T80s|u0|alu|Add4~10_combout\,
	combout => \T80s|u0|alu|DAA_Q[7]~4_combout\);

-- Location: LCCOMB_X27_Y19_N2
\T80s|u0|alu|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~8_combout\ = (\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusA\(7)))) # (!\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|alu|DAA_Q[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[7]~4_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|BusA\(7),
	combout => \T80s|u0|alu|Mux23~8_combout\);

-- Location: LCCOMB_X27_Y19_N28
\T80s|u0|alu|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux31~2_combout\ = (\T80s|u0|alu|Mux35~0_combout\ & (((\T80s|u0|alu|Mux34~1_combout\)))) # (!\T80s|u0|alu|Mux35~0_combout\ & ((\T80s|u0|alu|Mux34~1_combout\ & ((\T80s|u0|alu|Mux23~8_combout\))) # (!\T80s|u0|alu|Mux34~1_combout\ & 
-- (\T80s|u0|alu|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux35~0_combout\,
	datab => \T80s|u0|alu|Mux8~4_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux23~8_combout\,
	combout => \T80s|u0|alu|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y19_N22
\T80s|u0|alu|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux31~3_combout\ = (\T80s|u0|alu|Mux35~0_combout\ & ((\T80s|u0|alu|Mux31~2_combout\ & (\T80s|u0|BusA\(7))) # (!\T80s|u0|alu|Mux31~2_combout\ & ((\T80s|u0|alu|Mux31~1_combout\))))) # (!\T80s|u0|alu|Mux35~0_combout\ & 
-- (((\T80s|u0|alu|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux35~0_combout\,
	datab => \T80s|u0|BusA\(7),
	datac => \T80s|u0|alu|Mux31~1_combout\,
	datad => \T80s|u0|alu|Mux31~2_combout\,
	combout => \T80s|u0|alu|Mux31~3_combout\);

-- Location: LCCOMB_X30_Y15_N10
\T80s|u0|DO[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[7]~7_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|alu|Mux31~3_combout\))) # (!\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|Save_Mux[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[7]~3_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|alu|Mux31~3_combout\,
	combout => \T80s|u0|DO[7]~7_combout\);

-- Location: LCCOMB_X30_Y15_N8
\T80s|u0|DO~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~30_combout\ = (\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|BusB\(7)) # ((\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO[0]~13_combout\ & (((\T80s|u0|BusA\(3) & !\T80s|u0|DO[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(7),
	datab => \T80s|u0|DO[0]~13_combout\,
	datac => \T80s|u0|BusA\(3),
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~30_combout\);

-- Location: LCCOMB_X30_Y15_N26
\T80s|u0|DO~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~31_combout\ = (\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO~30_combout\ & (\T80s|u0|BusB\(3))) # (!\T80s|u0|DO~30_combout\ & ((\T80s|u0|DO\(7)))))) # (!\T80s|u0|DO[0]~14_combout\ & (((\T80s|u0|DO~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|BusB\(3),
	datac => \T80s|u0|DO~30_combout\,
	datad => \T80s|u0|DO\(7),
	combout => \T80s|u0|DO~31_combout\);

-- Location: FF_X30_Y15_N11
\T80s|u0|DO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[7]~7_combout\,
	asdata => \T80s|u0|DO~31_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(7));

-- Location: M9K_X22_Y12_N0
\trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "trs_vid:trs_vid|vram:z17_18|altsyncram:altsyncram_component|altsyncram_sff1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \trs_glue|MWr_n~combout\,
	portare => VCC,
	clk0 => \pixel_clock~clkctrl_outclk\,
	portadatain => \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \trs_vid|z17_18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y12_N30
\trs_glue|DI_CPU[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(6) = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[6]~9_combout\ & (\trs_ps2|Key_Data[6]~29_combout\)) # (!\trs_glue|DI_CPU[6]~9_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[6]~29_combout\,
	datab => \trs_glue|Equal4~5_combout\,
	datac => \trs_glue|DI_CPU[6]~9_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_glue|DI_CPU\(6));

-- Location: FF_X24_Y12_N31
\T80s|DI_Reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(6),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(6));

-- Location: LCCOMB_X24_Y18_N26
\T80s|u0|R[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[6]~23_combout\ = \T80s|u0|R\(6) $ (!\T80s|u0|R[5]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|R\(6),
	cin => \T80s|u0|R[5]~22\,
	combout => \T80s|u0|R[6]~23_combout\);

-- Location: LCCOMB_X24_Y18_N8
\T80s|u0|ACC[6]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[6]~_wirecell_combout\ = !\T80s|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(6),
	combout => \T80s|u0|ACC[6]~_wirecell_combout\);

-- Location: FF_X24_Y18_N27
\T80s|u0|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[6]~23_combout\,
	asdata => \T80s|u0|ACC[6]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(6));

-- Location: LCCOMB_X26_Y18_N8
\T80s|u0|I[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[6]~4_combout\ = !\T80s|u0|ACC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(6),
	combout => \T80s|u0|I[6]~4_combout\);

-- Location: FF_X26_Y18_N9
\T80s|u0|I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[6]~4_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(6));

-- Location: LCCOMB_X26_Y18_N22
\T80s|u0|ACC~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~35_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|I\(6)) # (\T80s|u0|ACC[4]~20_combout\)))) # (!\T80s|u0|ACC[4]~19_combout\ & (\T80s|u0|Save_Mux[6]~5_combout\ & ((!\T80s|u0|ACC[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|Save_Mux[6]~5_combout\,
	datac => \T80s|u0|I\(6),
	datad => \T80s|u0|ACC[4]~20_combout\,
	combout => \T80s|u0|ACC~35_combout\);

-- Location: LCCOMB_X26_Y18_N0
\T80s|u0|ACC~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~36_combout\ = (\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC~35_combout\ & (\T80s|u0|R\(6))) # (!\T80s|u0|ACC~35_combout\ & ((\T80s|u0|ACC\(6)))))) # (!\T80s|u0|ACC[4]~20_combout\ & (((\T80s|u0|ACC~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|R\(6),
	datac => \T80s|u0|ACC~35_combout\,
	datad => \T80s|u0|ACC\(6),
	combout => \T80s|u0|ACC~36_combout\);

-- Location: FF_X29_Y18_N17
\T80s|u0|Ap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|ACC\(6),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(6));

-- Location: LCCOMB_X29_Y18_N28
\T80s|u0|ACC~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~45_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(6)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~36_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (((!\T80s|u0|ACC~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|ACC~36_combout\,
	datad => \T80s|u0|Ap\(6),
	combout => \T80s|u0|ACC~45_combout\);

-- Location: FF_X29_Y18_N29
\T80s|u0|ACC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~45_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(6));

-- Location: LCCOMB_X28_Y20_N8
\T80s|u0|BusA~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~29_combout\ = (\T80s|u0|BusA[5]~3_combout\ & (\T80s|u0|BusA[5]~2_combout\)) # (!\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|Regs|Mux1~4_combout\))) # (!\T80s|u0|BusA[5]~2_combout\ & (!\T80s|u0|ACC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|ACC\(6),
	datad => \T80s|u0|Regs|Mux1~4_combout\,
	combout => \T80s|u0|BusA~29_combout\);

-- Location: LCCOMB_X28_Y20_N2
\T80s|u0|BusA~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~30_combout\ = (\T80s|u0|BusA[5]~3_combout\ & ((\T80s|u0|BusA~29_combout\ & ((\T80s|u0|Regs|Mux9~4_combout\))) # (!\T80s|u0|BusA~29_combout\ & (!\T80s|u0|SP\(6))))) # (!\T80s|u0|BusA[5]~3_combout\ & (((\T80s|u0|BusA~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA[5]~3_combout\,
	datab => \T80s|u0|SP\(6),
	datac => \T80s|u0|BusA~29_combout\,
	datad => \T80s|u0|Regs|Mux9~4_combout\,
	combout => \T80s|u0|BusA~30_combout\);

-- Location: LCCOMB_X27_Y20_N8
\T80s|u0|BusA~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~31_combout\ = (\T80s|u0|BusA~16_combout\ & ((\T80s|u0|BusA~30_combout\) # ((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(6))))) # (!\T80s|u0|BusA~16_combout\ & (\T80s|u0|BusA[5]~8_combout\ & (\T80s|DI_Reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~16_combout\,
	datab => \T80s|u0|BusA[5]~8_combout\,
	datac => \T80s|DI_Reg\(6),
	datad => \T80s|u0|BusA~30_combout\,
	combout => \T80s|u0|BusA~31_combout\);

-- Location: LCCOMB_X25_Y21_N20
\T80s|u0|BusA~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~32_combout\ = (\T80s|u0|BusA~31_combout\) # ((!\T80s|u0|SP\(14) & \T80s|u0|BusA~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(14),
	datac => \T80s|u0|BusA~41_combout\,
	datad => \T80s|u0|BusA~31_combout\,
	combout => \T80s|u0|BusA~32_combout\);

-- Location: FF_X25_Y21_N21
\T80s|u0|BusA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(6));

-- Location: LCCOMB_X28_Y21_N26
\T80s|u0|alu|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Add1~2_combout\ = !\T80s|u0|alu|Q_v[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \T80s|u0|alu|Q_v[6]~13\,
	combout => \T80s|u0|alu|Add1~2_combout\);

-- Location: LCCOMB_X26_Y23_N10
\T80s|u0|alu|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux8~5_combout\ = (\T80s|u0|ALU_Op_r\(2) & ((\T80s|u0|ALU_Op_r\(0) & (!\T80s|u0|alu|Add1~2_combout\ & \T80s|u0|ALU_Op_r\(1))) # (!\T80s|u0|ALU_Op_r\(0) & ((!\T80s|u0|ALU_Op_r\(1)))))) # (!\T80s|u0|ALU_Op_r\(2) & ((\T80s|u0|alu|Add1~2_combout\ 
-- $ (\T80s|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|alu|Add1~2_combout\,
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux8~5_combout\);

-- Location: LCCOMB_X27_Y19_N18
\T80s|u0|alu|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux8~4_combout\ = (\T80s|u0|alu|Mux9~0_combout\ & (\T80s|u0|BusA\(7) $ (\T80s|u0|BusB\(7) $ (\T80s|u0|alu|Mux8~5_combout\)))) # (!\T80s|u0|alu|Mux9~0_combout\ & ((\T80s|u0|BusA\(7) & ((\T80s|u0|BusB\(7)) # (!\T80s|u0|alu|Mux8~5_combout\))) # 
-- (!\T80s|u0|BusA\(7) & (\T80s|u0|BusB\(7) & !\T80s|u0|alu|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~0_combout\,
	datab => \T80s|u0|BusA\(7),
	datac => \T80s|u0|BusB\(7),
	datad => \T80s|u0|alu|Mux8~5_combout\,
	combout => \T80s|u0|alu|Mux8~4_combout\);

-- Location: LCCOMB_X26_Y22_N12
\T80s|u0|alu|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~7_combout\ = (!\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|Arith16_r~q\ & (!\T80s|u0|F\(7))) # (!\T80s|u0|Arith16_r~q\ & ((\T80s|u0|alu|Mux8~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datab => \T80s|u0|Arith16_r~q\,
	datac => \T80s|u0|F\(7),
	datad => \T80s|u0|alu|Mux8~4_combout\,
	combout => \T80s|u0|alu|Mux23~7_combout\);

-- Location: LCCOMB_X26_Y22_N10
\T80s|u0|alu|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~9_combout\ = (\T80s|u0|ALU_Op_r\(1) & (((!\T80s|u0|F\(7))))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|DAA_Q[7]~4_combout\ & ((\T80s|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[7]~4_combout\,
	datab => \T80s|u0|ALU_Op_r\(1),
	datac => \T80s|u0|F\(7),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux23~9_combout\);

-- Location: LCCOMB_X26_Y17_N24
\T80s|u0|alu|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~7_combout\ = (\T80s|u0|ALU_Op_r\(1)) # ((!\T80s|u0|ALU_Op_r\(0) & (!\T80s|u0|ISet\(1) & !\T80s|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux28~7_combout\);

-- Location: LCCOMB_X27_Y18_N6
\T80s|u0|alu|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~2_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|Equal4~5_combout\ & \T80s|u0|BusB\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|Equal4~5_combout\,
	datad => \T80s|u0|BusB\(7),
	combout => \T80s|u0|alu|Mux23~2_combout\);

-- Location: LCCOMB_X26_Y22_N4
\T80s|u0|alu|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~3_combout\ = (\T80s|u0|alu|Mux23~2_combout\) # ((!\T80s|u0|mcode|Mux258~0_combout\ & (!\T80s|u0|ALU_Op_r\(0) & \T80s|u0|alu|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux23~2_combout\,
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux21~2_combout\,
	combout => \T80s|u0|alu|Mux23~3_combout\);

-- Location: LCCOMB_X26_Y22_N6
\T80s|u0|alu|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~4_combout\ = (\T80s|u0|alu|Mux28~7_combout\ & (((\T80s|u0|alu|Mux23~3_combout\ & !\T80s|u0|ALU_Op_r\(1))) # (!\T80s|u0|F\(7)))) # (!\T80s|u0|alu|Mux28~7_combout\ & (((\T80s|u0|alu|Mux23~3_combout\ & !\T80s|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux28~7_combout\,
	datab => \T80s|u0|F\(7),
	datac => \T80s|u0|alu|Mux23~3_combout\,
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux23~4_combout\);

-- Location: LCCOMB_X26_Y22_N14
\T80s|u0|alu|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~3_combout\ = \T80s|u0|ALU_Op_r\(0) $ (\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux28~3_combout\);

-- Location: LCCOMB_X26_Y22_N20
\T80s|u0|alu|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~5_combout\ = (\T80s|u0|ALU_Op_r\(2) & (((\T80s|u0|BusA\(7) & \T80s|u0|alu|Mux28~3_combout\)))) # (!\T80s|u0|ALU_Op_r\(2) & (\T80s|u0|alu|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux23~4_combout\,
	datab => \T80s|u0|BusA\(7),
	datac => \T80s|u0|alu|Mux28~3_combout\,
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux23~5_combout\);

-- Location: LCCOMB_X26_Y22_N28
\T80s|u0|alu|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux23~6_combout\ = (\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|alu|Mux23~5_combout\) # ((\T80s|u0|alu|Mux23~9_combout\ & !\T80s|u0|alu|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux23~9_combout\,
	datab => \T80s|u0|alu|Mux23~5_combout\,
	datac => \T80s|u0|alu|Mux28~3_combout\,
	datad => \T80s|u0|ALU_Op_r\(3),
	combout => \T80s|u0|alu|Mux23~6_combout\);

-- Location: FF_X26_Y22_N19
\T80s|u0|Fp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(7),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(7));

-- Location: LCCOMB_X26_Y22_N18
\T80s|u0|F~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~15_combout\ = (\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|process_0~1_combout\ & ((!\T80s|u0|Fp\(7)))) # (!\T80s|u0|process_0~1_combout\ & (!\T80s|u0|F\(7))))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|F\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~16_combout\,
	datab => \T80s|u0|F\(7),
	datac => \T80s|u0|Fp\(7),
	datad => \T80s|u0|process_0~1_combout\,
	combout => \T80s|u0|F~15_combout\);

-- Location: LCCOMB_X26_Y22_N22
\T80s|u0|F~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~16_combout\ = (\T80s|u0|process_0~2_combout\ & (((\T80s|u0|F~15_combout\)))) # (!\T80s|u0|process_0~2_combout\ & ((\T80s|u0|alu|Mux23~7_combout\) # ((\T80s|u0|alu|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux23~7_combout\,
	datab => \T80s|u0|alu|Mux23~6_combout\,
	datac => \T80s|u0|F~15_combout\,
	datad => \T80s|u0|process_0~2_combout\,
	combout => \T80s|u0|F~16_combout\);

-- Location: LCCOMB_X26_Y22_N24
\T80s|u0|F~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~17_combout\ = (!\T80s|u0|F~13_combout\ & ((\T80s|u0|process_0~6_combout\ & ((\T80s|DI_Reg\(7)))) # (!\T80s|u0|process_0~6_combout\ & (\T80s|u0|F~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~13_combout\,
	datab => \T80s|u0|F~16_combout\,
	datac => \T80s|DI_Reg\(7),
	datad => \T80s|u0|process_0~6_combout\,
	combout => \T80s|u0|F~17_combout\);

-- Location: LCCOMB_X26_Y22_N8
\T80s|u0|F~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~18_combout\ = (!\T80s|u0|F~17_combout\ & ((!\T80s|u0|F~13_combout\) # (!\T80s|u0|Save_Mux[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Save_Mux[7]~3_combout\,
	datac => \T80s|u0|F~13_combout\,
	datad => \T80s|u0|F~17_combout\,
	combout => \T80s|u0|F~18_combout\);

-- Location: FF_X26_Y22_N9
\T80s|u0|F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~18_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(7));

-- Location: LCCOMB_X23_Y21_N2
\T80s|u0|BusB[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~17_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\) # ((\T80s|u0|mcode|Set_BusB_To[0]~34_combout\ & \T80s|u0|mcode|Set_BusB_To[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~17_combout\);

-- Location: LCCOMB_X23_Y21_N24
\T80s|u0|BusB[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~11_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~26_combout\) # ((\T80s|u0|mcode|Set_BusB_To[0]~34_combout\ & !\T80s|u0|mcode|Set_BusB_To[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~11_combout\);

-- Location: LCCOMB_X18_Y21_N26
\T80s|u0|BusB~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~50_combout\ = (\T80s|u0|BusB[2]~17_combout\ & ((\T80s|u0|BusB[2]~11_combout\ & ((\T80s|u0|PC\(7)))) # (!\T80s|u0|BusB[2]~11_combout\ & (!\T80s|u0|F\(7))))) # (!\T80s|u0|BusB[2]~17_combout\ & (((\T80s|u0|BusB[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(7),
	datab => \T80s|u0|PC\(7),
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~50_combout\);

-- Location: LCCOMB_X23_Y20_N0
\T80s|u0|BusB~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~51_combout\ = (\T80s|u0|BusB~50_combout\ & (((\T80s|u0|BusB[2]~16_combout\) # (!\T80s|u0|SP\(15))))) # (!\T80s|u0|BusB~50_combout\ & (!\T80s|u0|SP\(7) & (!\T80s|u0|BusB[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(7),
	datab => \T80s|u0|BusB~50_combout\,
	datac => \T80s|u0|BusB[2]~16_combout\,
	datad => \T80s|u0|SP\(15),
	combout => \T80s|u0|BusB~51_combout\);

-- Location: LCCOMB_X23_Y21_N26
\T80s|u0|BusB[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB[2]~10_combout\ = (\T80s|u0|mcode|Mux248~5_combout\) # ((\T80s|u0|mcode|Set_BusB_To[0]~34_combout\ & ((!\T80s|u0|mcode|Set_BusB_To[1]~12_combout\) # (!\T80s|u0|mcode|Set_BusB_To[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[0]~34_combout\,
	datab => \T80s|u0|mcode|Mux248~5_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~26_combout\,
	datad => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	combout => \T80s|u0|BusB[2]~10_combout\);

-- Location: LCCOMB_X23_Y20_N10
\T80s|u0|BusB~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~52_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (((\T80s|u0|BusB[2]~15_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|Regs|Mux16~4_combout\))) # (!\T80s|u0|BusB[2]~15_combout\ & 
-- (!\T80s|u0|ACC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC\(7),
	datab => \T80s|u0|BusB[2]~10_combout\,
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|Regs|Mux16~4_combout\,
	combout => \T80s|u0|BusB~52_combout\);

-- Location: LCCOMB_X23_Y20_N8
\T80s|u0|BusB~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~53_combout\ = (\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB~52_combout\ & (\T80s|u0|Regs|Mux24~4_combout\)) # (!\T80s|u0|BusB~52_combout\ & ((\T80s|u0|BusB~51_combout\))))) # (!\T80s|u0|BusB[2]~10_combout\ & 
-- (((\T80s|u0|BusB~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux24~4_combout\,
	datab => \T80s|u0|BusB~51_combout\,
	datac => \T80s|u0|BusB[2]~10_combout\,
	datad => \T80s|u0|BusB~52_combout\,
	combout => \T80s|u0|BusB~53_combout\);

-- Location: LCCOMB_X19_Y22_N24
\T80s|u0|Add5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~24_combout\ = ((\T80s|DI_Reg\(7) $ (\T80s|u0|Regs|Mux35~4_combout\ $ (!\T80s|u0|Add5~23\)))) # (GND)
-- \T80s|u0|Add5~25\ = CARRY((\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux35~4_combout\) # (!\T80s|u0|Add5~23\))) # (!\T80s|DI_Reg\(7) & (\T80s|u0|Regs|Mux35~4_combout\ & !\T80s|u0|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux35~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~23\,
	combout => \T80s|u0|Add5~24_combout\,
	cout => \T80s|u0|Add5~25\);

-- Location: LCCOMB_X19_Y22_N26
\T80s|u0|Add5~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~26_combout\ = (\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux34~4_combout\ & (\T80s|u0|Add5~25\ & VCC)) # (!\T80s|u0|Regs|Mux34~4_combout\ & (!\T80s|u0|Add5~25\)))) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux34~4_combout\ & (!\T80s|u0|Add5~25\)) # 
-- (!\T80s|u0|Regs|Mux34~4_combout\ & ((\T80s|u0|Add5~25\) # (GND)))))
-- \T80s|u0|Add5~27\ = CARRY((\T80s|DI_Reg\(7) & (!\T80s|u0|Regs|Mux34~4_combout\ & !\T80s|u0|Add5~25\)) # (!\T80s|DI_Reg\(7) & ((!\T80s|u0|Add5~25\) # (!\T80s|u0|Regs|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux34~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~25\,
	combout => \T80s|u0|Add5~26_combout\,
	cout => \T80s|u0|Add5~27\);

-- Location: LCCOMB_X19_Y22_N28
\T80s|u0|Add5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~28_combout\ = ((\T80s|DI_Reg\(7) $ (\T80s|u0|Regs|Mux33~4_combout\ $ (!\T80s|u0|Add5~27\)))) # (GND)
-- \T80s|u0|Add5~29\ = CARRY((\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux33~4_combout\) # (!\T80s|u0|Add5~27\))) # (!\T80s|DI_Reg\(7) & (\T80s|u0|Regs|Mux33~4_combout\ & !\T80s|u0|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux33~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~27\,
	combout => \T80s|u0|Add5~28_combout\,
	cout => \T80s|u0|Add5~29\);

-- Location: LCCOMB_X20_Y19_N18
\T80s|u0|TmpAddr~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~46_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(6))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~28_combout\,
	datac => \T80s|u0|mcode|Mux268~3_combout\,
	datad => \T80s|DI_Reg\(6),
	combout => \T80s|u0|TmpAddr~46_combout\);

-- Location: LCCOMB_X20_Y19_N26
\T80s|u0|TmpAddr~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~60_combout\ = (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(0) & \T80s|u0|TmpAddr~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|TState\(0),
	datad => \T80s|u0|TmpAddr~46_combout\,
	combout => \T80s|u0|TmpAddr~60_combout\);

-- Location: LCCOMB_X24_Y16_N30
\T80s|u0|mcode|Mux300~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux300~0_combout\ = (((!\T80s|u0|mcode|Mux215~0_combout\) # (!\T80s|u0|mcode|Mux258~0_combout\)) # (!\T80s|u0|IR\(7))) # (!\T80s|u0|mcode|Mux220~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~1_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux258~0_combout\,
	datad => \T80s|u0|mcode|Mux215~0_combout\,
	combout => \T80s|u0|mcode|Mux300~0_combout\);

-- Location: LCCOMB_X23_Y16_N2
\T80s|u0|TmpAddr[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr[7]~29_combout\ = (\T80s|u0|TState\(0) & (((!\T80s|u0|MCycle\(1)) # (!\T80s|u0|MCycle\(0))) # (!\T80s|u0|MCycle\(2)))) # (!\T80s|u0|TState\(0) & (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|TmpAddr[7]~29_combout\);

-- Location: LCCOMB_X23_Y16_N22
\T80s|u0|TmpAddr[7]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr[7]~30_combout\ = ((\T80s|u0|TmpAddr[7]~29_combout\) # ((!\T80s|u0|TState\(0) & \T80s|u0|mcode|Mux300~0_combout\))) # (!\T80s|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|Equal1~1_combout\,
	datac => \T80s|u0|mcode|Mux300~0_combout\,
	datad => \T80s|u0|TmpAddr[7]~29_combout\,
	combout => \T80s|u0|TmpAddr[7]~30_combout\);

-- Location: LCCOMB_X20_Y19_N14
\T80s|u0|TmpAddr[15]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr[15]~31_combout\ = ((\T80s|u0|mcode|Mux268~3_combout\ & \T80s|Equal1~0_combout\)) # (!\T80s|u0|TmpAddr[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux268~3_combout\,
	datac => \T80s|Equal1~0_combout\,
	datad => \T80s|u0|TmpAddr[7]~30_combout\,
	combout => \T80s|u0|TmpAddr[15]~31_combout\);

-- Location: FF_X20_Y19_N27
\T80s|u0|TmpAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~60_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(14));

-- Location: LCCOMB_X23_Y17_N24
\T80s|u0|PC[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~10_combout\ = (\T80s|u0|PC[10]~8_combout\ & \T80s|u0|mcode|Mux290~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|PC[10]~8_combout\,
	datad => \T80s|u0|mcode|Mux290~4_combout\,
	combout => \T80s|u0|PC[10]~10_combout\);

-- Location: LCCOMB_X19_Y20_N8
\T80s|u0|TmpAddr~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~47_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(5))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(5),
	datac => \T80s|u0|Add5~26_combout\,
	datad => \T80s|u0|mcode|Mux268~3_combout\,
	combout => \T80s|u0|TmpAddr~47_combout\);

-- Location: LCCOMB_X19_Y20_N16
\T80s|u0|TmpAddr~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~61_combout\ = (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(1) & (\T80s|u0|TmpAddr~47_combout\ & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TmpAddr~47_combout\,
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|TmpAddr~61_combout\);

-- Location: FF_X19_Y20_N17
\T80s|u0|TmpAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~61_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(13));

-- Location: LCCOMB_X20_Y21_N18
\T80s|u0|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~18_combout\ = (\T80s|u0|PC\(9) & ((\T80s|DI_Reg\(7) & (\T80s|u0|Add2~17\ & VCC)) # (!\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~17\)))) # (!\T80s|u0|PC\(9) & ((\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~17\)) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Add2~17\) # 
-- (GND)))))
-- \T80s|u0|Add2~19\ = CARRY((\T80s|u0|PC\(9) & (!\T80s|DI_Reg\(7) & !\T80s|u0|Add2~17\)) # (!\T80s|u0|PC\(9) & ((!\T80s|u0|Add2~17\) # (!\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(9),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~17\,
	combout => \T80s|u0|Add2~18_combout\,
	cout => \T80s|u0|Add2~19\);

-- Location: LCCOMB_X20_Y21_N20
\T80s|u0|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~20_combout\ = ((\T80s|u0|PC\(10) $ (\T80s|DI_Reg\(7) $ (!\T80s|u0|Add2~19\)))) # (GND)
-- \T80s|u0|Add2~21\ = CARRY((\T80s|u0|PC\(10) & ((\T80s|DI_Reg\(7)) # (!\T80s|u0|Add2~19\))) # (!\T80s|u0|PC\(10) & (\T80s|DI_Reg\(7) & !\T80s|u0|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(10),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~19\,
	combout => \T80s|u0|Add2~20_combout\,
	cout => \T80s|u0|Add2~21\);

-- Location: LCCOMB_X20_Y21_N22
\T80s|u0|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~22_combout\ = (\T80s|u0|PC\(11) & ((\T80s|DI_Reg\(7) & (\T80s|u0|Add2~21\ & VCC)) # (!\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~21\)))) # (!\T80s|u0|PC\(11) & ((\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~21\)) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Add2~21\) # 
-- (GND)))))
-- \T80s|u0|Add2~23\ = CARRY((\T80s|u0|PC\(11) & (!\T80s|DI_Reg\(7) & !\T80s|u0|Add2~21\)) # (!\T80s|u0|PC\(11) & ((!\T80s|u0|Add2~21\) # (!\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(11),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~21\,
	combout => \T80s|u0|Add2~22_combout\,
	cout => \T80s|u0|Add2~23\);

-- Location: LCCOMB_X20_Y21_N24
\T80s|u0|Add2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~24_combout\ = ((\T80s|u0|PC\(12) $ (\T80s|DI_Reg\(7) $ (!\T80s|u0|Add2~23\)))) # (GND)
-- \T80s|u0|Add2~25\ = CARRY((\T80s|u0|PC\(12) & ((\T80s|DI_Reg\(7)) # (!\T80s|u0|Add2~23\))) # (!\T80s|u0|PC\(12) & (\T80s|DI_Reg\(7) & !\T80s|u0|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(12),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~23\,
	combout => \T80s|u0|Add2~24_combout\,
	cout => \T80s|u0|Add2~25\);

-- Location: LCCOMB_X20_Y21_N26
\T80s|u0|Add2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~26_combout\ = (\T80s|u0|PC\(13) & ((\T80s|DI_Reg\(7) & (\T80s|u0|Add2~25\ & VCC)) # (!\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~25\)))) # (!\T80s|u0|PC\(13) & ((\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~25\)) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Add2~25\) # 
-- (GND)))))
-- \T80s|u0|Add2~27\ = CARRY((\T80s|u0|PC\(13) & (!\T80s|DI_Reg\(7) & !\T80s|u0|Add2~25\)) # (!\T80s|u0|PC\(13) & ((!\T80s|u0|Add2~25\) # (!\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(13),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~25\,
	combout => \T80s|u0|Add2~26_combout\,
	cout => \T80s|u0|Add2~27\);

-- Location: LCCOMB_X23_Y17_N16
\T80s|u0|PC~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~59_combout\ = (\T80s|u0|PC[10]~9_combout\ & ((\T80s|DI_Reg\(5)) # ((\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC[10]~9_combout\ & (((\T80s|u0|Add2~26_combout\ & !\T80s|u0|PC[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(5),
	datab => \T80s|u0|PC[10]~9_combout\,
	datac => \T80s|u0|Add2~26_combout\,
	datad => \T80s|u0|PC[10]~10_combout\,
	combout => \T80s|u0|PC~59_combout\);

-- Location: LCCOMB_X23_Y17_N26
\T80s|u0|PC~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~60_combout\ = (\T80s|u0|PC~59_combout\ & (((\T80s|u0|Regs|Mux34~4_combout\) # (!\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC~59_combout\ & (\T80s|u0|TmpAddr\(13) & ((\T80s|u0|PC[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(13),
	datab => \T80s|u0|PC~59_combout\,
	datac => \T80s|u0|Regs|Mux34~4_combout\,
	datad => \T80s|u0|PC[10]~10_combout\,
	combout => \T80s|u0|PC~60_combout\);

-- Location: LCCOMB_X20_Y17_N8
\T80s|u0|PC[10]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~13_combout\ = (!\T80s|u0|TState\(2) & (\T80s|u0|BTR_r~q\ & (!\T80s|u0|TState\(0) & \T80s|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|u0|BTR_r~q\,
	datac => \T80s|u0|TState\(0),
	datad => \T80s|u0|TState\(1),
	combout => \T80s|u0|PC[10]~13_combout\);

-- Location: LCCOMB_X19_Y21_N20
\T80s|u0|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~20_combout\ = (\T80s|u0|PC\(11) & ((GND) # (!\T80s|u0|Add4~19\))) # (!\T80s|u0|PC\(11) & (\T80s|u0|Add4~19\ $ (GND)))
-- \T80s|u0|Add4~21\ = CARRY((\T80s|u0|PC\(11)) # (!\T80s|u0|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(11),
	datad => VCC,
	cin => \T80s|u0|Add4~19\,
	combout => \T80s|u0|Add4~20_combout\,
	cout => \T80s|u0|Add4~21\);

-- Location: LCCOMB_X19_Y21_N22
\T80s|u0|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~22_combout\ = (\T80s|u0|PC\(12) & (\T80s|u0|Add4~21\ & VCC)) # (!\T80s|u0|PC\(12) & (!\T80s|u0|Add4~21\))
-- \T80s|u0|Add4~23\ = CARRY((!\T80s|u0|PC\(12) & !\T80s|u0|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(12),
	datad => VCC,
	cin => \T80s|u0|Add4~21\,
	combout => \T80s|u0|Add4~22_combout\,
	cout => \T80s|u0|Add4~23\);

-- Location: LCCOMB_X19_Y21_N24
\T80s|u0|Add4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~24_combout\ = (\T80s|u0|PC\(13) & ((GND) # (!\T80s|u0|Add4~23\))) # (!\T80s|u0|PC\(13) & (\T80s|u0|Add4~23\ $ (GND)))
-- \T80s|u0|Add4~25\ = CARRY((\T80s|u0|PC\(13)) # (!\T80s|u0|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(13),
	datad => VCC,
	cin => \T80s|u0|Add4~23\,
	combout => \T80s|u0|Add4~24_combout\,
	cout => \T80s|u0|Add4~25\);

-- Location: LCCOMB_X18_Y21_N4
\T80s|u0|PC[13]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[13]~5_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~24_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~60_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~24_combout\,
	combout => \T80s|u0|PC[13]~5_combout\);

-- Location: LCCOMB_X18_Y20_N14
\T80s|u0|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~14_combout\ = (\T80s|u0|PC\(7) & (!\T80s|u0|Add3~13\)) # (!\T80s|u0|PC\(7) & ((\T80s|u0|Add3~13\) # (GND)))
-- \T80s|u0|Add3~15\ = CARRY((!\T80s|u0|Add3~13\) # (!\T80s|u0|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(7),
	datad => VCC,
	cin => \T80s|u0|Add3~13\,
	combout => \T80s|u0|Add3~14_combout\,
	cout => \T80s|u0|Add3~15\);

-- Location: LCCOMB_X18_Y20_N16
\T80s|u0|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~16_combout\ = (\T80s|u0|PC\(8) & (\T80s|u0|Add3~15\ $ (GND))) # (!\T80s|u0|PC\(8) & (!\T80s|u0|Add3~15\ & VCC))
-- \T80s|u0|Add3~17\ = CARRY((\T80s|u0|PC\(8) & !\T80s|u0|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(8),
	datad => VCC,
	cin => \T80s|u0|Add3~15\,
	combout => \T80s|u0|Add3~16_combout\,
	cout => \T80s|u0|Add3~17\);

-- Location: LCCOMB_X18_Y20_N18
\T80s|u0|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~18_combout\ = (\T80s|u0|PC\(9) & (!\T80s|u0|Add3~17\)) # (!\T80s|u0|PC\(9) & ((\T80s|u0|Add3~17\) # (GND)))
-- \T80s|u0|Add3~19\ = CARRY((!\T80s|u0|Add3~17\) # (!\T80s|u0|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(9),
	datad => VCC,
	cin => \T80s|u0|Add3~17\,
	combout => \T80s|u0|Add3~18_combout\,
	cout => \T80s|u0|Add3~19\);

-- Location: LCCOMB_X18_Y20_N20
\T80s|u0|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~20_combout\ = (\T80s|u0|PC\(10) & (\T80s|u0|Add3~19\ $ (GND))) # (!\T80s|u0|PC\(10) & (!\T80s|u0|Add3~19\ & VCC))
-- \T80s|u0|Add3~21\ = CARRY((\T80s|u0|PC\(10) & !\T80s|u0|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(10),
	datad => VCC,
	cin => \T80s|u0|Add3~19\,
	combout => \T80s|u0|Add3~20_combout\,
	cout => \T80s|u0|Add3~21\);

-- Location: LCCOMB_X18_Y20_N22
\T80s|u0|Add3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~22_combout\ = (\T80s|u0|PC\(11) & (!\T80s|u0|Add3~21\)) # (!\T80s|u0|PC\(11) & ((\T80s|u0|Add3~21\) # (GND)))
-- \T80s|u0|Add3~23\ = CARRY((!\T80s|u0|Add3~21\) # (!\T80s|u0|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(11),
	datad => VCC,
	cin => \T80s|u0|Add3~21\,
	combout => \T80s|u0|Add3~22_combout\,
	cout => \T80s|u0|Add3~23\);

-- Location: LCCOMB_X18_Y20_N24
\T80s|u0|Add3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~24_combout\ = (\T80s|u0|PC\(12) & (\T80s|u0|Add3~23\ $ (GND))) # (!\T80s|u0|PC\(12) & (!\T80s|u0|Add3~23\ & VCC))
-- \T80s|u0|Add3~25\ = CARRY((\T80s|u0|PC\(12) & !\T80s|u0|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(12),
	datad => VCC,
	cin => \T80s|u0|Add3~23\,
	combout => \T80s|u0|Add3~24_combout\,
	cout => \T80s|u0|Add3~25\);

-- Location: LCCOMB_X18_Y20_N26
\T80s|u0|Add3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~26_combout\ = (\T80s|u0|PC\(13) & (!\T80s|u0|Add3~25\)) # (!\T80s|u0|PC\(13) & ((\T80s|u0|Add3~25\) # (GND)))
-- \T80s|u0|Add3~27\ = CARRY((!\T80s|u0|Add3~25\) # (!\T80s|u0|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(13),
	datad => VCC,
	cin => \T80s|u0|Add3~25\,
	combout => \T80s|u0|Add3~26_combout\,
	cout => \T80s|u0|Add3~27\);

-- Location: LCCOMB_X21_Y17_N22
\T80s|u0|PC[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~16_combout\ = (!\T80s|u0|BTR_r~q\ & (\T80s|u0|process_0~1_combout\ & (!\T80s|u0|mcode|Mux296~0_combout\ & !\T80s|u0|mcode|Inc_PC~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BTR_r~q\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|mcode|Mux296~0_combout\,
	datad => \T80s|u0|mcode|Inc_PC~3_combout\,
	combout => \T80s|u0|PC[10]~16_combout\);

-- Location: LCCOMB_X21_Y18_N30
\T80s|u0|PC[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~17_combout\ = (!\T80s|u0|mcode|Mux297~0_combout\ & (\T80s|u0|process_0~0_combout\ & \T80s|u0|mcode|Mux290~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux297~0_combout\,
	datac => \T80s|u0|process_0~0_combout\,
	datad => \T80s|u0|mcode|Mux290~4_combout\,
	combout => \T80s|u0|PC[10]~17_combout\);

-- Location: LCCOMB_X21_Y17_N0
\T80s|u0|PC[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~18_combout\ = (\T80s|u0|Equal0~2_combout\ & (\T80s|u0|PC[10]~17_combout\ & ((\T80s|u0|PC[10]~16_combout\) # (!\T80s|Equal3~0_combout\)))) # (!\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|PC[10]~16_combout\) # ((!\T80s|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|PC[10]~16_combout\,
	datac => \T80s|u0|PC[10]~17_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|PC[10]~18_combout\);

-- Location: LCCOMB_X24_Y17_N16
\T80s|u0|mcode|Mux299~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux299~0_combout\ = (!\T80s|u0|MCycle\(0) & (!\T80s|u0|mcode|Mux112~2_combout\ & (\T80s|u0|mcode|Mux275~0_combout\ & \T80s|u0|mcode|Mux147~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|mcode|Mux112~2_combout\,
	datac => \T80s|u0|mcode|Mux275~0_combout\,
	datad => \T80s|u0|mcode|Mux147~6_combout\,
	combout => \T80s|u0|mcode|Mux299~0_combout\);

-- Location: LCCOMB_X21_Y17_N6
\T80s|u0|process_0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~11_combout\ = (\T80s|u0|Halt_FF~q\) # (((\T80s|u0|mcode|Mux299~0_combout\) # (\T80s|u0|mcode|Mux291~0_combout\)) # (!\T80s|u0|mcode|Mux290~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Halt_FF~q\,
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|mcode|Mux299~0_combout\,
	datad => \T80s|u0|mcode|Mux291~0_combout\,
	combout => \T80s|u0|process_0~11_combout\);

-- Location: LCCOMB_X21_Y17_N16
\T80s|u0|PC[10]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~19_combout\ = (!\T80s|u0|PC[10]~18_combout\ & ((\T80s|u0|process_0~1_combout\) # ((\T80s|Equal3~0_combout\ & !\T80s|u0|process_0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|PC[10]~18_combout\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|process_0~11_combout\,
	combout => \T80s|u0|PC[10]~19_combout\);

-- Location: FF_X18_Y21_N5
\T80s|u0|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[13]~5_combout\,
	asdata => \T80s|u0|Add3~26_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(13));

-- Location: LCCOMB_X20_Y21_N28
\T80s|u0|Add2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~28_combout\ = ((\T80s|u0|PC\(14) $ (\T80s|DI_Reg\(7) $ (!\T80s|u0|Add2~27\)))) # (GND)
-- \T80s|u0|Add2~29\ = CARRY((\T80s|u0|PC\(14) & ((\T80s|DI_Reg\(7)) # (!\T80s|u0|Add2~27\))) # (!\T80s|u0|PC\(14) & (\T80s|DI_Reg\(7) & !\T80s|u0|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(14),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~27\,
	combout => \T80s|u0|Add2~28_combout\,
	cout => \T80s|u0|Add2~29\);

-- Location: LCCOMB_X19_Y17_N0
\T80s|u0|PC~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~55_combout\ = (\T80s|u0|PC[10]~9_combout\ & (((\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC[10]~9_combout\ & ((\T80s|u0|PC[10]~10_combout\ & (\T80s|u0|TmpAddr\(14))) # (!\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|Add2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~9_combout\,
	datab => \T80s|u0|TmpAddr\(14),
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|Add2~28_combout\,
	combout => \T80s|u0|PC~55_combout\);

-- Location: LCCOMB_X19_Y17_N6
\T80s|u0|PC~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~56_combout\ = (\T80s|u0|PC[10]~9_combout\ & ((\T80s|u0|PC~55_combout\ & (\T80s|u0|Regs|Mux33~4_combout\)) # (!\T80s|u0|PC~55_combout\ & ((\T80s|DI_Reg\(6)))))) # (!\T80s|u0|PC[10]~9_combout\ & (\T80s|u0|PC~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~9_combout\,
	datab => \T80s|u0|PC~55_combout\,
	datac => \T80s|u0|Regs|Mux33~4_combout\,
	datad => \T80s|DI_Reg\(6),
	combout => \T80s|u0|PC~56_combout\);

-- Location: LCCOMB_X19_Y21_N26
\T80s|u0|Add4~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~26_combout\ = (\T80s|u0|PC\(14) & (\T80s|u0|Add4~25\ & VCC)) # (!\T80s|u0|PC\(14) & (!\T80s|u0|Add4~25\))
-- \T80s|u0|Add4~27\ = CARRY((!\T80s|u0|PC\(14) & !\T80s|u0|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(14),
	datad => VCC,
	cin => \T80s|u0|Add4~25\,
	combout => \T80s|u0|Add4~26_combout\,
	cout => \T80s|u0|Add4~27\);

-- Location: LCCOMB_X18_Y21_N20
\T80s|u0|PC[14]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[14]~4_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~26_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~56_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~26_combout\,
	combout => \T80s|u0|PC[14]~4_combout\);

-- Location: LCCOMB_X18_Y20_N28
\T80s|u0|Add3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~28_combout\ = (\T80s|u0|PC\(14) & (\T80s|u0|Add3~27\ $ (GND))) # (!\T80s|u0|PC\(14) & (!\T80s|u0|Add3~27\ & VCC))
-- \T80s|u0|Add3~29\ = CARRY((\T80s|u0|PC\(14) & !\T80s|u0|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(14),
	datad => VCC,
	cin => \T80s|u0|Add3~27\,
	combout => \T80s|u0|Add3~28_combout\,
	cout => \T80s|u0|Add3~29\);

-- Location: FF_X18_Y21_N21
\T80s|u0|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[14]~4_combout\,
	asdata => \T80s|u0|Add3~28_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(14));

-- Location: LCCOMB_X20_Y21_N30
\T80s|u0|Add2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~30_combout\ = \T80s|DI_Reg\(7) $ (\T80s|u0|Add2~29\ $ (\T80s|u0|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|DI_Reg\(7),
	datad => \T80s|u0|PC\(15),
	cin => \T80s|u0|Add2~29\,
	combout => \T80s|u0|Add2~30_combout\);

-- Location: LCCOMB_X23_Y18_N26
\T80s|u0|PC~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~57_combout\ = (\T80s|u0|PC[10]~10_combout\ & (((\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|PC[10]~9_combout\ & ((\T80s|DI_Reg\(7)))) # (!\T80s|u0|PC[10]~9_combout\ & (\T80s|u0|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add2~30_combout\,
	datab => \T80s|u0|PC[10]~10_combout\,
	datac => \T80s|DI_Reg\(7),
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~57_combout\);

-- Location: LCCOMB_X19_Y22_N30
\T80s|u0|Add5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~30_combout\ = \T80s|DI_Reg\(7) $ (\T80s|u0|Add5~29\ $ (\T80s|u0|Regs|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datad => \T80s|u0|Regs|Mux32~4_combout\,
	cin => \T80s|u0|Add5~29\,
	combout => \T80s|u0|Add5~30_combout\);

-- Location: LCCOMB_X20_Y19_N2
\T80s|u0|TmpAddr~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~50_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(7))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(7),
	datac => \T80s|u0|mcode|Mux268~3_combout\,
	datad => \T80s|u0|Add5~30_combout\,
	combout => \T80s|u0|TmpAddr~50_combout\);

-- Location: LCCOMB_X20_Y19_N30
\T80s|u0|TmpAddr~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~64_combout\ = (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(0) & \T80s|u0|TmpAddr~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|TState\(0),
	datad => \T80s|u0|TmpAddr~50_combout\,
	combout => \T80s|u0|TmpAddr~64_combout\);

-- Location: FF_X20_Y19_N31
\T80s|u0|TmpAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~64_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(15));

-- Location: LCCOMB_X23_Y18_N16
\T80s|u0|PC~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~58_combout\ = (\T80s|u0|PC~57_combout\ & (((\T80s|u0|Regs|Mux32~4_combout\) # (!\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC~57_combout\ & (\T80s|u0|TmpAddr\(15) & (\T80s|u0|PC[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~57_combout\,
	datab => \T80s|u0|TmpAddr\(15),
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|Regs|Mux32~4_combout\,
	combout => \T80s|u0|PC~58_combout\);

-- Location: LCCOMB_X19_Y21_N28
\T80s|u0|Add4~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~28_combout\ = \T80s|u0|Add4~27\ $ (\T80s|u0|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|PC\(15),
	cin => \T80s|u0|Add4~27\,
	combout => \T80s|u0|Add4~28_combout\);

-- Location: LCCOMB_X18_Y21_N30
\T80s|u0|PC[15]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[15]~3_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~28_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~58_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~28_combout\,
	combout => \T80s|u0|PC[15]~3_combout\);

-- Location: LCCOMB_X18_Y20_N30
\T80s|u0|Add3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~30_combout\ = \T80s|u0|PC\(15) $ (\T80s|u0|Add3~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(15),
	cin => \T80s|u0|Add3~29\,
	combout => \T80s|u0|Add3~30_combout\);

-- Location: FF_X18_Y21_N31
\T80s|u0|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[15]~3_combout\,
	asdata => \T80s|u0|Add3~30_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(15));

-- Location: LCCOMB_X25_Y21_N24
\T80s|u0|BusB~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~54_combout\ = (!\T80s|u0|BusB~12_combout\ & ((\T80s|u0|BusB[2]~13_combout\ & ((\T80s|u0|PC\(15)))) # (!\T80s|u0|BusB[2]~13_combout\ & (\T80s|u0|BusB~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB~53_combout\,
	datac => \T80s|u0|BusB[2]~13_combout\,
	datad => \T80s|u0|PC\(15),
	combout => \T80s|u0|BusB~54_combout\);

-- Location: LCCOMB_X26_Y21_N20
\T80s|u0|BusB~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~55_combout\ = (\T80s|u0|BusB~54_combout\) # ((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~9_combout\,
	datab => \T80s|u0|BusB~54_combout\,
	datad => \T80s|DI_Reg\(7),
	combout => \T80s|u0|BusB~55_combout\);

-- Location: FF_X26_Y21_N21
\T80s|u0|BusB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(7));

-- Location: LCCOMB_X27_Y17_N2
\T80s|u0|Save_Mux[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[7]~2_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux31~3_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux252~0_combout\,
	datab => \T80s|DI_Reg\(7),
	datac => \T80s|u0|Save_ALU_r~q\,
	datad => \T80s|u0|alu|Mux31~3_combout\,
	combout => \T80s|u0|Save_Mux[7]~2_combout\);

-- Location: LCCOMB_X27_Y17_N20
\T80s|u0|Save_Mux[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[7]~3_combout\ = (\T80s|u0|Save_Mux[7]~2_combout\) # ((\T80s|u0|BusB\(7) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(7),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[7]~2_combout\,
	combout => \T80s|u0|Save_Mux[7]~3_combout\);

-- Location: FF_X31_Y23_N17
\T80s|u0|RegBusA_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux8~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(7));

-- Location: LCCOMB_X31_Y23_N16
\T80s|u0|RegDIL[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[7]~14_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[7]~3_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- ((\T80s|u0|RegBusA_r\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Save_Mux[7]~3_combout\,
	datac => \T80s|u0|RegBusA_r\(7),
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIL[7]~14_combout\);

-- Location: LCCOMB_X31_Y23_N22
\T80s|u0|RegDIL[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[7]~15_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[7]~14_combout\ & (\T80s|u0|Regs|Mux24~4_combout\)) # (!\T80s|u0|RegDIL[7]~14_combout\ & ((\T80s|u0|Add9~14_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (((\T80s|u0|RegDIL[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Regs|Mux24~4_combout\,
	datac => \T80s|u0|Add9~14_combout\,
	datad => \T80s|u0|RegDIL[7]~14_combout\,
	combout => \T80s|u0|RegDIL[7]~15_combout\);

-- Location: FF_X29_Y24_N17
\T80s|u0|Regs|RegsL[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[7]~15_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][7]~q\);

-- Location: LCCOMB_X29_Y24_N30
\T80s|u0|Regs|Mux40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux40~2_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|Regs|RegsL[1][7]~q\) # (\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[0][7]~q\ & ((!\T80s|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsL[0][7]~q\,
	datac => \T80s|u0|Regs|RegsL[1][7]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux40~2_combout\);

-- Location: LCCOMB_X31_Y23_N14
\T80s|u0|Regs|Mux40~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux40~3_combout\ = (\T80s|u0|Regs|Mux40~2_combout\ & (((\T80s|u0|Regs|RegsL[3][7]~q\) # (!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux40~2_combout\ & (\T80s|u0|Regs|RegsL[2][7]~q\ & (\T80s|u0|RegAddrC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux40~2_combout\,
	datab => \T80s|u0|Regs|RegsL[2][7]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsL[3][7]~q\,
	combout => \T80s|u0|Regs|Mux40~3_combout\);

-- Location: LCCOMB_X31_Y24_N2
\T80s|u0|Regs|Mux40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux40~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsL[6][7]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsL[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[6][7]~q\,
	datad => \T80s|u0|Regs|RegsL[4][7]~q\,
	combout => \T80s|u0|Regs|Mux40~0_combout\);

-- Location: LCCOMB_X27_Y24_N0
\T80s|u0|Regs|Mux40~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux40~1_combout\ = (\T80s|u0|Regs|Mux40~0_combout\ & (((\T80s|u0|Regs|RegsL[7][7]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux40~0_combout\ & (\T80s|u0|Regs|RegsL[5][7]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux40~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][7]~q\,
	datac => \T80s|u0|Regs|RegsL[7][7]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux40~1_combout\);

-- Location: LCCOMB_X31_Y23_N4
\T80s|u0|Regs|Mux40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux40~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux40~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux40~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux40~3_combout\,
	datad => \T80s|u0|Regs|Mux40~1_combout\,
	combout => \T80s|u0|Regs|Mux40~4_combout\);

-- Location: LCCOMB_X19_Y22_N0
\T80s|u0|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~0_combout\ = (\T80s|u0|Regs|Mux47~4_combout\ & (\T80s|DI_Reg\(0) $ (VCC))) # (!\T80s|u0|Regs|Mux47~4_combout\ & (\T80s|DI_Reg\(0) & VCC))
-- \T80s|u0|Add5~1\ = CARRY((\T80s|u0|Regs|Mux47~4_combout\ & \T80s|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux47~4_combout\,
	datab => \T80s|DI_Reg\(0),
	datad => VCC,
	combout => \T80s|u0|Add5~0_combout\,
	cout => \T80s|u0|Add5~1\);

-- Location: LCCOMB_X19_Y22_N2
\T80s|u0|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~2_combout\ = (\T80s|DI_Reg\(1) & ((\T80s|u0|Regs|Mux46~4_combout\ & (\T80s|u0|Add5~1\ & VCC)) # (!\T80s|u0|Regs|Mux46~4_combout\ & (!\T80s|u0|Add5~1\)))) # (!\T80s|DI_Reg\(1) & ((\T80s|u0|Regs|Mux46~4_combout\ & (!\T80s|u0|Add5~1\)) # 
-- (!\T80s|u0|Regs|Mux46~4_combout\ & ((\T80s|u0|Add5~1\) # (GND)))))
-- \T80s|u0|Add5~3\ = CARRY((\T80s|DI_Reg\(1) & (!\T80s|u0|Regs|Mux46~4_combout\ & !\T80s|u0|Add5~1\)) # (!\T80s|DI_Reg\(1) & ((!\T80s|u0|Add5~1\) # (!\T80s|u0|Regs|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(1),
	datab => \T80s|u0|Regs|Mux46~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~1\,
	combout => \T80s|u0|Add5~2_combout\,
	cout => \T80s|u0|Add5~3\);

-- Location: LCCOMB_X19_Y22_N4
\T80s|u0|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~4_combout\ = ((\T80s|DI_Reg\(2) $ (\T80s|u0|Regs|Mux45~4_combout\ $ (!\T80s|u0|Add5~3\)))) # (GND)
-- \T80s|u0|Add5~5\ = CARRY((\T80s|DI_Reg\(2) & ((\T80s|u0|Regs|Mux45~4_combout\) # (!\T80s|u0|Add5~3\))) # (!\T80s|DI_Reg\(2) & (\T80s|u0|Regs|Mux45~4_combout\ & !\T80s|u0|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(2),
	datab => \T80s|u0|Regs|Mux45~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~3\,
	combout => \T80s|u0|Add5~4_combout\,
	cout => \T80s|u0|Add5~5\);

-- Location: LCCOMB_X19_Y22_N6
\T80s|u0|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~6_combout\ = (\T80s|DI_Reg\(3) & ((\T80s|u0|Regs|Mux44~4_combout\ & (\T80s|u0|Add5~5\ & VCC)) # (!\T80s|u0|Regs|Mux44~4_combout\ & (!\T80s|u0|Add5~5\)))) # (!\T80s|DI_Reg\(3) & ((\T80s|u0|Regs|Mux44~4_combout\ & (!\T80s|u0|Add5~5\)) # 
-- (!\T80s|u0|Regs|Mux44~4_combout\ & ((\T80s|u0|Add5~5\) # (GND)))))
-- \T80s|u0|Add5~7\ = CARRY((\T80s|DI_Reg\(3) & (!\T80s|u0|Regs|Mux44~4_combout\ & !\T80s|u0|Add5~5\)) # (!\T80s|DI_Reg\(3) & ((!\T80s|u0|Add5~5\) # (!\T80s|u0|Regs|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|Regs|Mux44~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~5\,
	combout => \T80s|u0|Add5~6_combout\,
	cout => \T80s|u0|Add5~7\);

-- Location: LCCOMB_X19_Y22_N8
\T80s|u0|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~8_combout\ = ((\T80s|DI_Reg\(4) $ (\T80s|u0|Regs|Mux43~4_combout\ $ (!\T80s|u0|Add5~7\)))) # (GND)
-- \T80s|u0|Add5~9\ = CARRY((\T80s|DI_Reg\(4) & ((\T80s|u0|Regs|Mux43~4_combout\) # (!\T80s|u0|Add5~7\))) # (!\T80s|DI_Reg\(4) & (\T80s|u0|Regs|Mux43~4_combout\ & !\T80s|u0|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(4),
	datab => \T80s|u0|Regs|Mux43~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~7\,
	combout => \T80s|u0|Add5~8_combout\,
	cout => \T80s|u0|Add5~9\);

-- Location: LCCOMB_X19_Y22_N10
\T80s|u0|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~10_combout\ = (\T80s|u0|Regs|Mux42~4_combout\ & ((\T80s|DI_Reg\(5) & (\T80s|u0|Add5~9\ & VCC)) # (!\T80s|DI_Reg\(5) & (!\T80s|u0|Add5~9\)))) # (!\T80s|u0|Regs|Mux42~4_combout\ & ((\T80s|DI_Reg\(5) & (!\T80s|u0|Add5~9\)) # (!\T80s|DI_Reg\(5) 
-- & ((\T80s|u0|Add5~9\) # (GND)))))
-- \T80s|u0|Add5~11\ = CARRY((\T80s|u0|Regs|Mux42~4_combout\ & (!\T80s|DI_Reg\(5) & !\T80s|u0|Add5~9\)) # (!\T80s|u0|Regs|Mux42~4_combout\ & ((!\T80s|u0|Add5~9\) # (!\T80s|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux42~4_combout\,
	datab => \T80s|DI_Reg\(5),
	datad => VCC,
	cin => \T80s|u0|Add5~9\,
	combout => \T80s|u0|Add5~10_combout\,
	cout => \T80s|u0|Add5~11\);

-- Location: LCCOMB_X19_Y22_N12
\T80s|u0|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~12_combout\ = ((\T80s|DI_Reg\(6) $ (\T80s|u0|Regs|Mux41~4_combout\ $ (!\T80s|u0|Add5~11\)))) # (GND)
-- \T80s|u0|Add5~13\ = CARRY((\T80s|DI_Reg\(6) & ((\T80s|u0|Regs|Mux41~4_combout\) # (!\T80s|u0|Add5~11\))) # (!\T80s|DI_Reg\(6) & (\T80s|u0|Regs|Mux41~4_combout\ & !\T80s|u0|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(6),
	datab => \T80s|u0|Regs|Mux41~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~11\,
	combout => \T80s|u0|Add5~12_combout\,
	cout => \T80s|u0|Add5~13\);

-- Location: LCCOMB_X19_Y22_N14
\T80s|u0|Add5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~14_combout\ = (\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux40~4_combout\ & (\T80s|u0|Add5~13\ & VCC)) # (!\T80s|u0|Regs|Mux40~4_combout\ & (!\T80s|u0|Add5~13\)))) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux40~4_combout\ & (!\T80s|u0|Add5~13\)) # 
-- (!\T80s|u0|Regs|Mux40~4_combout\ & ((\T80s|u0|Add5~13\) # (GND)))))
-- \T80s|u0|Add5~15\ = CARRY((\T80s|DI_Reg\(7) & (!\T80s|u0|Regs|Mux40~4_combout\ & !\T80s|u0|Add5~13\)) # (!\T80s|DI_Reg\(7) & ((!\T80s|u0|Add5~13\) # (!\T80s|u0|Regs|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux40~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~13\,
	combout => \T80s|u0|Add5~14_combout\,
	cout => \T80s|u0|Add5~15\);

-- Location: LCCOMB_X19_Y22_N16
\T80s|u0|Add5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~16_combout\ = ((\T80s|DI_Reg\(7) $ (\T80s|u0|Regs|Mux39~4_combout\ $ (!\T80s|u0|Add5~15\)))) # (GND)
-- \T80s|u0|Add5~17\ = CARRY((\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux39~4_combout\) # (!\T80s|u0|Add5~15\))) # (!\T80s|DI_Reg\(7) & (\T80s|u0|Regs|Mux39~4_combout\ & !\T80s|u0|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux39~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~15\,
	combout => \T80s|u0|Add5~16_combout\,
	cout => \T80s|u0|Add5~17\);

-- Location: LCCOMB_X19_Y22_N18
\T80s|u0|Add5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~18_combout\ = (\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux38~4_combout\ & (\T80s|u0|Add5~17\ & VCC)) # (!\T80s|u0|Regs|Mux38~4_combout\ & (!\T80s|u0|Add5~17\)))) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux38~4_combout\ & (!\T80s|u0|Add5~17\)) # 
-- (!\T80s|u0|Regs|Mux38~4_combout\ & ((\T80s|u0|Add5~17\) # (GND)))))
-- \T80s|u0|Add5~19\ = CARRY((\T80s|DI_Reg\(7) & (!\T80s|u0|Regs|Mux38~4_combout\ & !\T80s|u0|Add5~17\)) # (!\T80s|DI_Reg\(7) & ((!\T80s|u0|Add5~17\) # (!\T80s|u0|Regs|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux38~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~17\,
	combout => \T80s|u0|Add5~18_combout\,
	cout => \T80s|u0|Add5~19\);

-- Location: LCCOMB_X19_Y22_N20
\T80s|u0|Add5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~20_combout\ = ((\T80s|DI_Reg\(7) $ (\T80s|u0|Regs|Mux37~4_combout\ $ (!\T80s|u0|Add5~19\)))) # (GND)
-- \T80s|u0|Add5~21\ = CARRY((\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux37~4_combout\) # (!\T80s|u0|Add5~19\))) # (!\T80s|DI_Reg\(7) & (\T80s|u0|Regs|Mux37~4_combout\ & !\T80s|u0|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux37~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~19\,
	combout => \T80s|u0|Add5~20_combout\,
	cout => \T80s|u0|Add5~21\);

-- Location: LCCOMB_X19_Y22_N22
\T80s|u0|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add5~22_combout\ = (\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux36~4_combout\ & (\T80s|u0|Add5~21\ & VCC)) # (!\T80s|u0|Regs|Mux36~4_combout\ & (!\T80s|u0|Add5~21\)))) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Regs|Mux36~4_combout\ & (!\T80s|u0|Add5~21\)) # 
-- (!\T80s|u0|Regs|Mux36~4_combout\ & ((\T80s|u0|Add5~21\) # (GND)))))
-- \T80s|u0|Add5~23\ = CARRY((\T80s|DI_Reg\(7) & (!\T80s|u0|Regs|Mux36~4_combout\ & !\T80s|u0|Add5~21\)) # (!\T80s|DI_Reg\(7) & ((!\T80s|u0|Add5~21\) # (!\T80s|u0|Regs|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|Regs|Mux36~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add5~21\,
	combout => \T80s|u0|Add5~22_combout\,
	cout => \T80s|u0|Add5~23\);

-- Location: LCCOMB_X20_Y19_N28
\T80s|u0|TmpAddr~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~48_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(4))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(4),
	datac => \T80s|u0|mcode|Mux268~3_combout\,
	datad => \T80s|u0|Add5~24_combout\,
	combout => \T80s|u0|TmpAddr~48_combout\);

-- Location: LCCOMB_X20_Y19_N8
\T80s|u0|TmpAddr~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~62_combout\ = (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(0) & \T80s|u0|TmpAddr~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(1),
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|TState\(0),
	datad => \T80s|u0|TmpAddr~48_combout\,
	combout => \T80s|u0|TmpAddr~62_combout\);

-- Location: FF_X20_Y19_N9
\T80s|u0|TmpAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~62_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(12));

-- Location: LCCOMB_X23_Y19_N2
\T80s|u0|PC~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~61_combout\ = (\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|TmpAddr\(12)) # ((\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC[10]~10_combout\ & (((\T80s|u0|Add2~24_combout\ & !\T80s|u0|PC[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(12),
	datab => \T80s|u0|Add2~24_combout\,
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~61_combout\);

-- Location: LCCOMB_X23_Y19_N8
\T80s|u0|PC~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~62_combout\ = (\T80s|u0|PC~61_combout\ & ((\T80s|u0|Regs|Mux35~4_combout\) # ((!\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC~61_combout\ & (((\T80s|DI_Reg\(4) & \T80s|u0|PC[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux35~4_combout\,
	datab => \T80s|u0|PC~61_combout\,
	datac => \T80s|DI_Reg\(4),
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~62_combout\);

-- Location: LCCOMB_X18_Y21_N10
\T80s|u0|PC[12]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[12]~6_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~22_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~62_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~22_combout\,
	combout => \T80s|u0|PC[12]~6_combout\);

-- Location: FF_X18_Y21_N11
\T80s|u0|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[12]~6_combout\,
	asdata => \T80s|u0|Add3~24_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(12));

-- Location: LCCOMB_X30_Y21_N2
\T80s|u0|BusB~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~14_combout\ = (!\T80s|u0|BusB~12_combout\ & !\T80s|u0|BusB[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|BusB~12_combout\,
	datad => \T80s|u0|BusB[2]~13_combout\,
	combout => \T80s|u0|BusB~14_combout\);

-- Location: LCCOMB_X29_Y24_N12
\T80s|u0|Regs|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux27~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsL[1][4]~q\))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (\T80s|u0|Regs|RegsL[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsL[0][4]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsL[1][4]~q\,
	combout => \T80s|u0|Regs|Mux27~2_combout\);

-- Location: LCCOMB_X28_Y23_N4
\T80s|u0|Regs|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux27~3_combout\ = (\T80s|u0|Regs|Mux27~2_combout\ & (((\T80s|u0|Regs|RegsL[3][4]~q\) # (!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux27~2_combout\ & (\T80s|u0|Regs|RegsL[2][4]~q\ & (\T80s|u0|RegAddrB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[2][4]~q\,
	datab => \T80s|u0|Regs|Mux27~2_combout\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[3][4]~q\,
	combout => \T80s|u0|Regs|Mux27~3_combout\);

-- Location: LCCOMB_X28_Y24_N26
\T80s|u0|Regs|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux27~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|Regs|RegsL[6][4]~q\) # (\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsL[4][4]~q\ & ((!\T80s|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][4]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsL[6][4]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux27~0_combout\);

-- Location: LCCOMB_X27_Y24_N4
\T80s|u0|Regs|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux27~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux27~0_combout\ & ((\T80s|u0|Regs|RegsL[7][4]~q\))) # (!\T80s|u0|Regs|Mux27~0_combout\ & (\T80s|u0|Regs|RegsL[5][4]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (((\T80s|u0|Regs|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][4]~q\,
	datac => \T80s|u0|Regs|RegsL[7][4]~q\,
	datad => \T80s|u0|Regs|Mux27~0_combout\,
	combout => \T80s|u0|Regs|Mux27~1_combout\);

-- Location: LCCOMB_X28_Y23_N26
\T80s|u0|Regs|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux27~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux27~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux27~3_combout\,
	datad => \T80s|u0|Regs|Mux27~1_combout\,
	combout => \T80s|u0|Regs|Mux27~4_combout\);

-- Location: LCCOMB_X25_Y19_N2
\T80s|u0|F~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~74_combout\ = (\T80s|u0|ALU_Op_r\(1) & (!\T80s|u0|alu|Add0~2_combout\ & ((\T80s|u0|ALU_Op_r\(0)) # (!\T80s|u0|ALU_Op_r\(2))))) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|ALU_Op_r\(2) & (!\T80s|u0|ALU_Op_r\(0))) # (!\T80s|u0|ALU_Op_r\(2) & 
-- ((\T80s|u0|alu|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Add0~2_combout\,
	combout => \T80s|u0|F~74_combout\);

-- Location: LCCOMB_X25_Y19_N22
\T80s|u0|F~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~36_combout\ = (\T80s|u0|ALU_Op_r\(1) & (!\T80s|u0|F\(4) & ((\T80s|u0|ALU_Op_r\(0)) # (!\T80s|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|F\(4),
	combout => \T80s|u0|F~36_combout\);

-- Location: LCCOMB_X25_Y21_N12
\T80s|u0|F~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~37_combout\ = (\T80s|u0|F\(1) & ((\T80s|u0|BusA\(1)) # ((\T80s|u0|BusA\(2))))) # (!\T80s|u0|F\(1) & ((\T80s|u0|F\(4)) # ((\T80s|u0|BusA\(1) & \T80s|u0|BusA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(1),
	datab => \T80s|u0|F\(1),
	datac => \T80s|u0|F\(4),
	datad => \T80s|u0|BusA\(2),
	combout => \T80s|u0|F~37_combout\);

-- Location: LCCOMB_X25_Y21_N6
\T80s|u0|F~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~38_combout\ = ((\T80s|u0|BusA\(3) & (\T80s|u0|F\(1) & \T80s|u0|F~37_combout\)) # (!\T80s|u0|BusA\(3) & (!\T80s|u0|F\(1) & !\T80s|u0|F~37_combout\))) # (!\T80s|u0|ALU_Op_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(3),
	datab => \T80s|u0|F\(1),
	datac => \T80s|u0|ALU_Op_r\(2),
	datad => \T80s|u0|F~37_combout\,
	combout => \T80s|u0|F~38_combout\);

-- Location: LCCOMB_X25_Y19_N0
\T80s|u0|F~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~39_combout\ = (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|F~38_combout\ & (\T80s|u0|ALU_Op_r\(2) $ (\T80s|u0|ALU_Op_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|F~38_combout\,
	combout => \T80s|u0|F~39_combout\);

-- Location: LCCOMB_X25_Y19_N14
\T80s|u0|F~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~40_combout\ = (\T80s|u0|ALU_Op_r\(3) & (((\T80s|u0|F~36_combout\) # (\T80s|u0|F~39_combout\)))) # (!\T80s|u0|ALU_Op_r\(3) & (\T80s|u0|F~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datab => \T80s|u0|F~74_combout\,
	datac => \T80s|u0|F~36_combout\,
	datad => \T80s|u0|F~39_combout\,
	combout => \T80s|u0|F~40_combout\);

-- Location: LCCOMB_X27_Y15_N14
\T80s|u0|F~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~34_combout\ = (!\T80s|u0|ACC[4]~16_combout\ & (((!\T80s|u0|mcode|Mux289~0_combout\ & !\T80s|u0|mcode|Mux288~0_combout\)) # (!\T80s|u0|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|mcode|Mux289~0_combout\,
	datad => \T80s|u0|mcode|Mux288~0_combout\,
	combout => \T80s|u0|F~34_combout\);

-- Location: FF_X27_Y15_N1
\T80s|u0|Fp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(4),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(4));

-- Location: LCCOMB_X27_Y15_N10
\T80s|u0|F~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~32_combout\ = (!\T80s|u0|mcode|Mux289~0_combout\ & ((\T80s|u0|mcode|Mux288~0_combout\ & (!\T80s|u0|F\(0))) # (!\T80s|u0|mcode|Mux288~0_combout\ & ((\T80s|u0|F~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux289~0_combout\,
	datab => \T80s|u0|mcode|Mux288~0_combout\,
	datac => \T80s|u0|F\(0),
	datad => \T80s|u0|F~73_combout\,
	combout => \T80s|u0|F~32_combout\);

-- Location: LCCOMB_X27_Y15_N0
\T80s|u0|F~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~33_combout\ = (\T80s|u0|ACC[4]~16_combout\ & (((!\T80s|u0|Fp\(4))))) # (!\T80s|u0|ACC[4]~16_combout\ & (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|F~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|Fp\(4),
	datad => \T80s|u0|F~32_combout\,
	combout => \T80s|u0|F~33_combout\);

-- Location: LCCOMB_X27_Y15_N16
\T80s|u0|F~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~35_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|F~33_combout\) # ((\T80s|u0|F~34_combout\ & !\T80s|u0|F\(4))))) # (!\T80s|u0|process_0~1_combout\ & (((!\T80s|u0|F\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|F~34_combout\,
	datac => \T80s|u0|F\(4),
	datad => \T80s|u0|F~33_combout\,
	combout => \T80s|u0|F~35_combout\);

-- Location: LCCOMB_X25_Y19_N4
\T80s|u0|F~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~41_combout\ = (\T80s|u0|F~31_combout\ & ((\T80s|u0|process_0~2_combout\ & ((\T80s|u0|F~35_combout\))) # (!\T80s|u0|process_0~2_combout\ & (\T80s|u0|F~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~2_combout\,
	datab => \T80s|u0|F~31_combout\,
	datac => \T80s|u0|F~40_combout\,
	datad => \T80s|u0|F~35_combout\,
	combout => \T80s|u0|F~41_combout\);

-- Location: LCCOMB_X25_Y19_N6
\T80s|u0|F~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~42_combout\ = (!\T80s|u0|F~41_combout\ & ((!\T80s|u0|Save_Mux[4]~13_combout\) # (!\T80s|u0|F~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|F~13_combout\,
	datac => \T80s|u0|F~41_combout\,
	datad => \T80s|u0|Save_Mux[4]~13_combout\,
	combout => \T80s|u0|F~42_combout\);

-- Location: FF_X25_Y19_N7
\T80s|u0|F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~42_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(4));

-- Location: LCCOMB_X23_Y21_N4
\T80s|u0|BusB~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~39_combout\ = (\T80s|u0|BusB[2]~11_combout\ & (((\T80s|u0|PC\(4)) # (!\T80s|u0|BusB[2]~17_combout\)))) # (!\T80s|u0|BusB[2]~11_combout\ & (!\T80s|u0|F\(4) & (\T80s|u0|BusB[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(4),
	datab => \T80s|u0|BusB[2]~11_combout\,
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|PC\(4),
	combout => \T80s|u0|BusB~39_combout\);

-- Location: LCCOMB_X23_Y23_N0
\T80s|u0|BusB~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~40_combout\ = (\T80s|u0|BusB[2]~16_combout\ & (((\T80s|u0|BusB~39_combout\)))) # (!\T80s|u0|BusB[2]~16_combout\ & ((\T80s|u0|BusB~39_combout\ & ((!\T80s|u0|SP\(12)))) # (!\T80s|u0|BusB~39_combout\ & (!\T80s|u0|SP\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(4),
	datab => \T80s|u0|SP\(12),
	datac => \T80s|u0|BusB[2]~16_combout\,
	datad => \T80s|u0|BusB~39_combout\,
	combout => \T80s|u0|BusB~40_combout\);

-- Location: LCCOMB_X23_Y23_N2
\T80s|u0|BusB~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~41_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (((\T80s|u0|BusB[2]~15_combout\) # (\T80s|u0|BusB~40_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & (!\T80s|u0|ACC\(4) & (!\T80s|u0|BusB[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|ACC\(4),
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|BusB~40_combout\,
	combout => \T80s|u0|BusB~41_combout\);

-- Location: LCCOMB_X23_Y23_N20
\T80s|u0|BusB~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~42_combout\ = (\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|BusB~41_combout\ & (\T80s|u0|Regs|Mux27~4_combout\)) # (!\T80s|u0|BusB~41_combout\ & ((\T80s|u0|Regs|Mux19~4_combout\))))) # (!\T80s|u0|BusB[2]~15_combout\ & 
-- (((\T80s|u0|BusB~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~15_combout\,
	datab => \T80s|u0|Regs|Mux27~4_combout\,
	datac => \T80s|u0|Regs|Mux19~4_combout\,
	datad => \T80s|u0|BusB~41_combout\,
	combout => \T80s|u0|BusB~42_combout\);

-- Location: LCCOMB_X23_Y23_N10
\T80s|u0|BusB~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~43_combout\ = (\T80s|DI_Reg\(4) & ((\T80s|u0|BusB[2]~9_combout\) # ((\T80s|u0|BusB~14_combout\ & \T80s|u0|BusB~42_combout\)))) # (!\T80s|DI_Reg\(4) & (\T80s|u0|BusB~14_combout\ & ((\T80s|u0|BusB~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(4),
	datab => \T80s|u0|BusB~14_combout\,
	datac => \T80s|u0|BusB[2]~9_combout\,
	datad => \T80s|u0|BusB~42_combout\,
	combout => \T80s|u0|BusB~43_combout\);

-- Location: LCCOMB_X27_Y21_N16
\T80s|u0|BusB~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~65_combout\ = (\T80s|u0|BusB~43_combout\) # ((!\T80s|u0|BusB~12_combout\ & (\T80s|u0|PC\(12) & \T80s|u0|BusB[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|PC\(12),
	datac => \T80s|u0|BusB[2]~13_combout\,
	datad => \T80s|u0|BusB~43_combout\,
	combout => \T80s|u0|BusB~65_combout\);

-- Location: FF_X27_Y21_N17
\T80s|u0|BusB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(4));

-- Location: LCCOMB_X27_Y17_N6
\T80s|u0|Save_Mux[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[4]~12_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux34~5_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(4),
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|alu|Mux34~5_combout\,
	combout => \T80s|u0|Save_Mux[4]~12_combout\);

-- Location: LCCOMB_X27_Y17_N4
\T80s|u0|Save_Mux[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[4]~13_combout\ = (\T80s|u0|Save_Mux[4]~12_combout\) # ((\T80s|u0|BusB\(4) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(4),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[4]~12_combout\,
	combout => \T80s|u0|Save_Mux[4]~13_combout\);

-- Location: LCCOMB_X30_Y22_N20
\T80s|u0|RegDIL[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[4]~9_combout\ = (\T80s|u0|RegDIL[4]~8_combout\ & (((\T80s|u0|Regs|Mux27~4_combout\)) # (!\T80s|u0|RegDIH[4]~0_combout\))) # (!\T80s|u0|RegDIL[4]~8_combout\ & (\T80s|u0|RegDIH[4]~0_combout\ & (\T80s|u0|Save_Mux[4]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIL[4]~8_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|Save_Mux[4]~13_combout\,
	datad => \T80s|u0|Regs|Mux27~4_combout\,
	combout => \T80s|u0|RegDIL[4]~9_combout\);

-- Location: FF_X31_Y24_N13
\T80s|u0|Regs|RegsL[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIL[4]~9_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsL[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[4][4]~q\);

-- Location: LCCOMB_X31_Y24_N18
\T80s|u0|Regs|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux43~0_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[6][4]~q\))) # (!\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[4][4]~q\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[6][4]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux43~0_combout\);

-- Location: LCCOMB_X27_Y24_N24
\T80s|u0|Regs|Mux43~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux43~1_combout\ = (\T80s|u0|Regs|Mux43~0_combout\ & (((\T80s|u0|Regs|RegsL[7][4]~q\) # (!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux43~0_combout\ & (\T80s|u0|Regs|RegsL[5][4]~q\ & ((\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux43~0_combout\,
	datab => \T80s|u0|Regs|RegsL[5][4]~q\,
	datac => \T80s|u0|Regs|RegsL[7][4]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux43~1_combout\);

-- Location: LCCOMB_X29_Y24_N18
\T80s|u0|Regs|Mux43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux43~2_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|Regs|RegsL[1][4]~q\) # (\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[0][4]~q\ & ((!\T80s|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsL[0][4]~q\,
	datac => \T80s|u0|Regs|RegsL[1][4]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux43~2_combout\);

-- Location: LCCOMB_X28_Y23_N16
\T80s|u0|Regs|Mux43~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux43~3_combout\ = (\T80s|u0|Regs|Mux43~2_combout\ & ((\T80s|u0|Regs|RegsL[3][4]~q\) # ((!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux43~2_combout\ & (((\T80s|u0|RegAddrC\(1) & \T80s|u0|Regs|RegsL[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][4]~q\,
	datab => \T80s|u0|Regs|Mux43~2_combout\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsL[2][4]~q\,
	combout => \T80s|u0|Regs|Mux43~3_combout\);

-- Location: LCCOMB_X27_Y24_N26
\T80s|u0|Regs|Mux43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux43~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux43~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux43~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux43~1_combout\,
	datac => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux43~3_combout\,
	combout => \T80s|u0|Regs|Mux43~4_combout\);

-- Location: LCCOMB_X25_Y20_N26
\T80s|u0|SP~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~25_combout\ = (\T80s|u0|SP[7]~10_combout\ & (((\T80s|u0|SP[7]~11_combout\)))) # (!\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP[7]~11_combout\ & (\T80s|u0|Add7~8_combout\)) # (!\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|Save_Mux[4]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~10_combout\,
	datab => \T80s|u0|Add7~8_combout\,
	datac => \T80s|u0|Save_Mux[4]~13_combout\,
	datad => \T80s|u0|SP[7]~11_combout\,
	combout => \T80s|u0|SP~25_combout\);

-- Location: LCCOMB_X24_Y20_N8
\T80s|u0|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~8_combout\ = (\T80s|u0|SP\(4) & (\T80s|u0|Add6~7\ $ (GND))) # (!\T80s|u0|SP\(4) & ((GND) # (!\T80s|u0|Add6~7\)))
-- \T80s|u0|Add6~9\ = CARRY((!\T80s|u0|Add6~7\) # (!\T80s|u0|SP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(4),
	datad => VCC,
	cin => \T80s|u0|Add6~7\,
	combout => \T80s|u0|Add6~8_combout\,
	cout => \T80s|u0|Add6~9\);

-- Location: LCCOMB_X25_Y20_N20
\T80s|u0|SP~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~26_combout\ = (\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP~25_combout\ & ((!\T80s|u0|Add6~8_combout\))) # (!\T80s|u0|SP~25_combout\ & (!\T80s|u0|Regs|Mux43~4_combout\)))) # (!\T80s|u0|SP[7]~10_combout\ & (((!\T80s|u0|SP~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~10_combout\,
	datab => \T80s|u0|Regs|Mux43~4_combout\,
	datac => \T80s|u0|SP~25_combout\,
	datad => \T80s|u0|Add6~8_combout\,
	combout => \T80s|u0|SP~26_combout\);

-- Location: FF_X25_Y20_N21
\T80s|u0|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~26_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(4));

-- Location: LCCOMB_X24_Y20_N10
\T80s|u0|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~10_combout\ = (\T80s|u0|SP\(5) & (!\T80s|u0|Add6~9\)) # (!\T80s|u0|SP\(5) & (\T80s|u0|Add6~9\ & VCC))
-- \T80s|u0|Add6~11\ = CARRY((\T80s|u0|SP\(5) & !\T80s|u0|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(5),
	datad => VCC,
	cin => \T80s|u0|Add6~9\,
	combout => \T80s|u0|Add6~10_combout\,
	cout => \T80s|u0|Add6~11\);

-- Location: LCCOMB_X25_Y20_N28
\T80s|u0|SP~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~27_combout\ = (\T80s|u0|SP[7]~11_combout\ & (((\T80s|u0|SP[7]~10_combout\)))) # (!\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|SP[7]~10_combout\ & (\T80s|u0|Regs|Mux42~4_combout\)) # (!\T80s|u0|SP[7]~10_combout\ & 
-- ((\T80s|u0|Save_Mux[5]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux42~4_combout\,
	datab => \T80s|u0|SP[7]~11_combout\,
	datac => \T80s|u0|SP[7]~10_combout\,
	datad => \T80s|u0|Save_Mux[5]~15_combout\,
	combout => \T80s|u0|SP~27_combout\);

-- Location: LCCOMB_X25_Y20_N10
\T80s|u0|SP~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~28_combout\ = (\T80s|u0|SP~27_combout\ & (!\T80s|u0|Add6~10_combout\ & ((\T80s|u0|SP[7]~11_combout\)))) # (!\T80s|u0|SP~27_combout\ & (((!\T80s|u0|SP[7]~11_combout\) # (!\T80s|u0|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~10_combout\,
	datab => \T80s|u0|SP~27_combout\,
	datac => \T80s|u0|Add7~10_combout\,
	datad => \T80s|u0|SP[7]~11_combout\,
	combout => \T80s|u0|SP~28_combout\);

-- Location: FF_X25_Y20_N11
\T80s|u0|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~28_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(5));

-- Location: LCCOMB_X24_Y20_N12
\T80s|u0|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~12_combout\ = (\T80s|u0|SP\(6) & (\T80s|u0|Add6~11\ $ (GND))) # (!\T80s|u0|SP\(6) & ((GND) # (!\T80s|u0|Add6~11\)))
-- \T80s|u0|Add6~13\ = CARRY((!\T80s|u0|Add6~11\) # (!\T80s|u0|SP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(6),
	datad => VCC,
	cin => \T80s|u0|Add6~11\,
	combout => \T80s|u0|Add6~12_combout\,
	cout => \T80s|u0|Add6~13\);

-- Location: LCCOMB_X26_Y18_N14
\T80s|u0|SP~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~29_combout\ = (\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|Add7~12_combout\) # ((\T80s|u0|SP[7]~10_combout\)))) # (!\T80s|u0|SP[7]~11_combout\ & (((\T80s|u0|Save_Mux[6]~5_combout\ & !\T80s|u0|SP[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~11_combout\,
	datab => \T80s|u0|Add7~12_combout\,
	datac => \T80s|u0|Save_Mux[6]~5_combout\,
	datad => \T80s|u0|SP[7]~10_combout\,
	combout => \T80s|u0|SP~29_combout\);

-- Location: LCCOMB_X26_Y18_N6
\T80s|u0|SP~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~30_combout\ = (\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP~29_combout\ & (!\T80s|u0|Add6~12_combout\)) # (!\T80s|u0|SP~29_combout\ & ((!\T80s|u0|Regs|Mux41~4_combout\))))) # (!\T80s|u0|SP[7]~10_combout\ & (((!\T80s|u0|SP~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~12_combout\,
	datab => \T80s|u0|SP[7]~10_combout\,
	datac => \T80s|u0|SP~29_combout\,
	datad => \T80s|u0|Regs|Mux41~4_combout\,
	combout => \T80s|u0|SP~30_combout\);

-- Location: FF_X26_Y18_N7
\T80s|u0|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~30_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(6));

-- Location: LCCOMB_X24_Y20_N14
\T80s|u0|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~14_combout\ = (\T80s|u0|SP\(7) & (!\T80s|u0|Add6~13\)) # (!\T80s|u0|SP\(7) & (\T80s|u0|Add6~13\ & VCC))
-- \T80s|u0|Add6~15\ = CARRY((\T80s|u0|SP\(7) & !\T80s|u0|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(7),
	datad => VCC,
	cin => \T80s|u0|Add6~13\,
	combout => \T80s|u0|Add6~14_combout\,
	cout => \T80s|u0|Add6~15\);

-- Location: LCCOMB_X25_Y20_N30
\T80s|u0|SP~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~31_combout\ = (\T80s|u0|SP[7]~10_combout\ & ((\T80s|u0|SP[7]~11_combout\) # ((\T80s|u0|Regs|Mux40~4_combout\)))) # (!\T80s|u0|SP[7]~10_combout\ & (!\T80s|u0|SP[7]~11_combout\ & ((\T80s|u0|Save_Mux[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[7]~10_combout\,
	datab => \T80s|u0|SP[7]~11_combout\,
	datac => \T80s|u0|Regs|Mux40~4_combout\,
	datad => \T80s|u0|Save_Mux[7]~3_combout\,
	combout => \T80s|u0|SP~31_combout\);

-- Location: LCCOMB_X25_Y20_N24
\T80s|u0|SP~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~32_combout\ = (\T80s|u0|SP~31_combout\ & (!\T80s|u0|Add6~14_combout\ & ((\T80s|u0|SP[7]~11_combout\)))) # (!\T80s|u0|SP~31_combout\ & (((!\T80s|u0|SP[7]~11_combout\) # (!\T80s|u0|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~14_combout\,
	datab => \T80s|u0|Add7~14_combout\,
	datac => \T80s|u0|SP~31_combout\,
	datad => \T80s|u0|SP[7]~11_combout\,
	combout => \T80s|u0|SP~32_combout\);

-- Location: FF_X25_Y20_N25
\T80s|u0|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~32_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(7));

-- Location: LCCOMB_X26_Y19_N4
\T80s|u0|SP~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~4_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|Add7~16_combout\) # (\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & (\T80s|u0|Save_Mux[0]~7_combout\ & ((!\T80s|u0|SP[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Save_Mux[0]~7_combout\,
	datac => \T80s|u0|Add7~16_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~4_combout\);

-- Location: LCCOMB_X26_Y19_N10
\T80s|u0|SP~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~5_combout\ = (\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|SP~4_combout\ & (!\T80s|u0|Add6~16_combout\)) # (!\T80s|u0|SP~4_combout\ & ((!\T80s|u0|Regs|Mux39~4_combout\))))) # (!\T80s|u0|SP[9]~2_combout\ & (((!\T80s|u0|SP~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~16_combout\,
	datab => \T80s|u0|SP[9]~2_combout\,
	datac => \T80s|u0|SP~4_combout\,
	datad => \T80s|u0|Regs|Mux39~4_combout\,
	combout => \T80s|u0|SP~5_combout\);

-- Location: FF_X26_Y20_N1
\T80s|u0|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~5_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(8));

-- Location: LCCOMB_X19_Y14_N30
\T80s|u0|mcode|Mux267~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~1_combout\ = (!\T80s|u0|IR\(7) & (((!\T80s|u0|mcode|Mux298~0_combout\) # (!\T80s|u0|Equal4~3_combout\)) # (!\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|Equal4~3_combout\,
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|mcode|Mux267~1_combout\);

-- Location: LCCOMB_X19_Y13_N18
\T80s|u0|mcode|Mux267~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~2_combout\ = (\T80s|u0|mcode|Mux267~1_combout\) # ((\T80s|u0|IR\(7) & (!\T80s|u0|alu|Q_t~181_combout\ & !\T80s|u0|alu|Q_t~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|alu|Q_t~181_combout\,
	datac => \T80s|u0|mcode|Mux267~1_combout\,
	datad => \T80s|u0|alu|Q_t~173_combout\,
	combout => \T80s|u0|mcode|Mux267~2_combout\);

-- Location: LCCOMB_X19_Y13_N0
\T80s|u0|mcode|Mux267~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~3_combout\ = ((\T80s|u0|IR\(3) & ((!\T80s|u0|alu|Q_t~173_combout\))) # (!\T80s|u0|IR\(3) & (!\T80s|u0|alu|Q_t~181_combout\))) # (!\T80s|u0|Equal3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal3~3_combout\,
	datab => \T80s|u0|alu|Q_t~181_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~173_combout\,
	combout => \T80s|u0|mcode|Mux267~3_combout\);

-- Location: LCCOMB_X19_Y13_N2
\T80s|u0|mcode|Mux267~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~4_combout\ = ((\T80s|u0|ISet\(0)) # ((\T80s|u0|IR\(0) & \T80s|u0|mcode|Mux267~3_combout\))) # (!\T80s|u0|mcode|Mux147~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux267~3_combout\,
	combout => \T80s|u0|mcode|Mux267~4_combout\);

-- Location: LCCOMB_X20_Y16_N2
\T80s|u0|alu|Q_t~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~180_combout\ = \T80s|u0|IR\(2) $ (\T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~180_combout\);

-- Location: LCCOMB_X20_Y16_N0
\T80s|u0|mcode|Mux267~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~0_combout\ = (((\T80s|u0|IR\(7)) # (!\T80s|u0|alu|Q_t~180_combout\)) # (!\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|mcode|Mux220~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux220~2_combout\,
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|alu|Q_t~180_combout\,
	combout => \T80s|u0|mcode|Mux267~0_combout\);

-- Location: LCCOMB_X20_Y16_N6
\T80s|u0|mcode|Mux267~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux267~5_combout\ = (\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux267~0_combout\)))) # (!\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux267~2_combout\) # ((\T80s|u0|mcode|Mux267~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux267~2_combout\,
	datac => \T80s|u0|mcode|Mux267~4_combout\,
	datad => \T80s|u0|mcode|Mux267~0_combout\,
	combout => \T80s|u0|mcode|Mux267~5_combout\);

-- Location: LCCOMB_X19_Y20_N10
\T80s|u0|TmpAddr~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~43_combout\ = (\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~0_combout\))) # (!\T80s|u0|mcode|Mux267~5_combout\ & (((\T80s|DI_Reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~0_combout\,
	datac => \T80s|DI_Reg\(0),
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr~43_combout\);

-- Location: LCCOMB_X19_Y20_N18
\T80s|u0|TmpAddr~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~57_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TmpAddr~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TmpAddr~43_combout\,
	combout => \T80s|u0|TmpAddr~57_combout\);

-- Location: LCCOMB_X20_Y20_N12
\T80s|u0|TmpAddr[7]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr[7]~33_combout\ = ((\T80s|Equal1~0_combout\ & !\T80s|u0|mcode|Mux267~5_combout\)) # (!\T80s|u0|TmpAddr[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr[7]~30_combout\,
	datac => \T80s|Equal1~0_combout\,
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr[7]~33_combout\);

-- Location: FF_X19_Y20_N19
\T80s|u0|TmpAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~57_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(0));

-- Location: LCCOMB_X23_Y17_N30
\T80s|u0|PC~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~21_combout\ = (\T80s|u0|TmpAddr\(0) & (((!\T80s|u0|mcode|Mux297~0_combout\ & !\T80s|u0|process_0~0_combout\)) # (!\T80s|u0|mcode|Mux290~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux297~0_combout\,
	datab => \T80s|u0|process_0~0_combout\,
	datac => \T80s|u0|TmpAddr\(0),
	datad => \T80s|u0|mcode|Mux290~4_combout\,
	combout => \T80s|u0|PC~21_combout\);

-- Location: LCCOMB_X23_Y17_N20
\T80s|u0|PC~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~22_combout\ = (\T80s|u0|PC~21_combout\) # ((\T80s|u0|mcode|Mux297~0_combout\ & (\T80s|u0|Regs|Mux47~4_combout\ & \T80s|u0|mcode|Mux290~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux297~0_combout\,
	datab => \T80s|u0|Regs|Mux47~4_combout\,
	datac => \T80s|u0|PC~21_combout\,
	datad => \T80s|u0|mcode|Mux290~4_combout\,
	combout => \T80s|u0|PC~22_combout\);

-- Location: LCCOMB_X21_Y17_N12
\T80s|u0|PC~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~23_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|PC~22_combout\) # ((\T80s|u0|PC[10]~17_combout\ & \T80s|u0|PC\(0))))) # (!\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|PC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~17_combout\,
	datab => \T80s|u0|PC\(0),
	datac => \T80s|u0|PC~22_combout\,
	datad => \T80s|u0|Equal0~2_combout\,
	combout => \T80s|u0|PC~23_combout\);

-- Location: LCCOMB_X21_Y17_N18
\T80s|u0|PC~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~24_combout\ = (\T80s|Equal3~0_combout\ & (\T80s|u0|process_0~1_combout\)) # (!\T80s|Equal3~0_combout\ & ((\T80s|u0|process_0~1_combout\ & ((\T80s|u0|PC~23_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|PC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|PC\(0),
	datad => \T80s|u0|PC~23_combout\,
	combout => \T80s|u0|PC~24_combout\);

-- Location: LCCOMB_X18_Y20_N0
\T80s|u0|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~0_combout\ = \T80s|u0|PC\(0) $ (VCC)
-- \T80s|u0|Add3~1\ = CARRY(\T80s|u0|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(0),
	datad => VCC,
	combout => \T80s|u0|Add3~0_combout\,
	cout => \T80s|u0|Add3~1\);

-- Location: LCCOMB_X21_Y17_N20
\T80s|u0|PC~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~26_combout\ = (!\T80s|u0|mcode|Mux296~0_combout\ & ((\T80s|u0|mcode|Inc_PC~3_combout\ & ((\T80s|u0|Add3~0_combout\))) # (!\T80s|u0|mcode|Inc_PC~3_combout\ & (\T80s|u0|PC~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~23_combout\,
	datab => \T80s|u0|Add3~0_combout\,
	datac => \T80s|u0|mcode|Mux296~0_combout\,
	datad => \T80s|u0|mcode|Inc_PC~3_combout\,
	combout => \T80s|u0|PC~26_combout\);

-- Location: LCCOMB_X20_Y21_N0
\T80s|u0|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~0_combout\ = (\T80s|u0|PC\(0) & (\T80s|DI_Reg\(0) $ (VCC))) # (!\T80s|u0|PC\(0) & (\T80s|DI_Reg\(0) & VCC))
-- \T80s|u0|Add2~1\ = CARRY((\T80s|u0|PC\(0) & \T80s|DI_Reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(0),
	datab => \T80s|DI_Reg\(0),
	datad => VCC,
	combout => \T80s|u0|Add2~0_combout\,
	cout => \T80s|u0|Add2~1\);

-- Location: LCCOMB_X23_Y17_N22
\T80s|u0|PC~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~25_combout\ = (\T80s|u0|mcode|Mux296~0_combout\ & \T80s|u0|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|mcode|Mux296~0_combout\,
	datad => \T80s|u0|Add2~0_combout\,
	combout => \T80s|u0|PC~25_combout\);

-- Location: LCCOMB_X21_Y17_N14
\T80s|u0|PC~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~27_combout\ = (\T80s|u0|BTR_r~q\ & (((\T80s|u0|PC\(0))))) # (!\T80s|u0|BTR_r~q\ & ((\T80s|u0|PC~26_combout\) # ((\T80s|u0|PC~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BTR_r~q\,
	datab => \T80s|u0|PC~26_combout\,
	datac => \T80s|u0|PC\(0),
	datad => \T80s|u0|PC~25_combout\,
	combout => \T80s|u0|PC~27_combout\);

-- Location: LCCOMB_X21_Y17_N2
\T80s|u0|PC~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~20_combout\ = (\T80s|u0|process_0~11_combout\ & ((\T80s|u0|PC\(0)))) # (!\T80s|u0|process_0~11_combout\ & (\T80s|u0|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Add3~0_combout\,
	datac => \T80s|u0|PC\(0),
	datad => \T80s|u0|process_0~11_combout\,
	combout => \T80s|u0|PC~20_combout\);

-- Location: LCCOMB_X21_Y17_N4
\T80s|u0|PC~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~28_combout\ = (\T80s|Equal3~0_combout\ & ((\T80s|u0|PC~24_combout\ & (\T80s|u0|PC~27_combout\)) # (!\T80s|u0|PC~24_combout\ & ((\T80s|u0|PC~20_combout\))))) # (!\T80s|Equal3~0_combout\ & (\T80s|u0|PC~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datab => \T80s|u0|PC~24_combout\,
	datac => \T80s|u0|PC~27_combout\,
	datad => \T80s|u0|PC~20_combout\,
	combout => \T80s|u0|PC~28_combout\);

-- Location: FF_X21_Y17_N5
\T80s|u0|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~28_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(0));

-- Location: LCCOMB_X23_Y21_N12
\T80s|u0|BusB~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~29_combout\ = (\T80s|u0|BusB[2]~17_combout\ & ((\T80s|u0|BusB[2]~11_combout\ & (\T80s|u0|PC\(0))) # (!\T80s|u0|BusB[2]~11_combout\ & ((!\T80s|u0|F\(0)))))) # (!\T80s|u0|BusB[2]~17_combout\ & (((!\T80s|u0|BusB[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(0),
	datab => \T80s|u0|F\(0),
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~29_combout\);

-- Location: LCCOMB_X23_Y23_N16
\T80s|u0|BusB~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~30_combout\ = (\T80s|u0|BusB[2]~16_combout\ & (((\T80s|u0|BusB~29_combout\)))) # (!\T80s|u0|BusB[2]~16_combout\ & ((\T80s|u0|BusB~29_combout\ & (!\T80s|u0|SP\(0))) # (!\T80s|u0|BusB~29_combout\ & ((!\T80s|u0|SP\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(0),
	datab => \T80s|u0|BusB[2]~16_combout\,
	datac => \T80s|u0|SP\(8),
	datad => \T80s|u0|BusB~29_combout\,
	combout => \T80s|u0|BusB~30_combout\);

-- Location: LCCOMB_X23_Y23_N30
\T80s|u0|BusB~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~31_combout\ = (\T80s|u0|BusB[2]~15_combout\ & (((\T80s|u0|BusB[2]~10_combout\)))) # (!\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|BusB[2]~10_combout\ & (\T80s|u0|BusB~30_combout\)) # (!\T80s|u0|BusB[2]~10_combout\ & ((!\T80s|u0|ACC\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~15_combout\,
	datab => \T80s|u0|BusB~30_combout\,
	datac => \T80s|u0|ACC\(0),
	datad => \T80s|u0|BusB[2]~10_combout\,
	combout => \T80s|u0|BusB~31_combout\);

-- Location: LCCOMB_X32_Y19_N2
\T80s|u0|Regs|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux23~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsH[1][0]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsH[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsH[1][0]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[0][0]~q\,
	combout => \T80s|u0|Regs|Mux23~2_combout\);

-- Location: LCCOMB_X32_Y20_N22
\T80s|u0|Regs|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux23~3_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|Mux23~2_combout\ & ((\T80s|u0|Regs|RegsH[3][0]~q\))) # (!\T80s|u0|Regs|Mux23~2_combout\ & (\T80s|u0|Regs|RegsH[2][0]~q\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- (((\T80s|u0|Regs|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[2][0]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|Mux23~2_combout\,
	datad => \T80s|u0|Regs|RegsH[3][0]~q\,
	combout => \T80s|u0|Regs|Mux23~3_combout\);

-- Location: LCCOMB_X32_Y19_N24
\T80s|u0|Regs|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux23~0_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|Regs|RegsH[6][0]~q\) # ((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & (((!\T80s|u0|RegAddrB[0]~0_combout\ & \T80s|u0|Regs|RegsH[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsH[6][0]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[4][0]~q\,
	combout => \T80s|u0|Regs|Mux23~0_combout\);

-- Location: LCCOMB_X32_Y20_N12
\T80s|u0|Regs|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux23~1_combout\ = (\T80s|u0|Regs|Mux23~0_combout\ & (((\T80s|u0|Regs|RegsH[7][0]~q\) # (!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux23~0_combout\ & (\T80s|u0|Regs|RegsH[5][0]~q\ & (\T80s|u0|RegAddrB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux23~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][0]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|Regs|RegsH[7][0]~q\,
	combout => \T80s|u0|Regs|Mux23~1_combout\);

-- Location: LCCOMB_X32_Y20_N8
\T80s|u0|Regs|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux23~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux23~1_combout\))) # (!\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux23~3_combout\,
	datad => \T80s|u0|Regs|Mux23~1_combout\,
	combout => \T80s|u0|Regs|Mux23~4_combout\);

-- Location: LCCOMB_X23_Y23_N8
\T80s|u0|BusB~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~32_combout\ = (\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|BusB~31_combout\ & (\T80s|u0|Regs|Mux31~4_combout\)) # (!\T80s|u0|BusB~31_combout\ & ((\T80s|u0|Regs|Mux23~4_combout\))))) # (!\T80s|u0|BusB[2]~15_combout\ & 
-- (((\T80s|u0|BusB~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~15_combout\,
	datab => \T80s|u0|Regs|Mux31~4_combout\,
	datac => \T80s|u0|BusB~31_combout\,
	datad => \T80s|u0|Regs|Mux23~4_combout\,
	combout => \T80s|u0|BusB~32_combout\);

-- Location: LCCOMB_X23_Y23_N18
\T80s|u0|BusB~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~33_combout\ = (\T80s|DI_Reg\(0) & ((\T80s|u0|BusB[2]~9_combout\) # ((\T80s|u0|BusB~32_combout\ & \T80s|u0|BusB~14_combout\)))) # (!\T80s|DI_Reg\(0) & (((\T80s|u0|BusB~32_combout\ & \T80s|u0|BusB~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(0),
	datab => \T80s|u0|BusB[2]~9_combout\,
	datac => \T80s|u0|BusB~32_combout\,
	datad => \T80s|u0|BusB~14_combout\,
	combout => \T80s|u0|BusB~33_combout\);

-- Location: LCCOMB_X27_Y21_N20
\T80s|u0|BusB~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~63_combout\ = (\T80s|u0|BusB~33_combout\) # ((!\T80s|u0|BusB~12_combout\ & (\T80s|u0|BusB[2]~13_combout\ & \T80s|u0|PC\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB[2]~13_combout\,
	datac => \T80s|u0|BusB~33_combout\,
	datad => \T80s|u0|PC\(8),
	combout => \T80s|u0|BusB~63_combout\);

-- Location: FF_X27_Y21_N21
\T80s|u0|BusB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(0));

-- Location: LCCOMB_X28_Y22_N14
\T80s|u0|alu|Q_t~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~164_combout\ = (\T80s|u0|BusB\(0)) # ((!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(4) & !\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|alu|Q_t~164_combout\);

-- Location: LCCOMB_X28_Y19_N2
\T80s|u0|alu|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux22~0_combout\ = (\T80s|u0|IR\(5) & (((\T80s|u0|IR\(4))))) # (!\T80s|u0|IR\(5) & ((\T80s|u0|IR\(4) & (!\T80s|u0|F\(0))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|BusA\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|F\(0),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|BusA\(7),
	combout => \T80s|u0|alu|Mux22~0_combout\);

-- Location: LCCOMB_X28_Y19_N20
\T80s|u0|alu|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux22~1_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|BusA\(1))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA\(1),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Mux22~0_combout\,
	combout => \T80s|u0|alu|Mux22~1_combout\);

-- Location: LCCOMB_X28_Y22_N12
\T80s|u0|alu|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux38~0_combout\ = (\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|ALU_Op_r\(0)) # ((\T80s|u0|alu|Q_t~164_combout\)))) # (!\T80s|u0|ALU_Op_r\(1) & (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|alu|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|alu|Q_t~164_combout\,
	datad => \T80s|u0|alu|Mux22~1_combout\,
	combout => \T80s|u0|alu|Mux38~0_combout\);

-- Location: LCCOMB_X28_Y22_N8
\T80s|u0|alu|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux7~7_combout\ = (!\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3) & !\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Mux7~7_combout\);

-- Location: LCCOMB_X28_Y22_N10
\T80s|u0|alu|Mux38~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux38~1_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(0) & (\T80s|u0|alu|Mux38~0_combout\ $ (\T80s|u0|alu|Mux7~7_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|alu|Mux38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux38~0_combout\,
	datab => \T80s|u0|BusB\(0),
	datac => \T80s|u0|alu|Mux7~7_combout\,
	datad => \T80s|u0|ALU_Op_r\(0),
	combout => \T80s|u0|alu|Mux38~1_combout\);

-- Location: LCCOMB_X29_Y17_N28
\T80s|u0|alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux15~0_combout\ = (\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|BusA\(0) & (\T80s|u0|alu|Mux9~0_combout\ $ (\T80s|u0|BusB\(0)))) # (!\T80s|u0|BusA\(0) & (\T80s|u0|alu|Mux9~0_combout\ & \T80s|u0|BusB\(0))))) # (!\T80s|u0|alu|Mux9~1_combout\ & 
-- ((\T80s|u0|BusA\(0)) # ((\T80s|u0|alu|Mux9~0_combout\) # (\T80s|u0|BusB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|BusA\(0),
	datac => \T80s|u0|alu|Mux9~0_combout\,
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|alu|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y17_N22
\T80s|u0|alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux15~1_combout\ = (\T80s|u0|alu|Mux15~0_combout\ & ((\T80s|u0|alu|Mux9~1_combout\) # ((\T80s|u0|alu|Q_v[0]~0_combout\) # (!\T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|alu|Mux9~0_combout\,
	datac => \T80s|u0|alu|Q_v[0]~0_combout\,
	datad => \T80s|u0|alu|Mux15~0_combout\,
	combout => \T80s|u0|alu|Mux15~1_combout\);

-- Location: LCCOMB_X28_Y22_N16
\T80s|u0|alu|Mux38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux38~2_combout\ = (\T80s|u0|alu|Mux34~1_combout\ & ((\T80s|u0|BusA\(0)) # ((\T80s|u0|alu|Mux34~0_combout\)))) # (!\T80s|u0|alu|Mux34~1_combout\ & (((\T80s|u0|alu|Mux15~1_combout\ & !\T80s|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux34~1_combout\,
	datab => \T80s|u0|BusA\(0),
	datac => \T80s|u0|alu|Mux15~1_combout\,
	datad => \T80s|u0|alu|Mux34~0_combout\,
	combout => \T80s|u0|alu|Mux38~2_combout\);

-- Location: LCCOMB_X28_Y22_N4
\T80s|u0|alu|Q_t~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~152_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|BusB\(4))) # (!\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|BusB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|BusB\(4),
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|alu|Q_t~152_combout\);

-- Location: LCCOMB_X28_Y22_N30
\T80s|u0|alu|Mux38~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux38~3_combout\ = (\T80s|u0|alu|Mux38~2_combout\ & (((\T80s|u0|alu|Q_t~152_combout\) # (!\T80s|u0|alu|Mux34~0_combout\)))) # (!\T80s|u0|alu|Mux38~2_combout\ & (\T80s|u0|alu|Mux38~1_combout\ & ((\T80s|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux38~1_combout\,
	datab => \T80s|u0|alu|Mux38~2_combout\,
	datac => \T80s|u0|alu|Q_t~152_combout\,
	datad => \T80s|u0|alu|Mux34~0_combout\,
	combout => \T80s|u0|alu|Mux38~3_combout\);

-- Location: LCCOMB_X27_Y17_N22
\T80s|u0|Save_Mux[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[0]~6_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux38~3_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux252~0_combout\,
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|u0|Save_ALU_r~q\,
	datad => \T80s|u0|alu|Mux38~3_combout\,
	combout => \T80s|u0|Save_Mux[0]~6_combout\);

-- Location: LCCOMB_X27_Y17_N0
\T80s|u0|Save_Mux[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[0]~7_combout\ = (\T80s|u0|Save_Mux[0]~6_combout\) # ((\T80s|u0|BusB\(0) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[0]~6_combout\,
	datab => \T80s|u0|BusB\(0),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	combout => \T80s|u0|Save_Mux[0]~7_combout\);

-- Location: FF_X29_Y20_N17
\T80s|u0|RegBusA_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux7~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(8));

-- Location: LCCOMB_X29_Y20_N16
\T80s|u0|Add9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~16_combout\ = ((\T80s|u0|Regs|Mux7~4_combout\ $ (\T80s|u0|mcode|Mux274~4_combout\ $ (!\T80s|u0|Add9~15\)))) # (GND)
-- \T80s|u0|Add9~17\ = CARRY((\T80s|u0|Regs|Mux7~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|Add9~15\))) # (!\T80s|u0|Regs|Mux7~4_combout\ & (\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux7~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~15\,
	combout => \T80s|u0|Add9~16_combout\,
	cout => \T80s|u0|Add9~17\);

-- Location: LCCOMB_X29_Y22_N26
\T80s|u0|RegDIH[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[0]~2_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\) # (\T80s|u0|Add9~16_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|RegBusA_r\(8) & (!\T80s|u0|RegDIH[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegBusA_r\(8),
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|Add9~16_combout\,
	combout => \T80s|u0|RegDIH[0]~2_combout\);

-- Location: LCCOMB_X30_Y21_N0
\T80s|u0|RegDIH[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[0]~3_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[0]~2_combout\ & ((\T80s|u0|Regs|Mux23~4_combout\))) # (!\T80s|u0|RegDIH[0]~2_combout\ & (\T80s|u0|Save_Mux[0]~7_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (((\T80s|u0|RegDIH[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~0_combout\,
	datab => \T80s|u0|Save_Mux[0]~7_combout\,
	datac => \T80s|u0|RegDIH[0]~2_combout\,
	datad => \T80s|u0|Regs|Mux23~4_combout\,
	combout => \T80s|u0|RegDIH[0]~3_combout\);

-- Location: LCCOMB_X30_Y21_N30
\T80s|u0|Regs|RegsH[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[3][0]~feeder_combout\ = \T80s|u0|RegDIH[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[0]~3_combout\,
	combout => \T80s|u0|Regs|RegsH[3][0]~feeder_combout\);

-- Location: FF_X30_Y21_N31
\T80s|u0|Regs|RegsH[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[3][0]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][0]~q\);

-- Location: LCCOMB_X31_Y21_N14
\T80s|u0|Regs|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux7~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][0]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsH[0][0]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][0]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[0][0]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux7~2_combout\);

-- Location: LCCOMB_X31_Y21_N0
\T80s|u0|Regs|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux7~3_combout\ = (\T80s|u0|Regs|Mux7~2_combout\ & ((\T80s|u0|Regs|RegsH[3][0]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux7~2_combout\ & (((\T80s|u0|Regs|RegsH[2][0]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][0]~q\,
	datab => \T80s|u0|Regs|Mux7~2_combout\,
	datac => \T80s|u0|Regs|RegsH[2][0]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux7~3_combout\);

-- Location: LCCOMB_X32_Y19_N18
\T80s|u0|Regs|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux7~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[6][0]~q\))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[4][0]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|RegsH[6][0]~q\,
	combout => \T80s|u0|Regs|Mux7~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\T80s|u0|Regs|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux7~1_combout\ = (\T80s|u0|Regs|Mux7~0_combout\ & (((\T80s|u0|Regs|RegsH[7][0]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux7~0_combout\ & (\T80s|u0|Regs|RegsH[5][0]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux7~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][0]~q\,
	datac => \T80s|u0|Regs|RegsH[7][0]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux7~1_combout\);

-- Location: LCCOMB_X30_Y20_N18
\T80s|u0|Regs|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux7~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux7~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Regs|Mux7~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux7~1_combout\,
	combout => \T80s|u0|Regs|Mux7~4_combout\);

-- Location: LCCOMB_X29_Y20_N18
\T80s|u0|Add9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~18_combout\ = (\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux6~4_combout\ & (\T80s|u0|Add9~17\ & VCC)) # (!\T80s|u0|Regs|Mux6~4_combout\ & (!\T80s|u0|Add9~17\)))) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux6~4_combout\ 
-- & (!\T80s|u0|Add9~17\)) # (!\T80s|u0|Regs|Mux6~4_combout\ & ((\T80s|u0|Add9~17\) # (GND)))))
-- \T80s|u0|Add9~19\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Regs|Mux6~4_combout\ & !\T80s|u0|Add9~17\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((!\T80s|u0|Add9~17\) # (!\T80s|u0|Regs|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux6~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~17\,
	combout => \T80s|u0|Add9~18_combout\,
	cout => \T80s|u0|Add9~19\);

-- Location: LCCOMB_X29_Y22_N28
\T80s|u0|RegDIH[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[1]~4_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\) # (\T80s|u0|Add9~18_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|RegBusA_r\(9) & (!\T80s|u0|RegDIH[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegBusA_r\(9),
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|Add9~18_combout\,
	combout => \T80s|u0|RegDIH[1]~4_combout\);

-- Location: LCCOMB_X29_Y22_N10
\T80s|u0|RegDIH[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[1]~5_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[1]~4_combout\ & ((\T80s|u0|Regs|Mux22~4_combout\))) # (!\T80s|u0|RegDIH[1]~4_combout\ & (\T80s|u0|Save_Mux[1]~9_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (((\T80s|u0|RegDIH[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[1]~9_combout\,
	datab => \T80s|u0|Regs|Mux22~4_combout\,
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|RegDIH[1]~4_combout\,
	combout => \T80s|u0|RegDIH[1]~5_combout\);

-- Location: LCCOMB_X30_Y21_N8
\T80s|u0|Regs|RegsH[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[1][1]~feeder_combout\ = \T80s|u0|RegDIH[1]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[1]~5_combout\,
	combout => \T80s|u0|Regs|RegsH[1][1]~feeder_combout\);

-- Location: FF_X30_Y21_N9
\T80s|u0|Regs|RegsH[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[1][1]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[1][1]~q\);

-- Location: LCCOMB_X31_Y21_N22
\T80s|u0|Regs|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux6~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][1]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsH[0][1]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][1]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[0][1]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux6~2_combout\);

-- Location: LCCOMB_X31_Y21_N24
\T80s|u0|Regs|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux6~3_combout\ = (\T80s|u0|Regs|Mux6~2_combout\ & ((\T80s|u0|Regs|RegsH[3][1]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux6~2_combout\ & (((\T80s|u0|Regs|RegsH[2][1]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux6~2_combout\,
	datab => \T80s|u0|Regs|RegsH[3][1]~q\,
	datac => \T80s|u0|Regs|RegsH[2][1]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux6~3_combout\);

-- Location: LCCOMB_X31_Y19_N12
\T80s|u0|Regs|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux6~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|RegAddrA[1]~8_combout\)) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[6][1]~q\))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|RegsH[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[4][1]~q\,
	datad => \T80s|u0|Regs|RegsH[6][1]~q\,
	combout => \T80s|u0|Regs|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y20_N12
\T80s|u0|Regs|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux6~1_combout\ = (\T80s|u0|Regs|Mux6~0_combout\ & ((\T80s|u0|Regs|RegsH[7][1]~q\) # ((!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux6~0_combout\ & (((\T80s|u0|Regs|RegsH[5][1]~q\ & \T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][1]~q\,
	datab => \T80s|u0|Regs|Mux6~0_combout\,
	datac => \T80s|u0|Regs|RegsH[5][1]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux6~1_combout\);

-- Location: LCCOMB_X30_Y20_N0
\T80s|u0|Regs|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux6~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux6~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux6~3_combout\,
	datab => \T80s|u0|Regs|Mux6~1_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	combout => \T80s|u0|Regs|Mux6~4_combout\);

-- Location: LCCOMB_X29_Y20_N20
\T80s|u0|Add9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~20_combout\ = ((\T80s|u0|Regs|Mux5~4_combout\ $ (\T80s|u0|mcode|Mux274~4_combout\ $ (!\T80s|u0|Add9~19\)))) # (GND)
-- \T80s|u0|Add9~21\ = CARRY((\T80s|u0|Regs|Mux5~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\) # (!\T80s|u0|Add9~19\))) # (!\T80s|u0|Regs|Mux5~4_combout\ & (\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux5~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~19\,
	combout => \T80s|u0|Add9~20_combout\,
	cout => \T80s|u0|Add9~21\);

-- Location: FF_X29_Y20_N13
\T80s|u0|RegBusA_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux5~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(10));

-- Location: LCCOMB_X30_Y22_N30
\T80s|u0|RegDIH[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[2]~6_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|Add9~20_combout\) # ((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (((!\T80s|u0|RegDIH[4]~0_combout\ & \T80s|u0|RegBusA_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~20_combout\,
	datab => \T80s|u0|RegDIH[4]~1_combout\,
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|RegBusA_r\(10),
	combout => \T80s|u0|RegDIH[2]~6_combout\);

-- Location: LCCOMB_X30_Y21_N22
\T80s|u0|RegDIH[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[2]~7_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[2]~6_combout\ & (\T80s|u0|Regs|Mux21~4_combout\)) # (!\T80s|u0|RegDIH[2]~6_combout\ & ((\T80s|u0|Save_Mux[2]~1_combout\))))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (((\T80s|u0|RegDIH[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~0_combout\,
	datab => \T80s|u0|Regs|Mux21~4_combout\,
	datac => \T80s|u0|RegDIH[2]~6_combout\,
	datad => \T80s|u0|Save_Mux[2]~1_combout\,
	combout => \T80s|u0|RegDIH[2]~7_combout\);

-- Location: FF_X32_Y19_N5
\T80s|u0|Regs|RegsH[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[2]~7_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[4][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[4][2]~q\);

-- Location: LCCOMB_X32_Y19_N14
\T80s|u0|Regs|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux5~0_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|RegAddrA[0]~6_combout\) # ((\T80s|u0|Regs|RegsH[6][2]~q\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|Regs|RegsH[4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[4][2]~q\,
	datad => \T80s|u0|Regs|RegsH[6][2]~q\,
	combout => \T80s|u0|Regs|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\T80s|u0|Regs|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux5~1_combout\ = (\T80s|u0|Regs|Mux5~0_combout\ & (((\T80s|u0|Regs|RegsH[7][2]~q\) # (!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux5~0_combout\ & (\T80s|u0|Regs|RegsH[5][2]~q\ & ((\T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux5~0_combout\,
	datab => \T80s|u0|Regs|RegsH[5][2]~q\,
	datac => \T80s|u0|Regs|RegsH[7][2]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux5~1_combout\);

-- Location: LCCOMB_X31_Y21_N8
\T80s|u0|Regs|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux5~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][2]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsH[0][2]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][2]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[0][2]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux5~2_combout\);

-- Location: LCCOMB_X31_Y21_N12
\T80s|u0|Regs|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux5~3_combout\ = (\T80s|u0|Regs|Mux5~2_combout\ & ((\T80s|u0|Regs|RegsH[3][2]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux5~2_combout\ & (((\T80s|u0|Regs|RegsH[2][2]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux5~2_combout\,
	datab => \T80s|u0|Regs|RegsH[3][2]~q\,
	datac => \T80s|u0|Regs|RegsH[2][2]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux5~3_combout\);

-- Location: LCCOMB_X28_Y20_N30
\T80s|u0|Regs|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux5~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux5~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux5~1_combout\,
	datab => \T80s|u0|RegAddrA[2]~11_combout\,
	datac => \T80s|u0|Regs|Mux5~3_combout\,
	combout => \T80s|u0|Regs|Mux5~4_combout\);

-- Location: LCCOMB_X29_Y20_N22
\T80s|u0|Add9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~22_combout\ = (\T80s|u0|Regs|Mux4~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Add9~21\ & VCC)) # (!\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~21\)))) # (!\T80s|u0|Regs|Mux4~4_combout\ & 
-- ((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~21\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Add9~21\) # (GND)))))
-- \T80s|u0|Add9~23\ = CARRY((\T80s|u0|Regs|Mux4~4_combout\ & (!\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~21\)) # (!\T80s|u0|Regs|Mux4~4_combout\ & ((!\T80s|u0|Add9~21\) # (!\T80s|u0|mcode|Mux274~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux4~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~21\,
	combout => \T80s|u0|Add9~22_combout\,
	cout => \T80s|u0|Add9~23\);

-- Location: LCCOMB_X29_Y20_N24
\T80s|u0|Add9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~24_combout\ = ((\T80s|u0|mcode|Mux274~4_combout\ $ (\T80s|u0|Regs|Mux3~4_combout\ $ (!\T80s|u0|Add9~23\)))) # (GND)
-- \T80s|u0|Add9~25\ = CARRY((\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Regs|Mux3~4_combout\) # (!\T80s|u0|Add9~23\))) # (!\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Regs|Mux3~4_combout\ & !\T80s|u0|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux274~4_combout\,
	datab => \T80s|u0|Regs|Mux3~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~23\,
	combout => \T80s|u0|Add9~24_combout\,
	cout => \T80s|u0|Add9~25\);

-- Location: FF_X29_Y20_N3
\T80s|u0|RegBusA_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux3~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(12));

-- Location: LCCOMB_X30_Y19_N6
\T80s|u0|RegDIH[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[4]~14_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|Save_Mux[4]~13_combout\))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (\T80s|u0|RegBusA_r\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegBusA_r\(12),
	datab => \T80s|u0|RegDIH[4]~1_combout\,
	datac => \T80s|u0|Save_Mux[4]~13_combout\,
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIH[4]~14_combout\);

-- Location: LCCOMB_X30_Y19_N30
\T80s|u0|RegDIH[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[4]~15_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~14_combout\ & (\T80s|u0|Regs|Mux19~4_combout\)) # (!\T80s|u0|RegDIH[4]~14_combout\ & ((\T80s|u0|Add9~24_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (((\T80s|u0|RegDIH[4]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Regs|Mux19~4_combout\,
	datac => \T80s|u0|Add9~24_combout\,
	datad => \T80s|u0|RegDIH[4]~14_combout\,
	combout => \T80s|u0|RegDIH[4]~15_combout\);

-- Location: LCCOMB_X25_Y18_N4
\T80s|u0|Regs|RegsH[5][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsH[5][4]~feeder_combout\ = \T80s|u0|RegDIH[4]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIH[4]~15_combout\,
	combout => \T80s|u0|Regs|RegsH[5][4]~feeder_combout\);

-- Location: FF_X25_Y18_N5
\T80s|u0|Regs|RegsH[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsH[5][4]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][4]~q\);

-- Location: LCCOMB_X31_Y19_N16
\T80s|u0|Regs|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux3~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsH[6][4]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsH[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsH[6][4]~q\,
	datac => \T80s|u0|Regs|RegsH[4][4]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux3~0_combout\);

-- Location: LCCOMB_X31_Y20_N0
\T80s|u0|Regs|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux3~1_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|Mux3~0_combout\ & ((\T80s|u0|Regs|RegsH[7][4]~q\))) # (!\T80s|u0|Regs|Mux3~0_combout\ & (\T80s|u0|Regs|RegsH[5][4]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- (((\T80s|u0|Regs|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsH[5][4]~q\,
	datac => \T80s|u0|Regs|RegsH[7][4]~q\,
	datad => \T80s|u0|Regs|Mux3~0_combout\,
	combout => \T80s|u0|Regs|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y19_N4
\T80s|u0|Regs|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux3~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\) # ((\T80s|u0|Regs|RegsH[1][4]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (!\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|RegsH[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[1][4]~q\,
	datad => \T80s|u0|Regs|RegsH[0][4]~q\,
	combout => \T80s|u0|Regs|Mux3~2_combout\);

-- Location: LCCOMB_X30_Y19_N20
\T80s|u0|Regs|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux3~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux3~2_combout\ & (\T80s|u0|Regs|RegsH[3][4]~q\)) # (!\T80s|u0|Regs|Mux3~2_combout\ & ((\T80s|u0|Regs|RegsH[2][4]~q\))))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (((\T80s|u0|Regs|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][4]~q\,
	datab => \T80s|u0|RegAddrA[1]~8_combout\,
	datac => \T80s|u0|Regs|RegsH[2][4]~q\,
	datad => \T80s|u0|Regs|Mux3~2_combout\,
	combout => \T80s|u0|Regs|Mux3~3_combout\);

-- Location: LCCOMB_X27_Y23_N24
\T80s|u0|Regs|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux3~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux3~1_combout\)) # (!\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux3~1_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux3~3_combout\,
	combout => \T80s|u0|Regs|Mux3~4_combout\);

-- Location: FF_X29_Y20_N1
\T80s|u0|RegBusA_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(13));

-- Location: LCCOMB_X30_Y19_N24
\T80s|u0|RegDIH[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[5]~12_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|Add9~26_combout\) # ((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (((\T80s|u0|RegBusA_r\(13) & !\T80s|u0|RegDIH[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~26_combout\,
	datab => \T80s|u0|RegBusA_r\(13),
	datac => \T80s|u0|RegDIH[4]~1_combout\,
	datad => \T80s|u0|RegDIH[4]~0_combout\,
	combout => \T80s|u0|RegDIH[5]~12_combout\);

-- Location: LCCOMB_X30_Y22_N14
\T80s|u0|RegDIH[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[5]~13_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[5]~12_combout\ & (\T80s|u0|Regs|Mux18~4_combout\)) # (!\T80s|u0|RegDIH[5]~12_combout\ & ((\T80s|u0|Save_Mux[5]~15_combout\))))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (((\T80s|u0|RegDIH[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux18~4_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|Save_Mux[5]~15_combout\,
	datad => \T80s|u0|RegDIH[5]~12_combout\,
	combout => \T80s|u0|RegDIH[5]~13_combout\);

-- Location: FF_X31_Y20_N5
\T80s|u0|Regs|RegsH[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|RegDIH[5]~13_combout\,
	sload => VCC,
	ena => \T80s|u0|Regs|RegsH[5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[5][5]~q\);

-- Location: LCCOMB_X31_Y19_N20
\T80s|u0|Regs|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux34~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsH[6][5]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsH[6][5]~q\,
	datad => \T80s|u0|Regs|RegsH[4][5]~q\,
	combout => \T80s|u0|Regs|Mux34~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\T80s|u0|Regs|Mux34~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux34~1_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|Mux34~0_combout\ & ((\T80s|u0|Regs|RegsH[7][5]~q\))) # (!\T80s|u0|Regs|Mux34~0_combout\ & (\T80s|u0|Regs|RegsH[5][5]~q\)))) # (!\T80s|u0|RegAddrC\(0) & 
-- (((\T80s|u0|Regs|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsH[5][5]~q\,
	datac => \T80s|u0|Regs|RegsH[7][5]~q\,
	datad => \T80s|u0|Regs|Mux34~0_combout\,
	combout => \T80s|u0|Regs|Mux34~1_combout\);

-- Location: LCCOMB_X30_Y21_N24
\T80s|u0|Regs|Mux34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux34~2_combout\ = (\T80s|u0|RegAddrC\(1) & (((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsH[1][5]~q\))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsH[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][5]~q\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[1][5]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux34~2_combout\);

-- Location: LCCOMB_X31_Y21_N10
\T80s|u0|Regs|Mux34~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux34~3_combout\ = (\T80s|u0|Regs|Mux34~2_combout\ & (((\T80s|u0|Regs|RegsH[3][5]~q\)) # (!\T80s|u0|RegAddrC\(1)))) # (!\T80s|u0|Regs|Mux34~2_combout\ & (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsH[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux34~2_combout\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsH[3][5]~q\,
	datad => \T80s|u0|Regs|RegsH[2][5]~q\,
	combout => \T80s|u0|Regs|Mux34~3_combout\);

-- Location: LCCOMB_X31_Y21_N4
\T80s|u0|Regs|Mux34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux34~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux34~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux34~1_combout\,
	datab => \T80s|u0|RegAddrC\(2),
	datad => \T80s|u0|Regs|Mux34~3_combout\,
	combout => \T80s|u0|Regs|Mux34~4_combout\);

-- Location: LCCOMB_X19_Y20_N22
\T80s|u0|TmpAddr~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~49_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(3))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~22_combout\,
	datac => \T80s|DI_Reg\(3),
	datad => \T80s|u0|mcode|Mux268~3_combout\,
	combout => \T80s|u0|TmpAddr~49_combout\);

-- Location: LCCOMB_X19_Y20_N6
\T80s|u0|TmpAddr~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~63_combout\ = (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(1) & (\T80s|u0|TmpAddr~49_combout\ & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TmpAddr~49_combout\,
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|TmpAddr~63_combout\);

-- Location: FF_X19_Y20_N7
\T80s|u0|TmpAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~63_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(11));

-- Location: LCCOMB_X19_Y20_N26
\T80s|u0|TmpAddr~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~45_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(2))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(2),
	datac => \T80s|u0|Add5~20_combout\,
	datad => \T80s|u0|mcode|Mux268~3_combout\,
	combout => \T80s|u0|TmpAddr~45_combout\);

-- Location: LCCOMB_X19_Y20_N14
\T80s|u0|TmpAddr~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~59_combout\ = (!\T80s|u0|TState\(2) & (\T80s|u0|TState\(1) & (\T80s|u0|TmpAddr~45_combout\ & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TmpAddr~45_combout\,
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|TmpAddr~59_combout\);

-- Location: FF_X19_Y20_N15
\T80s|u0|TmpAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~59_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(10));

-- Location: LCCOMB_X20_Y20_N6
\T80s|u0|TmpAddr~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~32_combout\ = (\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~14_combout\)))) # (!\T80s|u0|mcode|Mux267~5_combout\ & (((\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(7),
	datac => \T80s|u0|Add5~14_combout\,
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr~32_combout\);

-- Location: LCCOMB_X20_Y20_N20
\T80s|u0|TmpAddr~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~52_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TmpAddr~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TmpAddr~32_combout\,
	combout => \T80s|u0|TmpAddr~52_combout\);

-- Location: FF_X20_Y20_N21
\T80s|u0|TmpAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~52_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(7));

-- Location: LCCOMB_X20_Y20_N2
\T80s|u0|TmpAddr~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~34_combout\ = (\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~12_combout\)))) # (!\T80s|u0|mcode|Mux267~5_combout\ & (((\T80s|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|DI_Reg\(6),
	datac => \T80s|u0|Add5~12_combout\,
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr~34_combout\);

-- Location: LCCOMB_X20_Y20_N30
\T80s|u0|TmpAddr~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~53_combout\ = (!\T80s|u0|TState\(2) & (\T80s|u0|TmpAddr~34_combout\ & (\T80s|u0|TState\(1) & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(2),
	datab => \T80s|u0|TmpAddr~34_combout\,
	datac => \T80s|u0|TState\(1),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|TmpAddr~53_combout\);

-- Location: FF_X20_Y20_N31
\T80s|u0|TmpAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~53_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(6));

-- Location: LCCOMB_X19_Y20_N2
\T80s|u0|TmpAddr~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~41_combout\ = (\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~4_combout\))) # (!\T80s|u0|mcode|Mux267~5_combout\ & (((\T80s|DI_Reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~4_combout\,
	datac => \T80s|DI_Reg\(2),
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr~41_combout\);

-- Location: LCCOMB_X19_Y20_N30
\T80s|u0|TmpAddr~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~55_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TmpAddr~41_combout\ & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TmpAddr~41_combout\,
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(1),
	combout => \T80s|u0|TmpAddr~55_combout\);

-- Location: FF_X19_Y20_N31
\T80s|u0|TmpAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~55_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(2));

-- Location: LCCOMB_X17_Y20_N0
\T80s|u0|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~0_combout\ = \T80s|u0|TmpAddr\(0) $ (VCC)
-- \T80s|u0|Add1~1\ = CARRY(\T80s|u0|TmpAddr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(0),
	datad => VCC,
	combout => \T80s|u0|Add1~0_combout\,
	cout => \T80s|u0|Add1~1\);

-- Location: LCCOMB_X17_Y20_N2
\T80s|u0|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~2_combout\ = (\T80s|u0|TmpAddr\(1) & (!\T80s|u0|Add1~1\)) # (!\T80s|u0|TmpAddr\(1) & ((\T80s|u0|Add1~1\) # (GND)))
-- \T80s|u0|Add1~3\ = CARRY((!\T80s|u0|Add1~1\) # (!\T80s|u0|TmpAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(1),
	datad => VCC,
	cin => \T80s|u0|Add1~1\,
	combout => \T80s|u0|Add1~2_combout\,
	cout => \T80s|u0|Add1~3\);

-- Location: LCCOMB_X17_Y20_N4
\T80s|u0|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~4_combout\ = (\T80s|u0|TmpAddr\(2) & (\T80s|u0|Add1~3\ $ (GND))) # (!\T80s|u0|TmpAddr\(2) & (!\T80s|u0|Add1~3\ & VCC))
-- \T80s|u0|Add1~5\ = CARRY((\T80s|u0|TmpAddr\(2) & !\T80s|u0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(2),
	datad => VCC,
	cin => \T80s|u0|Add1~3\,
	combout => \T80s|u0|Add1~4_combout\,
	cout => \T80s|u0|Add1~5\);

-- Location: LCCOMB_X17_Y20_N6
\T80s|u0|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~6_combout\ = (\T80s|u0|TmpAddr\(3) & (!\T80s|u0|Add1~5\)) # (!\T80s|u0|TmpAddr\(3) & ((\T80s|u0|Add1~5\) # (GND)))
-- \T80s|u0|Add1~7\ = CARRY((!\T80s|u0|Add1~5\) # (!\T80s|u0|TmpAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(3),
	datad => VCC,
	cin => \T80s|u0|Add1~5\,
	combout => \T80s|u0|Add1~6_combout\,
	cout => \T80s|u0|Add1~7\);

-- Location: LCCOMB_X17_Y20_N8
\T80s|u0|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~8_combout\ = (\T80s|u0|TmpAddr\(4) & (\T80s|u0|Add1~7\ $ (GND))) # (!\T80s|u0|TmpAddr\(4) & (!\T80s|u0|Add1~7\ & VCC))
-- \T80s|u0|Add1~9\ = CARRY((\T80s|u0|TmpAddr\(4) & !\T80s|u0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(4),
	datad => VCC,
	cin => \T80s|u0|Add1~7\,
	combout => \T80s|u0|Add1~8_combout\,
	cout => \T80s|u0|Add1~9\);

-- Location: LCCOMB_X17_Y20_N10
\T80s|u0|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~10_combout\ = (\T80s|u0|TmpAddr\(5) & (!\T80s|u0|Add1~9\)) # (!\T80s|u0|TmpAddr\(5) & ((\T80s|u0|Add1~9\) # (GND)))
-- \T80s|u0|Add1~11\ = CARRY((!\T80s|u0|Add1~9\) # (!\T80s|u0|TmpAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(5),
	datad => VCC,
	cin => \T80s|u0|Add1~9\,
	combout => \T80s|u0|Add1~10_combout\,
	cout => \T80s|u0|Add1~11\);

-- Location: LCCOMB_X17_Y20_N12
\T80s|u0|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~12_combout\ = (\T80s|u0|TmpAddr\(6) & (\T80s|u0|Add1~11\ $ (GND))) # (!\T80s|u0|TmpAddr\(6) & (!\T80s|u0|Add1~11\ & VCC))
-- \T80s|u0|Add1~13\ = CARRY((\T80s|u0|TmpAddr\(6) & !\T80s|u0|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(6),
	datad => VCC,
	cin => \T80s|u0|Add1~11\,
	combout => \T80s|u0|Add1~12_combout\,
	cout => \T80s|u0|Add1~13\);

-- Location: LCCOMB_X17_Y20_N14
\T80s|u0|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~14_combout\ = (\T80s|u0|TmpAddr\(7) & (!\T80s|u0|Add1~13\)) # (!\T80s|u0|TmpAddr\(7) & ((\T80s|u0|Add1~13\) # (GND)))
-- \T80s|u0|Add1~15\ = CARRY((!\T80s|u0|Add1~13\) # (!\T80s|u0|TmpAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(7),
	datad => VCC,
	cin => \T80s|u0|Add1~13\,
	combout => \T80s|u0|Add1~14_combout\,
	cout => \T80s|u0|Add1~15\);

-- Location: LCCOMB_X17_Y20_N16
\T80s|u0|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~16_combout\ = (\T80s|u0|TmpAddr\(8) & (\T80s|u0|Add1~15\ $ (GND))) # (!\T80s|u0|TmpAddr\(8) & (!\T80s|u0|Add1~15\ & VCC))
-- \T80s|u0|Add1~17\ = CARRY((\T80s|u0|TmpAddr\(8) & !\T80s|u0|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(8),
	datad => VCC,
	cin => \T80s|u0|Add1~15\,
	combout => \T80s|u0|Add1~16_combout\,
	cout => \T80s|u0|Add1~17\);

-- Location: LCCOMB_X17_Y20_N18
\T80s|u0|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~18_combout\ = (\T80s|u0|TmpAddr\(9) & (!\T80s|u0|Add1~17\)) # (!\T80s|u0|TmpAddr\(9) & ((\T80s|u0|Add1~17\) # (GND)))
-- \T80s|u0|Add1~19\ = CARRY((!\T80s|u0|Add1~17\) # (!\T80s|u0|TmpAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(9),
	datad => VCC,
	cin => \T80s|u0|Add1~17\,
	combout => \T80s|u0|Add1~18_combout\,
	cout => \T80s|u0|Add1~19\);

-- Location: LCCOMB_X17_Y20_N20
\T80s|u0|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~20_combout\ = (\T80s|u0|TmpAddr\(10) & (\T80s|u0|Add1~19\ $ (GND))) # (!\T80s|u0|TmpAddr\(10) & (!\T80s|u0|Add1~19\ & VCC))
-- \T80s|u0|Add1~21\ = CARRY((\T80s|u0|TmpAddr\(10) & !\T80s|u0|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(10),
	datad => VCC,
	cin => \T80s|u0|Add1~19\,
	combout => \T80s|u0|Add1~20_combout\,
	cout => \T80s|u0|Add1~21\);

-- Location: LCCOMB_X17_Y20_N22
\T80s|u0|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~22_combout\ = (\T80s|u0|TmpAddr\(11) & (!\T80s|u0|Add1~21\)) # (!\T80s|u0|TmpAddr\(11) & ((\T80s|u0|Add1~21\) # (GND)))
-- \T80s|u0|Add1~23\ = CARRY((!\T80s|u0|Add1~21\) # (!\T80s|u0|TmpAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(11),
	datad => VCC,
	cin => \T80s|u0|Add1~21\,
	combout => \T80s|u0|Add1~22_combout\,
	cout => \T80s|u0|Add1~23\);

-- Location: LCCOMB_X17_Y20_N24
\T80s|u0|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~24_combout\ = (\T80s|u0|TmpAddr\(12) & (\T80s|u0|Add1~23\ $ (GND))) # (!\T80s|u0|TmpAddr\(12) & (!\T80s|u0|Add1~23\ & VCC))
-- \T80s|u0|Add1~25\ = CARRY((\T80s|u0|TmpAddr\(12) & !\T80s|u0|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(12),
	datad => VCC,
	cin => \T80s|u0|Add1~23\,
	combout => \T80s|u0|Add1~24_combout\,
	cout => \T80s|u0|Add1~25\);

-- Location: LCCOMB_X17_Y20_N26
\T80s|u0|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~26_combout\ = (\T80s|u0|TmpAddr\(13) & (!\T80s|u0|Add1~25\)) # (!\T80s|u0|TmpAddr\(13) & ((\T80s|u0|Add1~25\) # (GND)))
-- \T80s|u0|Add1~27\ = CARRY((!\T80s|u0|Add1~25\) # (!\T80s|u0|TmpAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(13),
	datad => VCC,
	cin => \T80s|u0|Add1~25\,
	combout => \T80s|u0|Add1~26_combout\,
	cout => \T80s|u0|Add1~27\);

-- Location: LCCOMB_X21_Y18_N20
\T80s|u0|A[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~13_combout\ = (\T80s|u0|mcode|Mux264~9_combout\) # ((!\T80s|u0|RegAddrA~2_combout\ & (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & !\T80s|u0|mcode|Mux262~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA~2_combout\,
	datab => \T80s|u0|mcode|Mux264~9_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|mcode|Mux262~5_combout\,
	combout => \T80s|u0|A[7]~13_combout\);

-- Location: LCCOMB_X23_Y20_N22
\T80s|u0|A~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~77_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\T80s|u0|ACC\(5) & !\T80s|u0|A[7]~13_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|Add1~26_combout\) # ((\T80s|u0|A[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|Add1~26_combout\,
	datac => \T80s|u0|ACC\(5),
	datad => \T80s|u0|A[7]~13_combout\,
	combout => \T80s|u0|A~77_combout\);

-- Location: LCCOMB_X23_Y20_N28
\T80s|u0|A~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~78_combout\ = (\T80s|u0|A~77_combout\ & (((\T80s|u0|PC\(13))) # (!\T80s|u0|A[7]~13_combout\))) # (!\T80s|u0|A~77_combout\ & (\T80s|u0|A[7]~13_combout\ & ((!\T80s|u0|SP\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~77_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|PC\(13),
	datad => \T80s|u0|SP\(13),
	combout => \T80s|u0|A~78_combout\);

-- Location: LCCOMB_X23_Y17_N2
\T80s|u0|A~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~79_combout\ = (\T80s|u0|A[8]~12_combout\ & (\T80s|u0|A[8]~11_combout\)) # (!\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A[8]~11_combout\ & (\T80s|u0|Regs|Mux34~4_combout\)) # (!\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|A~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~12_combout\,
	datab => \T80s|u0|A[8]~11_combout\,
	datac => \T80s|u0|Regs|Mux34~4_combout\,
	datad => \T80s|u0|A~78_combout\,
	combout => \T80s|u0|A~79_combout\);

-- Location: LCCOMB_X23_Y17_N28
\T80s|u0|A~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~80_combout\ = (\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~79_combout\ & (\T80s|DI_Reg\(5))) # (!\T80s|u0|A~79_combout\ & ((\T80s|u0|TmpAddr\(13)))))) # (!\T80s|u0|A[8]~12_combout\ & (\T80s|u0|A~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~12_combout\,
	datab => \T80s|u0|A~79_combout\,
	datac => \T80s|DI_Reg\(5),
	datad => \T80s|u0|TmpAddr\(13),
	combout => \T80s|u0|A~80_combout\);

-- Location: LCCOMB_X19_Y12_N2
\T80s|u0|A~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~81_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|A~80_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|I\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|I\(5),
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|A~80_combout\,
	combout => \T80s|u0|A~81_combout\);

-- Location: LCCOMB_X20_Y14_N30
\T80s|u0|A[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~19_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|Equal0~2_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|Equal3~0_combout\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|Equal0~2_combout\,
	combout => \T80s|u0|A[7]~19_combout\);

-- Location: FF_X19_Y12_N3
\T80s|u0|A[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~81_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(13));

-- Location: LCCOMB_X23_Y19_N12
\T80s|u0|A~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~82_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A[7]~13_combout\ & (!\T80s|u0|SP\(12))) # (!\T80s|u0|A[7]~13_combout\ & ((!\T80s|u0|ACC\(4)))))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (\T80s|u0|A[7]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|SP\(12),
	datad => \T80s|u0|ACC\(4),
	combout => \T80s|u0|A~82_combout\);

-- Location: LCCOMB_X23_Y19_N18
\T80s|u0|A~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~83_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\T80s|u0|A~82_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A~82_combout\ & (\T80s|u0|PC\(12))) # (!\T80s|u0|A~82_combout\ & ((\T80s|u0|Add1~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|PC\(12),
	datac => \T80s|u0|Add1~24_combout\,
	datad => \T80s|u0|A~82_combout\,
	combout => \T80s|u0|A~83_combout\);

-- Location: LCCOMB_X23_Y19_N20
\T80s|u0|A~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~84_combout\ = (\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|TmpAddr\(12)) # ((\T80s|u0|A[8]~11_combout\)))) # (!\T80s|u0|A[8]~12_combout\ & (((\T80s|u0|A~83_combout\ & !\T80s|u0|A[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(12),
	datab => \T80s|u0|A~83_combout\,
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A[8]~11_combout\,
	combout => \T80s|u0|A~84_combout\);

-- Location: LCCOMB_X23_Y19_N30
\T80s|u0|A~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~85_combout\ = (\T80s|u0|A~84_combout\ & (((\T80s|DI_Reg\(4)) # (!\T80s|u0|A[8]~11_combout\)))) # (!\T80s|u0|A~84_combout\ & (\T80s|u0|Regs|Mux35~4_combout\ & ((\T80s|u0|A[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux35~4_combout\,
	datab => \T80s|u0|A~84_combout\,
	datac => \T80s|DI_Reg\(4),
	datad => \T80s|u0|A[8]~11_combout\,
	combout => \T80s|u0|A~85_combout\);

-- Location: LCCOMB_X23_Y18_N8
\T80s|u0|A~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~86_combout\ = (\T80s|u0|process_0~1_combout\ & (\T80s|u0|A~85_combout\)) # (!\T80s|u0|process_0~1_combout\ & ((\T80s|u0|I\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|A~85_combout\,
	datad => \T80s|u0|I\(4),
	combout => \T80s|u0|A~86_combout\);

-- Location: FF_X19_Y12_N27
\T80s|u0|A[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|A~86_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(12));

-- Location: LCCOMB_X19_Y12_N18
\trs_glue|DI_CPU[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[4]~1_combout\ = (\T80s|u0|A\(13) & \T80s|u0|A\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|A\(13),
	datad => \T80s|u0|A\(12),
	combout => \trs_glue|DI_CPU[4]~1_combout\);

-- Location: LCCOMB_X23_Y20_N2
\T80s|u0|A~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~67_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)) # (!\T80s|u0|SP\(14)))) # (!\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|ACC\(6) & \T80s|u0|mcode|Set_Addr_To[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(14),
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|ACC\(6),
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~67_combout\);

-- Location: LCCOMB_X17_Y20_N28
\T80s|u0|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~28_combout\ = (\T80s|u0|TmpAddr\(14) & (\T80s|u0|Add1~27\ $ (GND))) # (!\T80s|u0|TmpAddr\(14) & (!\T80s|u0|Add1~27\ & VCC))
-- \T80s|u0|Add1~29\ = CARRY((\T80s|u0|TmpAddr\(14) & !\T80s|u0|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TmpAddr\(14),
	datad => VCC,
	cin => \T80s|u0|Add1~27\,
	combout => \T80s|u0|Add1~28_combout\,
	cout => \T80s|u0|Add1~29\);

-- Location: LCCOMB_X20_Y20_N28
\T80s|u0|A~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~68_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\T80s|u0|A~67_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A~67_combout\ & (\T80s|u0|PC\(14))) # (!\T80s|u0|A~67_combout\ & ((\T80s|u0|Add1~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(14),
	datab => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \T80s|u0|A~67_combout\,
	datad => \T80s|u0|Add1~28_combout\,
	combout => \T80s|u0|A~68_combout\);

-- Location: LCCOMB_X19_Y17_N8
\T80s|u0|A~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~69_combout\ = (\T80s|u0|A[8]~11_combout\ & (((\T80s|u0|A[8]~12_combout\)))) # (!\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|A[8]~12_combout\ & (\T80s|u0|TmpAddr\(14))) # (!\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|u0|TmpAddr\(14),
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A~68_combout\,
	combout => \T80s|u0|A~69_combout\);

-- Location: LCCOMB_X19_Y17_N10
\T80s|u0|A~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~70_combout\ = (\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|A~69_combout\ & ((\T80s|DI_Reg\(6)))) # (!\T80s|u0|A~69_combout\ & (\T80s|u0|Regs|Mux33~4_combout\)))) # (!\T80s|u0|A[8]~11_combout\ & (((\T80s|u0|A~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|u0|Regs|Mux33~4_combout\,
	datac => \T80s|u0|A~69_combout\,
	datad => \T80s|DI_Reg\(6),
	combout => \T80s|u0|A~70_combout\);

-- Location: LCCOMB_X26_Y17_N14
\T80s|u0|A~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~71_combout\ = (\T80s|u0|process_0~1_combout\ & (\T80s|u0|A~70_combout\)) # (!\T80s|u0|process_0~1_combout\ & ((\T80s|u0|I\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|A~70_combout\,
	datad => \T80s|u0|I\(6),
	combout => \T80s|u0|A~71_combout\);

-- Location: FF_X19_Y12_N9
\T80s|u0|A[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|A~71_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(14));

-- Location: LCCOMB_X17_Y20_N30
\T80s|u0|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add1~30_combout\ = \T80s|u0|Add1~29\ $ (\T80s|u0|TmpAddr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|TmpAddr\(15),
	cin => \T80s|u0|Add1~29\,
	combout => \T80s|u0|Add1~30_combout\);

-- Location: LCCOMB_X23_Y20_N26
\T80s|u0|A~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~72_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (!\T80s|u0|ACC\(7))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- ((\T80s|u0|Add1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC\(7),
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|Add1~30_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~72_combout\);

-- Location: LCCOMB_X23_Y20_N20
\T80s|u0|A~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~73_combout\ = (\T80s|u0|A~72_combout\ & (((\T80s|u0|PC\(15))) # (!\T80s|u0|A[7]~13_combout\))) # (!\T80s|u0|A~72_combout\ & (\T80s|u0|A[7]~13_combout\ & ((!\T80s|u0|SP\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~72_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|PC\(15),
	datad => \T80s|u0|SP\(15),
	combout => \T80s|u0|A~73_combout\);

-- Location: LCCOMB_X23_Y18_N30
\T80s|u0|A~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~74_combout\ = (\T80s|u0|A[8]~11_combout\ & (((\T80s|u0|Regs|Mux32~4_combout\) # (\T80s|u0|A[8]~12_combout\)))) # (!\T80s|u0|A[8]~11_combout\ & (\T80s|u0|A~73_combout\ & ((!\T80s|u0|A[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|u0|A~73_combout\,
	datac => \T80s|u0|Regs|Mux32~4_combout\,
	datad => \T80s|u0|A[8]~12_combout\,
	combout => \T80s|u0|A~74_combout\);

-- Location: LCCOMB_X23_Y18_N0
\T80s|u0|A~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~75_combout\ = (\T80s|u0|A~74_combout\ & ((\T80s|DI_Reg\(7)) # ((!\T80s|u0|A[8]~12_combout\)))) # (!\T80s|u0|A~74_combout\ & (((\T80s|u0|TmpAddr\(15) & \T80s|u0|A[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|u0|TmpAddr\(15),
	datac => \T80s|u0|A~74_combout\,
	datad => \T80s|u0|A[8]~12_combout\,
	combout => \T80s|u0|A~75_combout\);

-- Location: LCCOMB_X23_Y18_N24
\T80s|u0|A~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~76_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|A~75_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|I\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|I\(7),
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|A~75_combout\,
	combout => \T80s|u0|A~76_combout\);

-- Location: FF_X19_Y12_N29
\T80s|u0|A[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|A~76_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(15));

-- Location: LCCOMB_X19_Y12_N4
\trs_glue|DI_CPU[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[4]~0_combout\ = (!\T80s|u0|A\(14) & !\T80s|u0|A\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|A\(14),
	datad => \T80s|u0|A\(15),
	combout => \trs_glue|DI_CPU[4]~0_combout\);

-- Location: LCCOMB_X19_Y12_N20
\trs_glue|RAMCS_n_i~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|RAMCS_n_i~0_combout\ = (!\T80s|u0|A\(12) & (!\T80s|u0|A\(13) & (\T80s|u0|A\(14) & !\T80s|u0|A\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(12),
	datab => \T80s|u0|A\(13),
	datac => \T80s|u0|A\(14),
	datad => \T80s|u0|A\(15),
	combout => \trs_glue|RAMCS_n_i~0_combout\);

-- Location: LCCOMB_X23_Y12_N28
\trs_glue|DI_CPU[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[4]~2_combout\ = (\trs_glue|DI_CPU[4]~1_combout\ & ((\T80s|u0|A\(11)) # ((!\trs_glue|RAMCS_n_i~0_combout\)))) # (!\trs_glue|DI_CPU[4]~1_combout\ & (!\trs_glue|DI_CPU[4]~0_combout\ & ((\T80s|u0|A\(11)) # (!\trs_glue|RAMCS_n_i~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|DI_CPU[4]~1_combout\,
	datab => \T80s|u0|A\(11),
	datac => \trs_glue|DI_CPU[4]~0_combout\,
	datad => \trs_glue|RAMCS_n_i~0_combout\,
	combout => \trs_glue|DI_CPU[4]~2_combout\);

-- Location: LCCOMB_X23_Y12_N26
\trs_glue|DI_CPU[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[4]~11_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (((\SDRAM_DQ[4]~input_o\ & !\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(4)) # 
-- ((\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_glue|DI_CPU[4]~3_combout\,
	datac => \SDRAM_DQ[4]~input_o\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[4]~11_combout\);

-- Location: LCCOMB_X23_Y12_N8
\trs_glue|DI_CPU[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(4) = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[4]~11_combout\ & (\trs_ps2|Key_Data[4]~39_combout\)) # (!\trs_glue|DI_CPU[4]~11_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[4]~39_combout\,
	datac => \trs_glue|DI_CPU[4]~11_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_glue|DI_CPU\(4));

-- Location: FF_X23_Y12_N9
\T80s|DI_Reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(4),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(4));

-- Location: LCCOMB_X20_Y20_N10
\T80s|u0|TmpAddr~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~37_combout\ = (\T80s|Equal1~0_combout\ & ((\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~8_combout\)) # (!\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|IR\(4)))))) # (!\T80s|Equal1~0_combout\ & (((\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|Add5~8_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|TmpAddr~37_combout\);

-- Location: LCCOMB_X20_Y20_N14
\T80s|u0|TmpAddr[7]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr[7]~54_combout\ = (!\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux267~5_combout\,
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(0),
	combout => \T80s|u0|TmpAddr[7]~54_combout\);

-- Location: LCCOMB_X20_Y20_N18
\T80s|u0|TmpAddr~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~38_combout\ = (\T80s|u0|TmpAddr[7]~54_combout\ & ((\T80s|DI_Reg\(4)))) # (!\T80s|u0|TmpAddr[7]~54_combout\ & (\T80s|u0|TmpAddr~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr~37_combout\,
	datab => \T80s|u0|TmpAddr[7]~54_combout\,
	datac => \T80s|DI_Reg\(4),
	combout => \T80s|u0|TmpAddr~38_combout\);

-- Location: FF_X20_Y20_N19
\T80s|u0|TmpAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~38_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(4));

-- Location: LCCOMB_X23_Y17_N8
\T80s|u0|PC[6]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[6]~31_combout\ = (\T80s|u0|PC[10]~8_combout\ & (((!\T80s|u0|mcode|Mux297~0_combout\)) # (!\T80s|u0|mcode|Mux290~4_combout\))) # (!\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|BTR_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|BTR_r~q\,
	datad => \T80s|u0|mcode|Mux297~0_combout\,
	combout => \T80s|u0|PC[6]~31_combout\);

-- Location: LCCOMB_X18_Y20_N2
\T80s|u0|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~2_combout\ = (\T80s|u0|PC\(1) & (!\T80s|u0|Add3~1\)) # (!\T80s|u0|PC\(1) & ((\T80s|u0|Add3~1\) # (GND)))
-- \T80s|u0|Add3~3\ = CARRY((!\T80s|u0|Add3~1\) # (!\T80s|u0|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(1),
	datad => VCC,
	cin => \T80s|u0|Add3~1\,
	combout => \T80s|u0|Add3~2_combout\,
	cout => \T80s|u0|Add3~3\);

-- Location: LCCOMB_X19_Y21_N0
\T80s|u0|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~0_combout\ = \T80s|u0|PC\(1) $ (VCC)
-- \T80s|u0|Add4~1\ = CARRY(\T80s|u0|PC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(1),
	datad => VCC,
	combout => \T80s|u0|Add4~0_combout\,
	cout => \T80s|u0|Add4~1\);

-- Location: LCCOMB_X20_Y21_N2
\T80s|u0|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~2_combout\ = (\T80s|u0|PC\(1) & ((\T80s|DI_Reg\(1) & (\T80s|u0|Add2~1\ & VCC)) # (!\T80s|DI_Reg\(1) & (!\T80s|u0|Add2~1\)))) # (!\T80s|u0|PC\(1) & ((\T80s|DI_Reg\(1) & (!\T80s|u0|Add2~1\)) # (!\T80s|DI_Reg\(1) & ((\T80s|u0|Add2~1\) # 
-- (GND)))))
-- \T80s|u0|Add2~3\ = CARRY((\T80s|u0|PC\(1) & (!\T80s|DI_Reg\(1) & !\T80s|u0|Add2~1\)) # (!\T80s|u0|PC\(1) & ((!\T80s|u0|Add2~1\) # (!\T80s|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(1),
	datab => \T80s|DI_Reg\(1),
	datad => VCC,
	cin => \T80s|u0|Add2~1\,
	combout => \T80s|u0|Add2~2_combout\,
	cout => \T80s|u0|Add2~3\);

-- Location: LCCOMB_X18_Y19_N28
\T80s|u0|PC~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~32_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|PC[6]~31_combout\) # ((\T80s|u0|Regs|Mux46~4_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & (!\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|PC[6]~31_combout\,
	datac => \T80s|u0|Regs|Mux46~4_combout\,
	datad => \T80s|u0|Add2~2_combout\,
	combout => \T80s|u0|PC~32_combout\);

-- Location: LCCOMB_X18_Y19_N30
\T80s|u0|PC~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~33_combout\ = (\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|PC~32_combout\ & (\T80s|u0|TmpAddr\(1))) # (!\T80s|u0|PC~32_combout\ & ((\T80s|u0|Add4~0_combout\))))) # (!\T80s|u0|PC[6]~31_combout\ & (((\T80s|u0|PC~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(1),
	datab => \T80s|u0|PC[6]~31_combout\,
	datac => \T80s|u0|Add4~0_combout\,
	datad => \T80s|u0|PC~32_combout\,
	combout => \T80s|u0|PC~33_combout\);

-- Location: LCCOMB_X18_Y19_N26
\T80s|u0|PC~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~34_combout\ = (\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|Add3~2_combout\)) # (!\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|PC~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Add3~2_combout\,
	datac => \T80s|u0|PC~33_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~34_combout\);

-- Location: FF_X18_Y19_N27
\T80s|u0|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~34_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(1));

-- Location: LCCOMB_X19_Y21_N2
\T80s|u0|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~2_combout\ = (\T80s|u0|PC\(2) & (\T80s|u0|Add4~1\ & VCC)) # (!\T80s|u0|PC\(2) & (!\T80s|u0|Add4~1\))
-- \T80s|u0|Add4~3\ = CARRY((!\T80s|u0|PC\(2) & !\T80s|u0|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(2),
	datad => VCC,
	cin => \T80s|u0|Add4~1\,
	combout => \T80s|u0|Add4~2_combout\,
	cout => \T80s|u0|Add4~3\);

-- Location: LCCOMB_X20_Y21_N4
\T80s|u0|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~4_combout\ = ((\T80s|u0|PC\(2) $ (\T80s|DI_Reg\(2) $ (!\T80s|u0|Add2~3\)))) # (GND)
-- \T80s|u0|Add2~5\ = CARRY((\T80s|u0|PC\(2) & ((\T80s|DI_Reg\(2)) # (!\T80s|u0|Add2~3\))) # (!\T80s|u0|PC\(2) & (\T80s|DI_Reg\(2) & !\T80s|u0|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(2),
	datab => \T80s|DI_Reg\(2),
	datad => VCC,
	cin => \T80s|u0|Add2~3\,
	combout => \T80s|u0|Add2~4_combout\,
	cout => \T80s|u0|Add2~5\);

-- Location: LCCOMB_X18_Y19_N24
\T80s|u0|PC~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~37_combout\ = (\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|PC[6]~31_combout\) # (\T80s|u0|Regs|Mux45~4_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & (\T80s|u0|Add2~4_combout\ & (!\T80s|u0|PC[6]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|Add2~4_combout\,
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|Regs|Mux45~4_combout\,
	combout => \T80s|u0|PC~37_combout\);

-- Location: LCCOMB_X18_Y19_N22
\T80s|u0|PC~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~38_combout\ = (\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|PC~37_combout\ & ((\T80s|u0|TmpAddr\(2)))) # (!\T80s|u0|PC~37_combout\ & (\T80s|u0|Add4~2_combout\)))) # (!\T80s|u0|PC[6]~31_combout\ & (((\T80s|u0|PC~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add4~2_combout\,
	datab => \T80s|u0|PC[6]~31_combout\,
	datac => \T80s|u0|TmpAddr\(2),
	datad => \T80s|u0|PC~37_combout\,
	combout => \T80s|u0|PC~38_combout\);

-- Location: LCCOMB_X18_Y20_N4
\T80s|u0|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~4_combout\ = (\T80s|u0|PC\(2) & (\T80s|u0|Add3~3\ $ (GND))) # (!\T80s|u0|PC\(2) & (!\T80s|u0|Add3~3\ & VCC))
-- \T80s|u0|Add3~5\ = CARRY((\T80s|u0|PC\(2) & !\T80s|u0|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(2),
	datad => VCC,
	cin => \T80s|u0|Add3~3\,
	combout => \T80s|u0|Add3~4_combout\,
	cout => \T80s|u0|Add3~5\);

-- Location: LCCOMB_X18_Y19_N18
\T80s|u0|PC~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~39_combout\ = (\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|Add3~4_combout\))) # (!\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|PC~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~38_combout\,
	datac => \T80s|u0|Add3~4_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~39_combout\);

-- Location: FF_X18_Y19_N19
\T80s|u0|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~39_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(2));

-- Location: LCCOMB_X20_Y21_N6
\T80s|u0|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~6_combout\ = (\T80s|DI_Reg\(3) & ((\T80s|u0|PC\(3) & (\T80s|u0|Add2~5\ & VCC)) # (!\T80s|u0|PC\(3) & (!\T80s|u0|Add2~5\)))) # (!\T80s|DI_Reg\(3) & ((\T80s|u0|PC\(3) & (!\T80s|u0|Add2~5\)) # (!\T80s|u0|PC\(3) & ((\T80s|u0|Add2~5\) # (GND)))))
-- \T80s|u0|Add2~7\ = CARRY((\T80s|DI_Reg\(3) & (!\T80s|u0|PC\(3) & !\T80s|u0|Add2~5\)) # (!\T80s|DI_Reg\(3) & ((!\T80s|u0|Add2~5\) # (!\T80s|u0|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|PC\(3),
	datad => VCC,
	cin => \T80s|u0|Add2~5\,
	combout => \T80s|u0|Add2~6_combout\,
	cout => \T80s|u0|Add2~7\);

-- Location: LCCOMB_X18_Y18_N4
\T80s|u0|PC~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~40_combout\ = (\T80s|u0|PC[6]~31_combout\ & (((\T80s|u0|PC[10]~8_combout\)))) # (!\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|PC[10]~8_combout\ & (\T80s|u0|Regs|Mux44~4_combout\)) # (!\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux44~4_combout\,
	datab => \T80s|u0|Add2~6_combout\,
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|PC[10]~8_combout\,
	combout => \T80s|u0|PC~40_combout\);

-- Location: LCCOMB_X19_Y21_N4
\T80s|u0|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~4_combout\ = (\T80s|u0|PC\(3) & ((GND) # (!\T80s|u0|Add4~3\))) # (!\T80s|u0|PC\(3) & (\T80s|u0|Add4~3\ $ (GND)))
-- \T80s|u0|Add4~5\ = CARRY((\T80s|u0|PC\(3)) # (!\T80s|u0|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(3),
	datad => VCC,
	cin => \T80s|u0|Add4~3\,
	combout => \T80s|u0|Add4~4_combout\,
	cout => \T80s|u0|Add4~5\);

-- Location: LCCOMB_X18_Y18_N22
\T80s|u0|PC~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~41_combout\ = (\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|PC~40_combout\ & (\T80s|u0|TmpAddr\(3))) # (!\T80s|u0|PC~40_combout\ & ((\T80s|u0|Add4~4_combout\))))) # (!\T80s|u0|PC[6]~31_combout\ & (((\T80s|u0|PC~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(3),
	datab => \T80s|u0|PC[6]~31_combout\,
	datac => \T80s|u0|PC~40_combout\,
	datad => \T80s|u0|Add4~4_combout\,
	combout => \T80s|u0|PC~41_combout\);

-- Location: LCCOMB_X18_Y20_N6
\T80s|u0|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~6_combout\ = (\T80s|u0|PC\(3) & (!\T80s|u0|Add3~5\)) # (!\T80s|u0|PC\(3) & ((\T80s|u0|Add3~5\) # (GND)))
-- \T80s|u0|Add3~7\ = CARRY((!\T80s|u0|Add3~5\) # (!\T80s|u0|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(3),
	datad => VCC,
	cin => \T80s|u0|Add3~5\,
	combout => \T80s|u0|Add3~6_combout\,
	cout => \T80s|u0|Add3~7\);

-- Location: LCCOMB_X18_Y21_N22
\T80s|u0|PC~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~42_combout\ = (\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|Add3~6_combout\))) # (!\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|PC~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC~41_combout\,
	datac => \T80s|u0|Add3~6_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~42_combout\);

-- Location: FF_X18_Y21_N23
\T80s|u0|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~42_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(3));

-- Location: LCCOMB_X19_Y21_N6
\T80s|u0|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~6_combout\ = (\T80s|u0|PC\(4) & (\T80s|u0|Add4~5\ & VCC)) # (!\T80s|u0|PC\(4) & (!\T80s|u0|Add4~5\))
-- \T80s|u0|Add4~7\ = CARRY((!\T80s|u0|PC\(4) & !\T80s|u0|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(4),
	datad => VCC,
	cin => \T80s|u0|Add4~5\,
	combout => \T80s|u0|Add4~6_combout\,
	cout => \T80s|u0|Add4~7\);

-- Location: LCCOMB_X20_Y21_N8
\T80s|u0|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~8_combout\ = ((\T80s|u0|PC\(4) $ (\T80s|DI_Reg\(4) $ (!\T80s|u0|Add2~7\)))) # (GND)
-- \T80s|u0|Add2~9\ = CARRY((\T80s|u0|PC\(4) & ((\T80s|DI_Reg\(4)) # (!\T80s|u0|Add2~7\))) # (!\T80s|u0|PC\(4) & (\T80s|DI_Reg\(4) & !\T80s|u0|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(4),
	datab => \T80s|DI_Reg\(4),
	datad => VCC,
	cin => \T80s|u0|Add2~7\,
	combout => \T80s|u0|Add2~8_combout\,
	cout => \T80s|u0|Add2~9\);

-- Location: LCCOMB_X18_Y18_N28
\T80s|u0|PC~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~43_combout\ = (\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|PC[6]~31_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|PC[6]~31_combout\ & (\T80s|u0|Add4~6_combout\)) # (!\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|Add2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|Add4~6_combout\,
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|Add2~8_combout\,
	combout => \T80s|u0|PC~43_combout\);

-- Location: LCCOMB_X18_Y18_N2
\T80s|u0|PC~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~44_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|PC~43_combout\ & (\T80s|u0|TmpAddr\(4))) # (!\T80s|u0|PC~43_combout\ & ((\T80s|u0|Regs|Mux43~4_combout\))))) # (!\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|PC~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|TmpAddr\(4),
	datac => \T80s|u0|Regs|Mux43~4_combout\,
	datad => \T80s|u0|PC~43_combout\,
	combout => \T80s|u0|PC~44_combout\);

-- Location: LCCOMB_X18_Y20_N8
\T80s|u0|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~8_combout\ = (\T80s|u0|PC\(4) & (\T80s|u0|Add3~7\ $ (GND))) # (!\T80s|u0|PC\(4) & (!\T80s|u0|Add3~7\ & VCC))
-- \T80s|u0|Add3~9\ = CARRY((\T80s|u0|PC\(4) & !\T80s|u0|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(4),
	datad => VCC,
	cin => \T80s|u0|Add3~7\,
	combout => \T80s|u0|Add3~8_combout\,
	cout => \T80s|u0|Add3~9\);

-- Location: LCCOMB_X18_Y19_N6
\T80s|u0|PC~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~45_combout\ = (\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|Add3~8_combout\))) # (!\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|PC~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~15_combout\,
	datab => \T80s|u0|PC~44_combout\,
	datad => \T80s|u0|Add3~8_combout\,
	combout => \T80s|u0|PC~45_combout\);

-- Location: FF_X18_Y19_N7
\T80s|u0|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~45_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(4));

-- Location: LCCOMB_X20_Y21_N10
\T80s|u0|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~10_combout\ = (\T80s|u0|PC\(5) & ((\T80s|DI_Reg\(5) & (\T80s|u0|Add2~9\ & VCC)) # (!\T80s|DI_Reg\(5) & (!\T80s|u0|Add2~9\)))) # (!\T80s|u0|PC\(5) & ((\T80s|DI_Reg\(5) & (!\T80s|u0|Add2~9\)) # (!\T80s|DI_Reg\(5) & ((\T80s|u0|Add2~9\) # 
-- (GND)))))
-- \T80s|u0|Add2~11\ = CARRY((\T80s|u0|PC\(5) & (!\T80s|DI_Reg\(5) & !\T80s|u0|Add2~9\)) # (!\T80s|u0|PC\(5) & ((!\T80s|u0|Add2~9\) # (!\T80s|DI_Reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(5),
	datab => \T80s|DI_Reg\(5),
	datad => VCC,
	cin => \T80s|u0|Add2~9\,
	combout => \T80s|u0|Add2~10_combout\,
	cout => \T80s|u0|Add2~11\);

-- Location: LCCOMB_X19_Y17_N14
\T80s|u0|PC~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~46_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|Regs|Mux42~4_combout\) # ((\T80s|u0|PC[6]~31_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|Add2~10_combout\ & !\T80s|u0|PC[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux42~4_combout\,
	datab => \T80s|u0|PC[10]~8_combout\,
	datac => \T80s|u0|Add2~10_combout\,
	datad => \T80s|u0|PC[6]~31_combout\,
	combout => \T80s|u0|PC~46_combout\);

-- Location: LCCOMB_X19_Y21_N8
\T80s|u0|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~8_combout\ = (\T80s|u0|PC\(5) & ((GND) # (!\T80s|u0|Add4~7\))) # (!\T80s|u0|PC\(5) & (\T80s|u0|Add4~7\ $ (GND)))
-- \T80s|u0|Add4~9\ = CARRY((\T80s|u0|PC\(5)) # (!\T80s|u0|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(5),
	datad => VCC,
	cin => \T80s|u0|Add4~7\,
	combout => \T80s|u0|Add4~8_combout\,
	cout => \T80s|u0|Add4~9\);

-- Location: LCCOMB_X20_Y20_N26
\T80s|u0|PC~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~47_combout\ = (\T80s|u0|PC~46_combout\ & ((\T80s|u0|TmpAddr\(5)) # ((!\T80s|u0|PC[6]~31_combout\)))) # (!\T80s|u0|PC~46_combout\ & (((\T80s|u0|Add4~8_combout\ & \T80s|u0|PC[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~46_combout\,
	datab => \T80s|u0|TmpAddr\(5),
	datac => \T80s|u0|Add4~8_combout\,
	datad => \T80s|u0|PC[6]~31_combout\,
	combout => \T80s|u0|PC~47_combout\);

-- Location: LCCOMB_X18_Y20_N10
\T80s|u0|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~10_combout\ = (\T80s|u0|PC\(5) & (!\T80s|u0|Add3~9\)) # (!\T80s|u0|PC\(5) & ((\T80s|u0|Add3~9\) # (GND)))
-- \T80s|u0|Add3~11\ = CARRY((!\T80s|u0|Add3~9\) # (!\T80s|u0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(5),
	datad => VCC,
	cin => \T80s|u0|Add3~9\,
	combout => \T80s|u0|Add3~10_combout\,
	cout => \T80s|u0|Add3~11\);

-- Location: LCCOMB_X20_Y20_N22
\T80s|u0|PC~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~48_combout\ = (\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|Add3~10_combout\))) # (!\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|PC~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~47_combout\,
	datac => \T80s|u0|Add3~10_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~48_combout\);

-- Location: FF_X20_Y20_N23
\T80s|u0|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~48_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(5));

-- Location: LCCOMB_X18_Y20_N12
\T80s|u0|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add3~12_combout\ = (\T80s|u0|PC\(6) & (\T80s|u0|Add3~11\ $ (GND))) # (!\T80s|u0|PC\(6) & (!\T80s|u0|Add3~11\ & VCC))
-- \T80s|u0|Add3~13\ = CARRY((\T80s|u0|PC\(6) & !\T80s|u0|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(6),
	datad => VCC,
	cin => \T80s|u0|Add3~11\,
	combout => \T80s|u0|Add3~12_combout\,
	cout => \T80s|u0|Add3~13\);

-- Location: LCCOMB_X20_Y21_N12
\T80s|u0|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~12_combout\ = ((\T80s|DI_Reg\(6) $ (\T80s|u0|PC\(6) $ (!\T80s|u0|Add2~11\)))) # (GND)
-- \T80s|u0|Add2~13\ = CARRY((\T80s|DI_Reg\(6) & ((\T80s|u0|PC\(6)) # (!\T80s|u0|Add2~11\))) # (!\T80s|DI_Reg\(6) & (\T80s|u0|PC\(6) & !\T80s|u0|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(6),
	datab => \T80s|u0|PC\(6),
	datad => VCC,
	cin => \T80s|u0|Add2~11\,
	combout => \T80s|u0|Add2~12_combout\,
	cout => \T80s|u0|Add2~13\);

-- Location: LCCOMB_X19_Y21_N10
\T80s|u0|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~10_combout\ = (\T80s|u0|PC\(6) & (\T80s|u0|Add4~9\ & VCC)) # (!\T80s|u0|PC\(6) & (!\T80s|u0|Add4~9\))
-- \T80s|u0|Add4~11\ = CARRY((!\T80s|u0|PC\(6) & !\T80s|u0|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(6),
	datad => VCC,
	cin => \T80s|u0|Add4~9\,
	combout => \T80s|u0|Add4~10_combout\,
	cout => \T80s|u0|Add4~11\);

-- Location: LCCOMB_X18_Y19_N8
\T80s|u0|PC~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~49_combout\ = (\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|PC[6]~31_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|Add4~10_combout\))) # (!\T80s|u0|PC[6]~31_combout\ & (\T80s|u0|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|Add2~12_combout\,
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|Add4~10_combout\,
	combout => \T80s|u0|PC~49_combout\);

-- Location: LCCOMB_X18_Y19_N14
\T80s|u0|PC~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~50_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|PC~49_combout\ & (\T80s|u0|TmpAddr\(6))) # (!\T80s|u0|PC~49_combout\ & ((\T80s|u0|Regs|Mux41~4_combout\))))) # (!\T80s|u0|PC[10]~8_combout\ & (((\T80s|u0|PC~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|TmpAddr\(6),
	datac => \T80s|u0|PC~49_combout\,
	datad => \T80s|u0|Regs|Mux41~4_combout\,
	combout => \T80s|u0|PC~50_combout\);

-- Location: LCCOMB_X18_Y19_N0
\T80s|u0|PC~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~51_combout\ = (\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|Add3~12_combout\)) # (!\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|PC~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add3~12_combout\,
	datac => \T80s|u0|PC~50_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~51_combout\);

-- Location: FF_X18_Y19_N1
\T80s|u0|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~51_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(6));

-- Location: LCCOMB_X19_Y21_N12
\T80s|u0|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~12_combout\ = (\T80s|u0|PC\(7) & ((GND) # (!\T80s|u0|Add4~11\))) # (!\T80s|u0|PC\(7) & (\T80s|u0|Add4~11\ $ (GND)))
-- \T80s|u0|Add4~13\ = CARRY((\T80s|u0|PC\(7)) # (!\T80s|u0|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(7),
	datad => VCC,
	cin => \T80s|u0|Add4~11\,
	combout => \T80s|u0|Add4~12_combout\,
	cout => \T80s|u0|Add4~13\);

-- Location: LCCOMB_X20_Y21_N14
\T80s|u0|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~14_combout\ = (\T80s|u0|PC\(7) & ((\T80s|DI_Reg\(7) & (\T80s|u0|Add2~13\ & VCC)) # (!\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~13\)))) # (!\T80s|u0|PC\(7) & ((\T80s|DI_Reg\(7) & (!\T80s|u0|Add2~13\)) # (!\T80s|DI_Reg\(7) & ((\T80s|u0|Add2~13\) # 
-- (GND)))))
-- \T80s|u0|Add2~15\ = CARRY((\T80s|u0|PC\(7) & (!\T80s|DI_Reg\(7) & !\T80s|u0|Add2~13\)) # (!\T80s|u0|PC\(7) & ((!\T80s|u0|Add2~13\) # (!\T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(7),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~13\,
	combout => \T80s|u0|Add2~14_combout\,
	cout => \T80s|u0|Add2~15\);

-- Location: LCCOMB_X18_Y18_N20
\T80s|u0|PC~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~52_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|Regs|Mux40~4_combout\) # ((\T80s|u0|PC[6]~31_combout\)))) # (!\T80s|u0|PC[10]~8_combout\ & (((!\T80s|u0|PC[6]~31_combout\ & \T80s|u0|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~8_combout\,
	datab => \T80s|u0|Regs|Mux40~4_combout\,
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|Add2~14_combout\,
	combout => \T80s|u0|PC~52_combout\);

-- Location: LCCOMB_X18_Y18_N26
\T80s|u0|PC~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~53_combout\ = (\T80s|u0|PC[6]~31_combout\ & ((\T80s|u0|PC~52_combout\ & ((\T80s|u0|TmpAddr\(7)))) # (!\T80s|u0|PC~52_combout\ & (\T80s|u0|Add4~12_combout\)))) # (!\T80s|u0|PC[6]~31_combout\ & (((\T80s|u0|PC~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add4~12_combout\,
	datab => \T80s|u0|TmpAddr\(7),
	datac => \T80s|u0|PC[6]~31_combout\,
	datad => \T80s|u0|PC~52_combout\,
	combout => \T80s|u0|PC~53_combout\);

-- Location: LCCOMB_X18_Y21_N28
\T80s|u0|PC~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~54_combout\ = (\T80s|u0|PC[10]~15_combout\ & (\T80s|u0|Add3~14_combout\)) # (!\T80s|u0|PC[10]~15_combout\ & ((\T80s|u0|PC~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add3~14_combout\,
	datac => \T80s|u0|PC~53_combout\,
	datad => \T80s|u0|PC[10]~15_combout\,
	combout => \T80s|u0|PC~54_combout\);

-- Location: FF_X18_Y21_N29
\T80s|u0|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC~54_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(7));

-- Location: LCCOMB_X19_Y21_N14
\T80s|u0|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~14_combout\ = (\T80s|u0|PC\(8) & (\T80s|u0|Add4~13\ & VCC)) # (!\T80s|u0|PC\(8) & (!\T80s|u0|Add4~13\))
-- \T80s|u0|Add4~15\ = CARRY((!\T80s|u0|PC\(8) & !\T80s|u0|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|PC\(8),
	datad => VCC,
	cin => \T80s|u0|Add4~13\,
	combout => \T80s|u0|Add4~14_combout\,
	cout => \T80s|u0|Add4~15\);

-- Location: LCCOMB_X20_Y21_N16
\T80s|u0|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add2~16_combout\ = ((\T80s|u0|PC\(8) $ (\T80s|DI_Reg\(7) $ (!\T80s|u0|Add2~15\)))) # (GND)
-- \T80s|u0|Add2~17\ = CARRY((\T80s|u0|PC\(8) & ((\T80s|DI_Reg\(7)) # (!\T80s|u0|Add2~15\))) # (!\T80s|u0|PC\(8) & (\T80s|DI_Reg\(7) & !\T80s|u0|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(8),
	datab => \T80s|DI_Reg\(7),
	datad => VCC,
	cin => \T80s|u0|Add2~15\,
	combout => \T80s|u0|Add2~16_combout\,
	cout => \T80s|u0|Add2~17\);

-- Location: LCCOMB_X19_Y17_N22
\T80s|u0|PC~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~11_combout\ = (\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|TmpAddr\(8)) # ((\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC[10]~10_combout\ & (((\T80s|u0|Add2~16_combout\ & !\T80s|u0|PC[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(8),
	datab => \T80s|u0|Add2~16_combout\,
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~11_combout\);

-- Location: LCCOMB_X19_Y17_N12
\T80s|u0|PC~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~12_combout\ = (\T80s|u0|PC~11_combout\ & ((\T80s|u0|Regs|Mux39~4_combout\) # ((!\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC~11_combout\ & (((\T80s|DI_Reg\(0) & \T80s|u0|PC[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux39~4_combout\,
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|u0|PC~11_combout\,
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~12_combout\);

-- Location: LCCOMB_X18_Y21_N12
\T80s|u0|PC[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[8]~0_combout\ = (\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|Add4~14_combout\)) # (!\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|PC~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add4~14_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|PC~12_combout\,
	combout => \T80s|u0|PC[8]~0_combout\);

-- Location: FF_X18_Y21_N13
\T80s|u0|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[8]~0_combout\,
	asdata => \T80s|u0|Add3~16_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(8));

-- Location: LCCOMB_X19_Y17_N30
\T80s|u0|PC~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~29_combout\ = (\T80s|u0|PC[10]~10_combout\ & (((\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|PC[10]~9_combout\ & (\T80s|DI_Reg\(1))) # (!\T80s|u0|PC[10]~9_combout\ & ((\T80s|u0|Add2~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(1),
	datab => \T80s|u0|Add2~18_combout\,
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~29_combout\);

-- Location: LCCOMB_X19_Y17_N4
\T80s|u0|PC~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~30_combout\ = (\T80s|u0|PC~29_combout\ & (((\T80s|u0|Regs|Mux38~4_combout\) # (!\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC~29_combout\ & (\T80s|u0|TmpAddr\(9) & (\T80s|u0|PC[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~29_combout\,
	datab => \T80s|u0|TmpAddr\(9),
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|Regs|Mux38~4_combout\,
	combout => \T80s|u0|PC~30_combout\);

-- Location: LCCOMB_X19_Y21_N16
\T80s|u0|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~16_combout\ = (\T80s|u0|PC\(9) & ((GND) # (!\T80s|u0|Add4~15\))) # (!\T80s|u0|PC\(9) & (\T80s|u0|Add4~15\ $ (GND)))
-- \T80s|u0|Add4~17\ = CARRY((\T80s|u0|PC\(9)) # (!\T80s|u0|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(9),
	datad => VCC,
	cin => \T80s|u0|Add4~15\,
	combout => \T80s|u0|Add4~16_combout\,
	cout => \T80s|u0|Add4~17\);

-- Location: LCCOMB_X18_Y21_N14
\T80s|u0|PC[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[9]~1_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~16_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~30_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~16_combout\,
	combout => \T80s|u0|PC[9]~1_combout\);

-- Location: FF_X18_Y21_N15
\T80s|u0|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[9]~1_combout\,
	asdata => \T80s|u0|Add3~18_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(9));

-- Location: LCCOMB_X19_Y21_N18
\T80s|u0|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add4~18_combout\ = (\T80s|u0|PC\(10) & (\T80s|u0|Add4~17\ & VCC)) # (!\T80s|u0|PC\(10) & (!\T80s|u0|Add4~17\))
-- \T80s|u0|Add4~19\ = CARRY((!\T80s|u0|PC\(10) & !\T80s|u0|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(10),
	datad => VCC,
	cin => \T80s|u0|Add4~17\,
	combout => \T80s|u0|Add4~18_combout\,
	cout => \T80s|u0|Add4~19\);

-- Location: LCCOMB_X23_Y17_N12
\T80s|u0|PC~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~63_combout\ = (\T80s|u0|PC[10]~9_combout\ & ((\T80s|DI_Reg\(3)) # ((\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC[10]~9_combout\ & (((\T80s|u0|Add2~22_combout\ & !\T80s|u0|PC[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|Add2~22_combout\,
	datac => \T80s|u0|PC[10]~9_combout\,
	datad => \T80s|u0|PC[10]~10_combout\,
	combout => \T80s|u0|PC~63_combout\);

-- Location: LCCOMB_X23_Y17_N18
\T80s|u0|PC~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~64_combout\ = (\T80s|u0|PC~63_combout\ & (((\T80s|u0|Regs|Mux36~4_combout\)) # (!\T80s|u0|PC[10]~10_combout\))) # (!\T80s|u0|PC~63_combout\ & (\T80s|u0|PC[10]~10_combout\ & (\T80s|u0|TmpAddr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~63_combout\,
	datab => \T80s|u0|PC[10]~10_combout\,
	datac => \T80s|u0|TmpAddr\(11),
	datad => \T80s|u0|Regs|Mux36~4_combout\,
	combout => \T80s|u0|PC~64_combout\);

-- Location: LCCOMB_X18_Y21_N24
\T80s|u0|PC[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[11]~7_combout\ = (\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|Add4~20_combout\)) # (!\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|PC~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add4~20_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|PC~64_combout\,
	combout => \T80s|u0|PC[11]~7_combout\);

-- Location: FF_X18_Y21_N25
\T80s|u0|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[11]~7_combout\,
	asdata => \T80s|u0|Add3~22_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(11));

-- Location: LCCOMB_X28_Y15_N30
\T80s|u0|I[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[3]~8_combout\ = !\T80s|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(3),
	combout => \T80s|u0|I[3]~8_combout\);

-- Location: FF_X28_Y15_N31
\T80s|u0|I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[3]~8_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(3));

-- Location: LCCOMB_X26_Y18_N18
\T80s|u0|ACC~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~29_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC[4]~20_combout\)))) # (!\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC[4]~20_combout\ & (\T80s|u0|ACC\(3))) # (!\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|Save_Mux[3]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|ACC\(3),
	datac => \T80s|u0|Save_Mux[3]~11_combout\,
	datad => \T80s|u0|ACC[4]~20_combout\,
	combout => \T80s|u0|ACC~29_combout\);

-- Location: LCCOMB_X26_Y18_N12
\T80s|u0|ACC~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~30_combout\ = (\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC~29_combout\ & (\T80s|u0|R\(3))) # (!\T80s|u0|ACC~29_combout\ & ((\T80s|u0|I\(3)))))) # (!\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|R\(3),
	datac => \T80s|u0|I\(3),
	datad => \T80s|u0|ACC~29_combout\,
	combout => \T80s|u0|ACC~30_combout\);

-- Location: LCCOMB_X29_Y18_N14
\T80s|u0|Ap[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Ap[3]~feeder_combout\ = \T80s|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(3),
	combout => \T80s|u0|Ap[3]~feeder_combout\);

-- Location: FF_X29_Y18_N15
\T80s|u0|Ap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Ap[3]~feeder_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(3));

-- Location: LCCOMB_X29_Y18_N24
\T80s|u0|ACC~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~42_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(3)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~30_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (!\T80s|u0|ACC~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC~30_combout\,
	datac => \T80s|u0|Ap\(3),
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|ACC~42_combout\);

-- Location: FF_X29_Y18_N25
\T80s|u0|ACC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~42_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(3));

-- Location: LCCOMB_X31_Y19_N4
\T80s|u0|Regs|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux20~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsH[6][3]~q\)) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- ((\T80s|u0|Regs|RegsH[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|RegsH[6][3]~q\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsH[4][3]~q\,
	combout => \T80s|u0|Regs|Mux20~0_combout\);

-- Location: LCCOMB_X31_Y19_N22
\T80s|u0|Regs|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux20~1_combout\ = (\T80s|u0|Regs|Mux20~0_combout\ & ((\T80s|u0|Regs|RegsH[7][3]~q\) # ((!\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|Regs|Mux20~0_combout\ & (((\T80s|u0|Regs|RegsH[5][3]~q\ & \T80s|u0|RegAddrB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[7][3]~q\,
	datab => \T80s|u0|Regs|Mux20~0_combout\,
	datac => \T80s|u0|Regs|RegsH[5][3]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux20~1_combout\);

-- Location: LCCOMB_X31_Y21_N2
\T80s|u0|Regs|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux20~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|RegsH[1][3]~q\))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (\T80s|u0|Regs|RegsH[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[0][3]~q\,
	datab => \T80s|u0|RegAddrB[1]~1_combout\,
	datac => \T80s|u0|Regs|RegsH[1][3]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux20~2_combout\);

-- Location: LCCOMB_X28_Y23_N28
\T80s|u0|Regs|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux20~3_combout\ = (\T80s|u0|Regs|Mux20~2_combout\ & (((\T80s|u0|Regs|RegsH[3][3]~q\) # (!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux20~2_combout\ & (\T80s|u0|Regs|RegsH[2][3]~q\ & ((\T80s|u0|RegAddrB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux20~2_combout\,
	datab => \T80s|u0|Regs|RegsH[2][3]~q\,
	datac => \T80s|u0|Regs|RegsH[3][3]~q\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux20~3_combout\);

-- Location: LCCOMB_X28_Y23_N6
\T80s|u0|Regs|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux20~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux20~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrB[2]~2_combout\,
	datac => \T80s|u0|Regs|Mux20~1_combout\,
	datad => \T80s|u0|Regs|Mux20~3_combout\,
	combout => \T80s|u0|Regs|Mux20~4_combout\);

-- Location: LCCOMB_X29_Y21_N30
\T80s|u0|BusB~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~58_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (((\T80s|u0|BusB[2]~15_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|Regs|Mux20~4_combout\))) # (!\T80s|u0|BusB[2]~15_combout\ & 
-- (!\T80s|u0|ACC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|ACC\(3),
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|Regs|Mux20~4_combout\,
	combout => \T80s|u0|BusB~58_combout\);

-- Location: LCCOMB_X25_Y19_N26
\T80s|u0|F[3]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~55_combout\ = ((!\T80s|u0|ALU_Op_r\(0) & !\T80s|u0|ALU_Op_r\(2))) # (!\T80s|u0|ALU_Op_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ALU_Op_r\(2),
	datad => \T80s|u0|ALU_Op_r\(3),
	combout => \T80s|u0|F[3]~55_combout\);

-- Location: LCCOMB_X27_Y19_N6
\T80s|u0|F~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~67_combout\ = (\T80s|u0|F[3]~55_combout\ & ((\T80s|u0|alu|Mux35~0_combout\ & ((\T80s|u0|alu|Q_t~158_combout\))) # (!\T80s|u0|alu|Mux35~0_combout\ & (\T80s|u0|alu|Mux12~1_combout\)))) # (!\T80s|u0|F[3]~55_combout\ & 
-- (((!\T80s|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux12~1_combout\,
	datab => \T80s|u0|alu|Q_t~158_combout\,
	datac => \T80s|u0|F[3]~55_combout\,
	datad => \T80s|u0|alu|Mux35~0_combout\,
	combout => \T80s|u0|F~67_combout\);

-- Location: LCCOMB_X27_Y19_N0
\T80s|u0|F~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~68_combout\ = (\T80s|u0|F~67_combout\ & (((\T80s|u0|alu|Mux35~3_combout\) # (!\T80s|u0|alu|Mux34~1_combout\)))) # (!\T80s|u0|F~67_combout\ & (\T80s|u0|alu|Q_t~154_combout\ & (\T80s|u0|alu|Mux34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~67_combout\,
	datab => \T80s|u0|alu|Q_t~154_combout\,
	datac => \T80s|u0|alu|Mux34~1_combout\,
	datad => \T80s|u0|alu|Mux35~3_combout\,
	combout => \T80s|u0|F~68_combout\);

-- Location: LCCOMB_X26_Y16_N2
\T80s|u0|mcode|Mux92~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux92~2_combout\ = (\T80s|u0|mcode|Mux92~1_combout\ & (\T80s|u0|alu|Q_t~140_combout\ & !\T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux92~1_combout\,
	datab => \T80s|u0|alu|Q_t~140_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux92~2_combout\);

-- Location: LCCOMB_X26_Y16_N4
\T80s|u0|F[3]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~54_combout\ = ((\T80s|u0|mcode|Mux258~0_combout\ & (!\T80s|u0|F[3]~43_combout\ & !\T80s|u0|mcode|Mux92~2_combout\))) # (!\T80s|u0|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~2_combout\,
	datab => \T80s|u0|mcode|Mux258~0_combout\,
	datac => \T80s|u0|F[3]~43_combout\,
	datad => \T80s|u0|mcode|Mux92~2_combout\,
	combout => \T80s|u0|F[3]~54_combout\);

-- Location: FF_X28_Y15_N9
\T80s|u0|Fp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(3),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(3));

-- Location: LCCOMB_X28_Y15_N0
\T80s|u0|F[3]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~58_combout\ = (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|Equal17~0_combout\ & ((\T80s|u0|mcode|Mux298~2_combout\) # (!\T80s|u0|Save_ALU_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~16_combout\,
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux298~2_combout\,
	datad => \T80s|u0|Equal17~0_combout\,
	combout => \T80s|u0|F[3]~58_combout\);

-- Location: LCCOMB_X28_Y15_N8
\T80s|u0|F~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~69_combout\ = (\T80s|u0|F[3]~58_combout\ & (\T80s|u0|ACC\(3))) # (!\T80s|u0|F[3]~58_combout\ & ((\T80s|u0|Fp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ACC\(3),
	datac => \T80s|u0|Fp\(3),
	datad => \T80s|u0|F[3]~58_combout\,
	combout => \T80s|u0|F~69_combout\);

-- Location: LCCOMB_X28_Y15_N14
\T80s|u0|F~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~70_combout\ = (\T80s|u0|F[3]~54_combout\ & ((\T80s|u0|F[3]~58_combout\ & ((\T80s|u0|F~69_combout\))) # (!\T80s|u0|F[3]~58_combout\ & (!\T80s|u0|F~68_combout\)))) # (!\T80s|u0|F[3]~54_combout\ & ((\T80s|u0|F~69_combout\ $ 
-- (\T80s|u0|F[3]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~68_combout\,
	datab => \T80s|u0|F[3]~54_combout\,
	datac => \T80s|u0|F~69_combout\,
	datad => \T80s|u0|F[3]~58_combout\,
	combout => \T80s|u0|F~70_combout\);

-- Location: LCCOMB_X27_Y16_N24
\T80s|u0|F[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~51_combout\ = (\T80s|u0|ALU_Op_r\(3) & (!\T80s|u0|Equal4~0_combout\ & ((!\T80s|u0|ALU_Op_r\(2))))) # (!\T80s|u0|ALU_Op_r\(3) & (((\T80s|u0|ALU_Op_r\(1) & \T80s|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|F[3]~51_combout\);

-- Location: LCCOMB_X27_Y16_N10
\T80s|u0|F[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~52_combout\ = (\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|F[3]~30_combout\ & (!\T80s|u0|process_0~2_combout\ & \T80s|u0|F[3]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|F[3]~30_combout\,
	datac => \T80s|u0|process_0~2_combout\,
	datad => \T80s|u0|F[3]~51_combout\,
	combout => \T80s|u0|F[3]~52_combout\);

-- Location: LCCOMB_X27_Y16_N20
\T80s|u0|F[3]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~53_combout\ = (\T80s|u0|F[3]~52_combout\) # ((!\T80s|u0|F[3]~30_combout\ & !\T80s|u0|F~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|F[3]~30_combout\,
	datac => \T80s|u0|F~13_combout\,
	datad => \T80s|u0|F[3]~52_combout\,
	combout => \T80s|u0|F[3]~53_combout\);

-- Location: LCCOMB_X27_Y16_N22
\T80s|u0|F~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~71_combout\ = (\T80s|u0|F[3]~30_combout\ & ((\T80s|u0|BusB\(3)) # ((!\T80s|u0|F[3]~53_combout\)))) # (!\T80s|u0|F[3]~30_combout\ & (((\T80s|u0|alu|Mux35~5_combout\ & \T80s|u0|F[3]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(3),
	datab => \T80s|u0|F[3]~30_combout\,
	datac => \T80s|u0|alu|Mux35~5_combout\,
	datad => \T80s|u0|F[3]~53_combout\,
	combout => \T80s|u0|F~71_combout\);

-- Location: LCCOMB_X27_Y16_N6
\T80s|u0|F~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~72_combout\ = (\T80s|u0|F~71_combout\ & (\T80s|u0|F~70_combout\ & ((!\T80s|u0|F[3]~53_combout\)))) # (!\T80s|u0|F~71_combout\ & (((\T80s|u0|F[3]~53_combout\) # (!\T80s|u0|Save_Mux[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~70_combout\,
	datab => \T80s|u0|Save_Mux[3]~11_combout\,
	datac => \T80s|u0|F~71_combout\,
	datad => \T80s|u0|F[3]~53_combout\,
	combout => \T80s|u0|F~72_combout\);

-- Location: LCCOMB_X27_Y16_N30
\T80s|u0|F[3]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~65_combout\ = (\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|ALU_Op_r\(0)) # (!\T80s|u0|ALU_Op_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(2),
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(3),
	combout => \T80s|u0|F[3]~65_combout\);

-- Location: LCCOMB_X26_Y17_N28
\T80s|u0|F[3]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~75_combout\ = (\T80s|u0|ISet\(0)) # ((\T80s|u0|ISet\(1)) # ((\T80s|u0|F[3]~43_combout\ & !\T80s|u0|mcode|Mux100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|F[3]~43_combout\,
	datad => \T80s|u0|mcode|Mux100~0_combout\,
	combout => \T80s|u0|F[3]~75_combout\);

-- Location: LCCOMB_X27_Y16_N16
\T80s|u0|F[3]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~64_combout\ = ((!\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|F[3]~75_combout\) # (!\T80s|u0|Equal0~2_combout\)))) # (!\T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|F[3]~75_combout\,
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|F[3]~64_combout\);

-- Location: LCCOMB_X27_Y16_N0
\T80s|u0|F[3]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F[3]~66_combout\ = ((\T80s|u0|process_0~2_combout\ & ((!\T80s|u0|F[3]~64_combout\))) # (!\T80s|u0|process_0~2_combout\ & (!\T80s|u0|F[3]~65_combout\))) # (!\T80s|u0|F[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F[3]~65_combout\,
	datab => \T80s|u0|process_0~2_combout\,
	datac => \T80s|u0|F[3]~30_combout\,
	datad => \T80s|u0|F[3]~64_combout\,
	combout => \T80s|u0|F[3]~66_combout\);

-- Location: FF_X27_Y16_N7
\T80s|u0|F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~72_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F[3]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(3));

-- Location: LCCOMB_X18_Y21_N16
\T80s|u0|BusB~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~56_combout\ = (\T80s|u0|BusB[2]~17_combout\ & ((\T80s|u0|BusB[2]~11_combout\ & (\T80s|u0|PC\(3))) # (!\T80s|u0|BusB[2]~11_combout\ & ((!\T80s|u0|F\(3)))))) # (!\T80s|u0|BusB[2]~17_combout\ & (((\T80s|u0|BusB[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(3),
	datab => \T80s|u0|F\(3),
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~56_combout\);

-- Location: LCCOMB_X29_Y21_N28
\T80s|u0|BusB~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~57_combout\ = (\T80s|u0|BusB[2]~16_combout\ & (((\T80s|u0|BusB~56_combout\)))) # (!\T80s|u0|BusB[2]~16_combout\ & ((\T80s|u0|BusB~56_combout\ & ((!\T80s|u0|SP\(11)))) # (!\T80s|u0|BusB~56_combout\ & (!\T80s|u0|SP\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(3),
	datab => \T80s|u0|BusB[2]~16_combout\,
	datac => \T80s|u0|SP\(11),
	datad => \T80s|u0|BusB~56_combout\,
	combout => \T80s|u0|BusB~57_combout\);

-- Location: LCCOMB_X29_Y21_N20
\T80s|u0|BusB~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~59_combout\ = (\T80s|u0|BusB~58_combout\ & (((\T80s|u0|Regs|Mux28~4_combout\) # (!\T80s|u0|BusB[2]~10_combout\)))) # (!\T80s|u0|BusB~58_combout\ & (\T80s|u0|BusB~57_combout\ & ((\T80s|u0|BusB[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~58_combout\,
	datab => \T80s|u0|BusB~57_combout\,
	datac => \T80s|u0|Regs|Mux28~4_combout\,
	datad => \T80s|u0|BusB[2]~10_combout\,
	combout => \T80s|u0|BusB~59_combout\);

-- Location: LCCOMB_X25_Y21_N30
\T80s|u0|BusB~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~60_combout\ = (!\T80s|u0|BusB~12_combout\ & ((\T80s|u0|BusB[2]~13_combout\ & (\T80s|u0|PC\(11))) # (!\T80s|u0|BusB[2]~13_combout\ & ((\T80s|u0|BusB~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB[2]~13_combout\,
	datac => \T80s|u0|PC\(11),
	datad => \T80s|u0|BusB~59_combout\,
	combout => \T80s|u0|BusB~60_combout\);

-- Location: LCCOMB_X26_Y21_N10
\T80s|u0|BusB~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~61_combout\ = (\T80s|u0|BusB~60_combout\) # ((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~9_combout\,
	datac => \T80s|DI_Reg\(3),
	datad => \T80s|u0|BusB~60_combout\,
	combout => \T80s|u0|BusB~61_combout\);

-- Location: FF_X26_Y21_N11
\T80s|u0|BusB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(3));

-- Location: LCCOMB_X30_Y15_N0
\T80s|u0|Save_Mux[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[3]~10_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux35~5_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|alu|Mux35~5_combout\,
	combout => \T80s|u0|Save_Mux[3]~10_combout\);

-- Location: LCCOMB_X30_Y15_N2
\T80s|u0|Save_Mux[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[3]~11_combout\ = (\T80s|u0|Save_Mux[3]~10_combout\) # ((\T80s|u0|BusB\(3) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(3),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[3]~10_combout\,
	combout => \T80s|u0|Save_Mux[3]~11_combout\);

-- Location: FF_X29_Y20_N11
\T80s|u0|RegBusA_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|Regs|Mux4~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegBusA_r\(11));

-- Location: LCCOMB_X29_Y22_N22
\T80s|u0|RegDIH[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[3]~16_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|Add9~22_combout\) # ((\T80s|u0|RegDIH[4]~0_combout\)))) # (!\T80s|u0|RegDIH[4]~1_combout\ & (((!\T80s|u0|RegDIH[4]~0_combout\ & \T80s|u0|RegBusA_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|Add9~22_combout\,
	datac => \T80s|u0|RegDIH[4]~0_combout\,
	datad => \T80s|u0|RegBusA_r\(11),
	combout => \T80s|u0|RegDIH[3]~16_combout\);

-- Location: LCCOMB_X29_Y22_N24
\T80s|u0|RegDIH[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIH[3]~17_combout\ = (\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|RegDIH[3]~16_combout\ & ((\T80s|u0|Regs|Mux20~4_combout\))) # (!\T80s|u0|RegDIH[3]~16_combout\ & (\T80s|u0|Save_Mux[3]~11_combout\)))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (((\T80s|u0|RegDIH[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[3]~11_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|RegDIH[3]~16_combout\,
	datad => \T80s|u0|Regs|Mux20~4_combout\,
	combout => \T80s|u0|RegDIH[3]~17_combout\);

-- Location: FF_X29_Y22_N25
\T80s|u0|Regs|RegsH[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegDIH[3]~17_combout\,
	ena => \T80s|u0|Regs|RegsH[3][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsH[3][3]~q\);

-- Location: LCCOMB_X31_Y21_N26
\T80s|u0|Regs|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux4~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|RegsH[1][3]~q\) # ((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|Regs|RegsH[0][3]~q\ & !\T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[1][3]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsH[0][3]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux4~2_combout\);

-- Location: LCCOMB_X31_Y21_N28
\T80s|u0|Regs|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux4~3_combout\ = (\T80s|u0|Regs|Mux4~2_combout\ & ((\T80s|u0|Regs|RegsH[3][3]~q\) # ((!\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|Regs|Mux4~2_combout\ & (((\T80s|u0|Regs|RegsH[2][3]~q\ & \T80s|u0|RegAddrA[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsH[3][3]~q\,
	datab => \T80s|u0|Regs|Mux4~2_combout\,
	datac => \T80s|u0|Regs|RegsH[2][3]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux4~3_combout\);

-- Location: LCCOMB_X31_Y19_N24
\T80s|u0|Regs|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux4~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsH[6][3]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsH[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[0]~6_combout\,
	datab => \T80s|u0|Regs|RegsH[6][3]~q\,
	datac => \T80s|u0|Regs|RegsH[4][3]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y20_N30
\T80s|u0|Regs|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux4~1_combout\ = (\T80s|u0|Regs|Mux4~0_combout\ & ((\T80s|u0|Regs|RegsH[7][3]~q\) # ((!\T80s|u0|RegAddrA[0]~6_combout\)))) # (!\T80s|u0|Regs|Mux4~0_combout\ & (((\T80s|u0|Regs|RegsH[5][3]~q\ & \T80s|u0|RegAddrA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux4~0_combout\,
	datab => \T80s|u0|Regs|RegsH[7][3]~q\,
	datac => \T80s|u0|Regs|RegsH[5][3]~q\,
	datad => \T80s|u0|RegAddrA[0]~6_combout\,
	combout => \T80s|u0|Regs|Mux4~1_combout\);

-- Location: LCCOMB_X28_Y20_N12
\T80s|u0|Regs|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux4~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux4~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux4~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux4~1_combout\,
	combout => \T80s|u0|Regs|Mux4~4_combout\);

-- Location: LCCOMB_X28_Y20_N28
\T80s|u0|BusA~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~4_combout\ = (\T80s|u0|BusA[5]~2_combout\ & (((\T80s|u0|BusA[5]~3_combout\)))) # (!\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|BusA[5]~3_combout\ & (!\T80s|u0|SP\(3))) # (!\T80s|u0|BusA[5]~3_combout\ & ((!\T80s|u0|ACC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(3),
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|ACC\(3),
	datad => \T80s|u0|BusA[5]~3_combout\,
	combout => \T80s|u0|BusA~4_combout\);

-- Location: LCCOMB_X28_Y20_N10
\T80s|u0|BusA~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~5_combout\ = (\T80s|u0|BusA[5]~2_combout\ & ((\T80s|u0|BusA~4_combout\ & ((\T80s|u0|Regs|Mux12~4_combout\))) # (!\T80s|u0|BusA~4_combout\ & (\T80s|u0|Regs|Mux4~4_combout\)))) # (!\T80s|u0|BusA[5]~2_combout\ & (((\T80s|u0|BusA~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux4~4_combout\,
	datab => \T80s|u0|BusA[5]~2_combout\,
	datac => \T80s|u0|Regs|Mux12~4_combout\,
	datad => \T80s|u0|BusA~4_combout\,
	combout => \T80s|u0|BusA~5_combout\);

-- Location: LCCOMB_X28_Y20_N20
\T80s|u0|BusA~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~10_combout\ = (!\T80s|u0|BusA~9_combout\ & ((\T80s|u0|BusA[5]~6_combout\ & (!\T80s|u0|SP\(11))) # (!\T80s|u0|BusA[5]~6_combout\ & ((\T80s|u0|BusA~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA~9_combout\,
	datab => \T80s|u0|BusA[5]~6_combout\,
	datac => \T80s|u0|SP\(11),
	datad => \T80s|u0|BusA~5_combout\,
	combout => \T80s|u0|BusA~10_combout\);

-- Location: LCCOMB_X28_Y19_N12
\T80s|u0|BusA~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusA~11_combout\ = (\T80s|u0|BusA~10_combout\) # ((\T80s|u0|BusA[5]~8_combout\ & \T80s|DI_Reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusA[5]~8_combout\,
	datac => \T80s|DI_Reg\(3),
	datad => \T80s|u0|BusA~10_combout\,
	combout => \T80s|u0|BusA~11_combout\);

-- Location: FF_X28_Y19_N13
\T80s|u0|BusA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusA\(3));

-- Location: LCCOMB_X25_Y21_N16
\T80s|u0|alu|process_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|process_1~0_combout\ = ((\T80s|u0|BusA\(3) & ((\T80s|u0|BusA\(2)) # (\T80s|u0|BusA\(1))))) # (!\T80s|u0|F\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(3),
	datab => \T80s|u0|BusA\(2),
	datac => \T80s|u0|F\(4),
	datad => \T80s|u0|BusA\(1),
	combout => \T80s|u0|alu|process_1~0_combout\);

-- Location: LCCOMB_X24_Y22_N2
\T80s|u0|alu|DAA_Q[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[1]~9_combout\ = (\T80s|u0|alu|process_1~0_combout\ & ((\T80s|u0|F\(1) & (\T80s|u0|alu|Add3~0_combout\)) # (!\T80s|u0|F\(1) & ((\T80s|u0|alu|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datab => \T80s|u0|F\(1),
	datac => \T80s|u0|alu|Add3~0_combout\,
	datad => \T80s|u0|alu|Add5~0_combout\,
	combout => \T80s|u0|alu|DAA_Q[1]~9_combout\);

-- Location: LCCOMB_X24_Y22_N12
\T80s|u0|alu|DAA_Q[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|DAA_Q[1]~10_combout\ = (\T80s|u0|alu|DAA_Q[1]~9_combout\) # ((!\T80s|u0|alu|process_1~0_combout\ & \T80s|u0|BusA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|process_1~0_combout\,
	datac => \T80s|u0|BusA\(1),
	datad => \T80s|u0|alu|DAA_Q[1]~9_combout\,
	combout => \T80s|u0|alu|DAA_Q[1]~10_combout\);

-- Location: LCCOMB_X28_Y22_N24
\T80s|u0|alu|Mux37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux37~2_combout\ = (\T80s|u0|alu|Mux34~1_combout\ & (((\T80s|u0|alu|DAA_Q[1]~10_combout\) # (\T80s|u0|alu|Mux34~0_combout\)))) # (!\T80s|u0|alu|Mux34~1_combout\ & (\T80s|u0|alu|Mux14~1_combout\ & ((!\T80s|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux34~1_combout\,
	datab => \T80s|u0|alu|Mux14~1_combout\,
	datac => \T80s|u0|alu|DAA_Q[1]~10_combout\,
	datad => \T80s|u0|alu|Mux34~0_combout\,
	combout => \T80s|u0|alu|Mux37~2_combout\);

-- Location: LCCOMB_X25_Y21_N0
\T80s|u0|alu|Q_t~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~157_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|BusA\(2)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|BusA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|BusA\(0),
	datad => \T80s|u0|BusA\(2),
	combout => \T80s|u0|alu|Q_t~157_combout\);

-- Location: LCCOMB_X28_Y22_N0
\T80s|u0|alu|Q_t~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~160_combout\ = (!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(3) & \T80s|u0|BusB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|BusB\(1),
	combout => \T80s|u0|alu|Q_t~160_combout\);

-- Location: LCCOMB_X28_Y22_N28
\T80s|u0|alu|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux37~0_combout\ = (\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|ALU_Op_r\(0))) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|alu|Q_t~160_combout\))) # (!\T80s|u0|ALU_Op_r\(0) & (\T80s|u0|alu|Q_t~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|alu|Q_t~157_combout\,
	datad => \T80s|u0|alu|Q_t~160_combout\,
	combout => \T80s|u0|alu|Mux37~0_combout\);

-- Location: LCCOMB_X28_Y22_N22
\T80s|u0|alu|Mux37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux37~1_combout\ = (\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|mcode|Mux92~1_combout\ & (!\T80s|u0|alu|Mux37~0_combout\)) # (!\T80s|u0|mcode|Mux92~1_combout\ & ((\T80s|u0|BusB\(1)))))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|alu|Mux37~0_combout\,
	datac => \T80s|u0|mcode|Mux92~1_combout\,
	datad => \T80s|u0|BusB\(1),
	combout => \T80s|u0|alu|Mux37~1_combout\);

-- Location: LCCOMB_X28_Y22_N2
\T80s|u0|alu|Mux37~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux37~3_combout\ = (\T80s|u0|alu|Mux37~2_combout\ & ((\T80s|u0|alu|Q_t~153_combout\) # ((!\T80s|u0|alu|Mux34~0_combout\)))) # (!\T80s|u0|alu|Mux37~2_combout\ & (((\T80s|u0|alu|Mux37~1_combout\ & \T80s|u0|alu|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~153_combout\,
	datab => \T80s|u0|alu|Mux37~2_combout\,
	datac => \T80s|u0|alu|Mux37~1_combout\,
	datad => \T80s|u0|alu|Mux34~0_combout\,
	combout => \T80s|u0|alu|Mux37~3_combout\);

-- Location: LCCOMB_X30_Y15_N28
\T80s|u0|DO[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[1]~1_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|alu|Mux37~3_combout\)) # (!\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|Save_Mux[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux37~3_combout\,
	datab => \T80s|u0|mcode|Mux304~4_combout\,
	datad => \T80s|u0|Save_Mux[1]~9_combout\,
	combout => \T80s|u0|DO[1]~1_combout\);

-- Location: LCCOMB_X30_Y15_N16
\T80s|u0|DO~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~18_combout\ = (\T80s|u0|DO[0]~14_combout\ & (((\T80s|u0|DO[0]~13_combout\)))) # (!\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|BusB\(1)))) # (!\T80s|u0|DO[0]~13_combout\ & (\T80s|u0|BusB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|BusB\(5),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|BusB\(1),
	combout => \T80s|u0|DO~18_combout\);

-- Location: LCCOMB_X30_Y15_N22
\T80s|u0|DO~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~19_combout\ = (\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|DO~18_combout\ & ((\T80s|u0|BusA\(1)))) # (!\T80s|u0|DO~18_combout\ & (\T80s|u0|DO\(1))))) # (!\T80s|u0|DO[0]~14_combout\ & (((\T80s|u0|DO~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~14_combout\,
	datab => \T80s|u0|DO\(1),
	datac => \T80s|u0|BusA\(1),
	datad => \T80s|u0|DO~18_combout\,
	combout => \T80s|u0|DO~19_combout\);

-- Location: FF_X30_Y15_N29
\T80s|u0|DO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[1]~1_combout\,
	asdata => \T80s|u0|DO~19_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(1));

-- Location: IOIBUF_X45_Y0_N15
\SDRAM_DQ[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(7),
	o => \SDRAM_DQ[7]~input_o\);

-- Location: LCCOMB_X23_Y12_N22
\trs_glue|DI_CPU[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[7]~8_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (((\SDRAM_DQ[7]~input_o\ & !\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(7)) # 
-- ((\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(7),
	datab => \trs_glue|DI_CPU[4]~3_combout\,
	datac => \SDRAM_DQ[7]~input_o\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[7]~8_combout\);

-- Location: LCCOMB_X21_Y12_N18
\trs_glue|DI_CPU[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(7) = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[7]~8_combout\ & (\trs_ps2|Key_Data[7]~24_combout\)) # (!\trs_glue|DI_CPU[7]~8_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[7]~24_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datad => \trs_glue|DI_CPU[7]~8_combout\,
	combout => \trs_glue|DI_CPU\(7));

-- Location: FF_X21_Y12_N19
\T80s|DI_Reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(7),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(7));

-- Location: LCCOMB_X19_Y20_N24
\T80s|u0|TmpAddr~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~44_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(1))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~18_combout\,
	datac => \T80s|DI_Reg\(1),
	datad => \T80s|u0|mcode|Mux268~3_combout\,
	combout => \T80s|u0|TmpAddr~44_combout\);

-- Location: LCCOMB_X19_Y20_N4
\T80s|u0|TmpAddr~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~58_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TmpAddr~44_combout\ & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TmpAddr~44_combout\,
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(1),
	combout => \T80s|u0|TmpAddr~58_combout\);

-- Location: FF_X19_Y20_N5
\T80s|u0|TmpAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~58_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(9));

-- Location: LCCOMB_X21_Y20_N12
\T80s|u0|A~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~29_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\T80s|u0|A[7]~13_combout\ & !\T80s|u0|ACC\(1))))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|Add1~18_combout\) # ((\T80s|u0|A[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|Add1~18_combout\,
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|ACC\(1),
	combout => \T80s|u0|A~29_combout\);

-- Location: LCCOMB_X21_Y20_N30
\T80s|u0|A~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~30_combout\ = (\T80s|u0|A~29_combout\ & (((\T80s|u0|PC\(9)) # (!\T80s|u0|A[7]~13_combout\)))) # (!\T80s|u0|A~29_combout\ & (!\T80s|u0|SP\(9) & (\T80s|u0|A[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~29_combout\,
	datab => \T80s|u0|SP\(9),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|PC\(9),
	combout => \T80s|u0|A~30_combout\);

-- Location: LCCOMB_X19_Y17_N18
\T80s|u0|A~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~31_combout\ = (\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|Regs|Mux38~4_combout\) # ((\T80s|u0|A[8]~12_combout\)))) # (!\T80s|u0|A[8]~11_combout\ & (((!\T80s|u0|A[8]~12_combout\ & \T80s|u0|A~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|u0|Regs|Mux38~4_combout\,
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A~30_combout\,
	combout => \T80s|u0|A~31_combout\);

-- Location: LCCOMB_X19_Y17_N20
\T80s|u0|A~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~32_combout\ = (\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~31_combout\ & (\T80s|DI_Reg\(1))) # (!\T80s|u0|A~31_combout\ & ((\T80s|u0|TmpAddr\(9)))))) # (!\T80s|u0|A[8]~12_combout\ & (((\T80s|u0|A~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(1),
	datab => \T80s|u0|TmpAddr\(9),
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A~31_combout\,
	combout => \T80s|u0|A~32_combout\);

-- Location: LCCOMB_X28_Y15_N20
\T80s|u0|I[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|I[1]~2_combout\ = !\T80s|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(1),
	combout => \T80s|u0|I[1]~2_combout\);

-- Location: FF_X28_Y15_N21
\T80s|u0|I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|I[1]~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|I[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|I\(1));

-- Location: LCCOMB_X19_Y12_N8
\T80s|u0|A~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~33_combout\ = (\T80s|u0|process_0~1_combout\ & (\T80s|u0|A~32_combout\)) # (!\T80s|u0|process_0~1_combout\ & ((\T80s|u0|I\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~32_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|I\(1),
	combout => \T80s|u0|A~33_combout\);

-- Location: FF_X19_Y12_N5
\T80s|u0|A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|A~33_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(9));

-- Location: LCCOMB_X19_Y12_N0
\trs_vid|RAM_Addr[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|RAM_Addr[9]~9_combout\ = (\trs_glue|Equal4~4_combout\ & (\T80s|u0|A\(9))) # (!\trs_glue|Equal4~4_combout\ & ((\trs_vid|Ver_Cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_glue|Equal4~4_combout\,
	datac => \T80s|u0|A\(9),
	datad => \trs_vid|Ver_Cnt\(3),
	combout => \trs_vid|RAM_Addr[9]~9_combout\);

-- Location: M9K_X22_Y9_N0
\rom1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"341DA07036E11031F6831F6931F68130CC14BA45EB304C8C0CAC4F70F2CB4F40EB2A0372CF2724CACACAF232C8C1D8990C8C0EA0F085E192D723F2F2F2F286170BCBB20409E8C0E0248160E80AE00A04EBA802CB484CB6CD4ED6E3000270C031410CDF428DDCC2859AEEA21679A288C3BEF839E2EB9E3EFA814F78203C12C6B3C183E58E647300958CC95440F18191B003AA718CDF891171C99B14CF06E0420000A416CC13060EB6E90991000830209913FC3BEF8EAD80B402EBA0A68D014583E3FB26346098C11CC9A18F964D84268F82A8BCFB34F960A8563EBB2EA5CFAE3CFDE91F32530393AA2118402890A0185599D78E3BCF1484E9383B9E00B400D77B",
	mem_init2 => X"9D548A6882D0002BD6EECD6D62288A9CC88E968FFF0307068F1A3C68F1AE254C30BC3136D404664CC0633C1336F1A0CD03E4D13CB4800E7A00B07A2C007F0792420810E744E010D8820B0650600A2606361625289241FBE0089050D01028904D51110154CD29D7522805CFFD282D00CF3333CBE1CCD28EC1C4EDA3B1AF3D58F0EB00014ECD1C74FBD3F8700E34CAF4899112BE0A2A0BB808AB2EC2FFBED0FF91CF303FAA881592C27DCCBC17F14B54189790D271D90C52DEC1D2D50C1E2E2D1223F41204EFF456FB35D505363888BFA192B549D1E6F3DA1800B367E261134D7FB1293EC444461D1EF886C08C66E193B343C3842EB06C5268F6EB3A0593A5C103",
	mem_init1 => X"E30E55307122EBF8BBA1FA4BBAEE26E87E8788802D56000022E820C90C80CAF000032AC032C32EE1FA1432552D4C50530D00B86C0B018D8E8D808D843290050692EA06C1A83A6C06E88A3AC100134FA0BA3A8B4F3DD41F8D2D0D53C4B2DCF9E1D0B503E4C23E5D2F1D2DCDC390AF858DC234741AC8DBA5C3416565E9570164E0A3900DA8345036D661C344898A205996415A0316896141F491E04A0041E170DCC04910945341010E440D39550909EC4B1DE832D078B42815E16E19AE3AB1CB28694341401A14A6450902163451AE9E83ECDFEC3304BC1FE2A02F3B069D1B07FFB93063A334F07B88040110655064EEE0E9F20481C12F1D1282960285A492C618",
	mem_init0 => X"0634D728928DECA4D03734D380EC9B01462AEB1822EA1D2536028044860281250ECA0FF74D405350F4535354237356D0F3E2F79E7DBA4A1A392A2290AE70B332C0A814FB4399FEEF7A676E9398A7AC4E7F88BA9B9E64E27B6A4299A67E7BFBDB1E8C3A9A2DEC538E56F47B9E4A481044C89F1E078249C5B8F91E090907890A821A4A65944AE88862249038C3BA40812585DB83889BF090255007143FE0C3C3E3E04430F0110448CA00A30450142AA8AAB35329045D2C8001CC014E1C28E16E17AE2DA10213228CC1011BC8104C5038812A0440A41B0CA1540FB13D370D04FF3CC614907BD0741371B261688E141193CD370F0118050D0186393A5720B07D0D31",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../roms/level1_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "rom1:rom1|altsyncram:altsyncram_component|altsyncram_tda1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: IOIBUF_X53_Y6_N15
\SDRAM_DQ[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(2),
	o => \SDRAM_DQ[2]~input_o\);

-- Location: LCCOMB_X23_Y12_N24
\trs_glue|DI_CPU[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[2]~7_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (((\SDRAM_DQ[2]~input_o\ & !\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(2)) # 
-- ((\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(2),
	datab => \SDRAM_DQ[2]~input_o\,
	datac => \trs_glue|DI_CPU[4]~3_combout\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[2]~7_combout\);

-- Location: LCCOMB_X21_Y12_N22
\trs_glue|DI_CPU[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(2) = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[2]~7_combout\ & (\trs_ps2|Key_Data[2]~19_combout\)) # (!\trs_glue|DI_CPU[2]~7_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[2]~19_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_glue|DI_CPU[2]~7_combout\,
	combout => \trs_glue|DI_CPU\(2));

-- Location: FF_X21_Y12_N23
\T80s|DI_Reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(2),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(2));

-- Location: LCCOMB_X21_Y20_N28
\T80s|u0|A~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~38_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\T80s|u0|A[7]~13_combout\ & !\T80s|u0|ACC\(2))))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|Add1~20_combout\) # ((\T80s|u0|A[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|Add1~20_combout\,
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|ACC\(2),
	combout => \T80s|u0|A~38_combout\);

-- Location: LCCOMB_X21_Y20_N22
\T80s|u0|A~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~39_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~38_combout\ & (\T80s|u0|PC\(10))) # (!\T80s|u0|A~38_combout\ & ((!\T80s|u0|SP\(10)))))) # (!\T80s|u0|A[7]~13_combout\ & (\T80s|u0|A~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~13_combout\,
	datab => \T80s|u0|A~38_combout\,
	datac => \T80s|u0|PC\(10),
	datad => \T80s|u0|SP\(10),
	combout => \T80s|u0|A~39_combout\);

-- Location: LCCOMB_X19_Y17_N2
\T80s|u0|A~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~40_combout\ = (\T80s|u0|A[8]~11_combout\ & (((\T80s|u0|A[8]~12_combout\)))) # (!\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|A[8]~12_combout\ & (\T80s|u0|TmpAddr\(10))) # (!\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|u0|TmpAddr\(10),
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A~39_combout\,
	combout => \T80s|u0|A~40_combout\);

-- Location: LCCOMB_X19_Y17_N24
\T80s|u0|A~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~41_combout\ = (\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|A~40_combout\ & (\T80s|DI_Reg\(2))) # (!\T80s|u0|A~40_combout\ & ((\T80s|u0|Regs|Mux37~4_combout\))))) # (!\T80s|u0|A[8]~11_combout\ & (((\T80s|u0|A~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~11_combout\,
	datab => \T80s|DI_Reg\(2),
	datac => \T80s|u0|Regs|Mux37~4_combout\,
	datad => \T80s|u0|A~40_combout\,
	combout => \T80s|u0|A~41_combout\);

-- Location: LCCOMB_X19_Y12_N26
\T80s|u0|A~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~42_combout\ = (\T80s|u0|process_0~1_combout\ & (\T80s|u0|A~41_combout\)) # (!\T80s|u0|process_0~1_combout\ & ((\T80s|u0|I\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~41_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|I\(2),
	combout => \T80s|u0|A~42_combout\);

-- Location: FF_X19_Y12_N19
\T80s|u0|A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|A~42_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(10));

-- Location: LCCOMB_X19_Y12_N12
\trs_glue|Equal4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Equal4~4_combout\ = (\T80s|u0|A\(10) & (\trs_glue|DI_CPU[4]~1_combout\ & (\trs_glue|DI_CPU[4]~0_combout\ & \T80s|u0|A\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(10),
	datab => \trs_glue|DI_CPU[4]~1_combout\,
	datac => \trs_glue|DI_CPU[4]~0_combout\,
	datad => \T80s|u0|A\(11),
	combout => \trs_glue|Equal4~4_combout\);

-- Location: LCCOMB_X23_Y12_N14
\trs_glue|DI_CPU[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[4]~3_combout\ = (\trs_glue|Equal4~4_combout\ & ((\trs_glue|DI_CPU[4]~2_combout\) # ((!\T80s|u0|A\(11) & \trs_glue|RAMCS_n_i~0_combout\)))) # (!\trs_glue|Equal4~4_combout\ & (((!\T80s|u0|A\(11) & \trs_glue|RAMCS_n_i~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~4_combout\,
	datab => \trs_glue|DI_CPU[4]~2_combout\,
	datac => \T80s|u0|A\(11),
	datad => \trs_glue|RAMCS_n_i~0_combout\,
	combout => \trs_glue|DI_CPU[4]~3_combout\);

-- Location: IOIBUF_X53_Y11_N1
\SDRAM_DQ[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(0),
	o => \SDRAM_DQ[0]~input_o\);

-- Location: M9K_X22_Y10_N0
\rom1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"DC0D40B1F7C6B1E237862378623794A03DE4F7C3DDAFCDE3DCD4E7E23388C7EFCFF3E17F8BFFF9FFFEFD93BFE49DFCBC1FF75CD87592A6639372F777F777920AC6DF7F74088F6441EF7451B38BD057B48EA8030F7C98F1B50AD131706373EFC0F7F21A15F1185DB5BE78EF42E268FCBAD32FEE3F38FBEBCD555A989F247F9BB8ECFF9BF7EFD3BFEA8B4FEEF2A9FFC282FD3E19FF774B9ADB6DABBAA7B3F1FCB5D75C7BFED3B3F15ACF6FBFCB54FBC3FBFF7FAD32E176B7FDE74C7F78C8B8FC7772ECB76CA6FF6FF4ADDBAAF7E62CB74AF73FF1ACBDAF7EED6FAB8FB7FBAAE3D4BECF0FA39272B067F2749DDAD64870373770DB2D2E4788AA6222DB07FDF5BED2",
	mem_init2 => X"D3FCD7D41FF5D5F68F47E1F0F35C1577510BB6C777F9898DFCB7F2DFC372171024A42B3C327D1E80A5E63361B95F7E6EE3340B04EE860ADE10AADD3BD2331DF3461840A5D898ADFC9D3E3743FBB51919291919986835FDE47444448444984566F9D0A94A7DFD67A8953D426913FF5549D0B0601A8248E7ABAD5AF46AF41A6AF9109F172548A9ECB6B2005EDB241746FFBFF8EB2667A8E52D8D23B5EDF7889EE5492C2AD5BFD527B328F4E699E98E9732A56972A8A412DAB791BB938899BABBB325A66577F5E1E7564A79E63FFD16EE3D14F452F9DFEB42D9812909E92A424F9C8B33067EFEDC5310CF83417EFEDBCB522622B6B6C93CA2F7BF6F9BD0B9EDEDDF",
	mem_init1 => X"DB03D5BA26AB7EF69DFADFABD37DA74EF4CF2BC1BD567170677F687C87EA7EBC1A15FBCA9F69F3ED5FB9929639BD56954C4AFA2E9B45CDD0CDC14FD65741C61F590C9ECFD7836D370C97834406D31437F783EEB70776C6FC8AB9BB26EAACCD6896E9E3343BB356A988BAEA2416BE4DCC053AF6FDA4E639D313F4548D555D637C69D8163A306A5D0AD0529FC6BDD1BBF7A3A379A986D32EDC6E7C9CC1D392EA1BB8C6244C438415A725489D5744AEF26EAABCBA9EAEE8B23AF313595356D8D49AF453111EE61A7644C40519394EDBEF6B365969928AF0AF38DB3D2DA77D8B231C8822F9C922C28B3C16078BF55D44B3E8B6FF309DF93BBBB3EFE76FD9DACABB8D",
	mem_init0 => X"A7306F98E9D97BFCC04610EFD178DD953B9DBE8907CE9B3537AFC163E3A9DD2016A7D726EB697ADEA2DAEA59A2CA59C9449855B7582030507045111E5C122F38B6DF91623945DDCD446549531A170B013051074C4C53050211285401757362F4D04B81949BD15E1E74B65699107B41C40D63AF59D2204BD8B7994A48CBCA7741ED753CB4968C96B073C1FD92F3041350F0DF19F14F7AD757410323279F62F262D8DF58BF37CDF43CEFD2CD1F3A63769D9BD94CAD0FF43DAB6D641BBA2D7B3D8F9D7D535F263D42A36336F836FECE6FE31D2CC8BE0F817D5DC259F1BA8AB7F50FD32A675AD0305054F2F2957D4BDBEB85BA932D9D250A0FCA1D1FB73BE26D1935",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../../roms/level1_rom.hex",
	init_file_layout => "port_a",
	logical_ram_name => "rom1:rom1|altsyncram:altsyncram_component|altsyncram_tda1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y12_N12
\trs_glue|DI_CPU[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[0]~4_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (!\trs_glue|DI_CPU[4]~2_combout\ & (\SDRAM_DQ[0]~input_o\))) # (!\trs_glue|DI_CPU[4]~3_combout\ & ((\trs_glue|DI_CPU[4]~2_combout\) # 
-- ((\rom1|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|DI_CPU[4]~3_combout\,
	datab => \trs_glue|DI_CPU[4]~2_combout\,
	datac => \SDRAM_DQ[0]~input_o\,
	datad => \rom1|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_glue|DI_CPU[0]~4_combout\);

-- Location: LCCOMB_X21_Y12_N14
\trs_glue|DI_CPU[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(0) = (\trs_glue|DI_CPU[0]~4_combout\ & ((\trs_ps2|Key_Data[0]~4_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[0]~4_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[0]~4_combout\,
	datab => \trs_glue|DI_CPU[0]~4_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_glue|DI_CPU\(0));

-- Location: FF_X21_Y12_N15
\T80s|DI_Reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(0),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(0));

-- Location: LCCOMB_X19_Y20_N0
\T80s|u0|TmpAddr~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~28_combout\ = (\T80s|u0|mcode|Mux268~3_combout\ & (((\T80s|DI_Reg\(0))))) # (!\T80s|u0|mcode|Mux268~3_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|mcode|Mux268~3_combout\,
	datac => \T80s|DI_Reg\(0),
	datad => \T80s|u0|Add5~16_combout\,
	combout => \T80s|u0|TmpAddr~28_combout\);

-- Location: LCCOMB_X19_Y20_N20
\T80s|u0|TmpAddr~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~51_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TmpAddr~28_combout\ & (!\T80s|u0|TState\(2) & \T80s|u0|TState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TmpAddr~28_combout\,
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TState\(1),
	combout => \T80s|u0|TmpAddr~51_combout\);

-- Location: FF_X19_Y20_N21
\T80s|u0|TmpAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~51_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(8));

-- Location: LCCOMB_X21_Y20_N24
\T80s|u0|A~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~14_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((!\T80s|u0|ACC\(0)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (\T80s|u0|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~16_combout\,
	datab => \T80s|u0|ACC\(0),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~14_combout\);

-- Location: LCCOMB_X21_Y20_N14
\T80s|u0|A~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~15_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~14_combout\ & (\T80s|u0|PC\(8))) # (!\T80s|u0|A~14_combout\ & ((!\T80s|u0|SP\(8)))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~13_combout\,
	datab => \T80s|u0|PC\(8),
	datac => \T80s|u0|SP\(8),
	datad => \T80s|u0|A~14_combout\,
	combout => \T80s|u0|A~15_combout\);

-- Location: LCCOMB_X23_Y17_N0
\T80s|u0|A~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~16_combout\ = (\T80s|u0|A[8]~12_combout\ & (((\T80s|u0|A[8]~11_combout\)))) # (!\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|Regs|Mux39~4_combout\))) # (!\T80s|u0|A[8]~11_combout\ & (\T80s|u0|A~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~12_combout\,
	datab => \T80s|u0|A~15_combout\,
	datac => \T80s|u0|A[8]~11_combout\,
	datad => \T80s|u0|Regs|Mux39~4_combout\,
	combout => \T80s|u0|A~16_combout\);

-- Location: LCCOMB_X19_Y17_N28
\T80s|u0|A~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~17_combout\ = (\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~16_combout\ & ((\T80s|DI_Reg\(0)))) # (!\T80s|u0|A~16_combout\ & (\T80s|u0|TmpAddr\(8))))) # (!\T80s|u0|A[8]~12_combout\ & (((\T80s|u0|A~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(8),
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|u0|A[8]~12_combout\,
	datad => \T80s|u0|A~16_combout\,
	combout => \T80s|u0|A~17_combout\);

-- Location: LCCOMB_X19_Y13_N20
\T80s|u0|A~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~18_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|A~17_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|I\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|I\(0),
	datad => \T80s|u0|A~17_combout\,
	combout => \T80s|u0|A~18_combout\);

-- Location: FF_X19_Y13_N21
\T80s|u0|A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~18_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(8));

-- Location: LCCOMB_X23_Y12_N20
\trs_glue|DI_CPU[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[3]~5_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (\SDRAM_DQ[3]~input_o\ & ((!\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & (((\rom1|altsyncram_component|auto_generated|q_a\(3)) # 
-- (\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SDRAM_DQ[3]~input_o\,
	datab => \rom1|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_glue|DI_CPU[4]~3_combout\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[3]~5_combout\);

-- Location: LCCOMB_X21_Y12_N16
\trs_glue|DI_CPU[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(3) = (\trs_glue|DI_CPU[3]~5_combout\ & ((\trs_ps2|Key_Data[3]~9_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[3]~5_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[3]~9_combout\,
	datab => \trs_glue|DI_CPU[3]~5_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_glue|DI_CPU\(3));

-- Location: FF_X21_Y12_N17
\T80s|DI_Reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(3),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(3));

-- Location: LCCOMB_X20_Y20_N4
\T80s|u0|TmpAddr~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~39_combout\ = (\T80s|Equal1~0_combout\ & ((\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~6_combout\))) # (!\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|IR\(3))))) # (!\T80s|Equal1~0_combout\ & (\T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|Add5~6_combout\,
	datac => \T80s|Equal1~0_combout\,
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|TmpAddr~39_combout\);

-- Location: LCCOMB_X20_Y20_N8
\T80s|u0|TmpAddr~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~40_combout\ = (\T80s|u0|TmpAddr[7]~54_combout\ & (\T80s|DI_Reg\(3))) # (!\T80s|u0|TmpAddr[7]~54_combout\ & ((\T80s|u0|TmpAddr~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|TmpAddr~39_combout\,
	datac => \T80s|u0|TmpAddr[7]~54_combout\,
	combout => \T80s|u0|TmpAddr~40_combout\);

-- Location: FF_X20_Y20_N9
\T80s|u0|TmpAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~40_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(3));

-- Location: LCCOMB_X21_Y18_N22
\T80s|u0|A[7]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~20_combout\ = (!\T80s|u0|RegAddrA~2_combout\ & (!\T80s|u0|mcode|Mux262~5_combout\ & ((!\T80s|u0|process_1~8_combout\) # (!\T80s|u0|NextIs_XY_Fetch~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA~2_combout\,
	datab => \T80s|u0|NextIs_XY_Fetch~2_combout\,
	datac => \T80s|u0|process_1~8_combout\,
	datad => \T80s|u0|mcode|Mux262~5_combout\,
	combout => \T80s|u0|A[7]~20_combout\);

-- Location: LCCOMB_X21_Y18_N12
\T80s|u0|A[7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~21_combout\ = ((\T80s|u0|NextIs_XY_Fetch~3_combout\ & ((\T80s|u0|A[7]~20_combout\) # (\T80s|u0|A[7]~6_combout\)))) # (!\T80s|u0|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~20_combout\,
	datab => \T80s|u0|NextIs_XY_Fetch~3_combout\,
	datac => \T80s|u0|process_0~0_combout\,
	datad => \T80s|u0|A[7]~6_combout\,
	combout => \T80s|u0|A[7]~21_combout\);

-- Location: LCCOMB_X21_Y18_N10
\T80s|u0|A[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~22_combout\ = (\T80s|u0|mcode|Mux290~4_combout\ & ((\T80s|u0|mcode|Mux297~0_combout\) # (!\T80s|u0|A[7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|mcode|Mux297~0_combout\,
	datad => \T80s|u0|A[7]~21_combout\,
	combout => \T80s|u0|A[7]~22_combout\);

-- Location: LCCOMB_X21_Y18_N0
\T80s|u0|A[7]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~23_combout\ = ((\T80s|u0|A[7]~22_combout\ & ((\T80s|u0|A[7]~9_combout\) # (\T80s|u0|mcode|Mux297~0_combout\)))) # (!\T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|A[7]~9_combout\,
	datac => \T80s|u0|mcode|Mux297~0_combout\,
	datad => \T80s|u0|A[7]~22_combout\,
	combout => \T80s|u0|A[7]~23_combout\);

-- Location: LCCOMB_X19_Y18_N10
\T80s|u0|A~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~47_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|SP\(3)) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & (\T80s|DI_Reg\(3) & (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|SP\(3),
	combout => \T80s|u0|A~47_combout\);

-- Location: LCCOMB_X19_Y18_N20
\T80s|u0|A~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~48_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\T80s|u0|A~47_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A~47_combout\ & (\T80s|u0|PC\(3))) # (!\T80s|u0|A~47_combout\ & ((\T80s|u0|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(3),
	datab => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \T80s|u0|Add1~6_combout\,
	datad => \T80s|u0|A~47_combout\,
	combout => \T80s|u0|A~48_combout\);

-- Location: LCCOMB_X18_Y18_N24
\T80s|u0|A~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~49_combout\ = (\T80s|u0|A[7]~24_combout\ & (\T80s|u0|A[7]~23_combout\)) # (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|Regs|Mux44~4_combout\))) # (!\T80s|u0|A[7]~23_combout\ & (\T80s|u0|A~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~24_combout\,
	datab => \T80s|u0|A[7]~23_combout\,
	datac => \T80s|u0|A~48_combout\,
	datad => \T80s|u0|Regs|Mux44~4_combout\,
	combout => \T80s|u0|A~49_combout\);

-- Location: LCCOMB_X18_Y18_N30
\T80s|u0|A~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~50_combout\ = (\T80s|u0|A~49_combout\ & (((\T80s|u0|R\(3)) # (!\T80s|u0|A[7]~24_combout\)))) # (!\T80s|u0|A~49_combout\ & (\T80s|u0|TmpAddr\(3) & ((\T80s|u0|A[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(3),
	datab => \T80s|u0|A~49_combout\,
	datac => \T80s|u0|R\(3),
	datad => \T80s|u0|A[7]~24_combout\,
	combout => \T80s|u0|A~50_combout\);

-- Location: FF_X18_Y18_N31
\T80s|u0|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~50_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(3));

-- Location: IOIBUF_X53_Y9_N22
\SDRAM_DQ[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(1),
	o => \SDRAM_DQ[1]~input_o\);

-- Location: LCCOMB_X23_Y12_N30
\trs_glue|DI_CPU[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[1]~6_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (((\SDRAM_DQ[1]~input_o\ & !\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(1)) # 
-- ((\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_glue|DI_CPU[4]~3_combout\,
	datac => \SDRAM_DQ[1]~input_o\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[1]~6_combout\);

-- Location: LCCOMB_X21_Y12_N8
\trs_glue|DI_CPU[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(1) = (\trs_glue|DI_CPU[1]~6_combout\ & ((\trs_ps2|Key_Data[1]~14_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[1]~6_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[1]~14_combout\,
	datab => \trs_glue|DI_CPU[1]~6_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_glue|DI_CPU\(1));

-- Location: FF_X21_Y12_N9
\T80s|DI_Reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(1),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(1));

-- Location: LCCOMB_X23_Y21_N14
\T80s|u0|BusB~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~23_combout\ = (\T80s|u0|BusB[2]~17_combout\ & ((\T80s|u0|BusB[2]~11_combout\ & ((\T80s|u0|PC\(1)))) # (!\T80s|u0|BusB[2]~11_combout\ & (!\T80s|u0|F\(1))))) # (!\T80s|u0|BusB[2]~17_combout\ & (((\T80s|u0|BusB[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(1),
	datab => \T80s|u0|PC\(1),
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~23_combout\);

-- Location: LCCOMB_X28_Y20_N24
\T80s|u0|BusB~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~24_combout\ = (\T80s|u0|BusB~23_combout\ & (((\T80s|u0|BusB[2]~16_combout\) # (!\T80s|u0|SP\(9))))) # (!\T80s|u0|BusB~23_combout\ & (!\T80s|u0|SP\(1) & ((!\T80s|u0|BusB[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(1),
	datab => \T80s|u0|BusB~23_combout\,
	datac => \T80s|u0|SP\(9),
	datad => \T80s|u0|BusB[2]~16_combout\,
	combout => \T80s|u0|BusB~24_combout\);

-- Location: LCCOMB_X29_Y21_N12
\T80s|u0|BusB~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~25_combout\ = (\T80s|u0|BusB[2]~15_combout\ & (((\T80s|u0|Regs|Mux22~4_combout\) # (\T80s|u0|BusB[2]~10_combout\)))) # (!\T80s|u0|BusB[2]~15_combout\ & (!\T80s|u0|ACC\(1) & ((!\T80s|u0|BusB[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~15_combout\,
	datab => \T80s|u0|ACC\(1),
	datac => \T80s|u0|Regs|Mux22~4_combout\,
	datad => \T80s|u0|BusB[2]~10_combout\,
	combout => \T80s|u0|BusB~25_combout\);

-- Location: LCCOMB_X29_Y21_N14
\T80s|u0|BusB~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~26_combout\ = (\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB~25_combout\ & ((\T80s|u0|Regs|Mux30~4_combout\))) # (!\T80s|u0|BusB~25_combout\ & (\T80s|u0|BusB~24_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & 
-- (((\T80s|u0|BusB~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|BusB~24_combout\,
	datac => \T80s|u0|Regs|Mux30~4_combout\,
	datad => \T80s|u0|BusB~25_combout\,
	combout => \T80s|u0|BusB~26_combout\);

-- Location: LCCOMB_X27_Y21_N26
\T80s|u0|BusB~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~27_combout\ = (!\T80s|u0|BusB~12_combout\ & ((\T80s|u0|BusB[2]~13_combout\ & ((\T80s|u0|PC\(9)))) # (!\T80s|u0|BusB[2]~13_combout\ & (\T80s|u0|BusB~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB[2]~13_combout\,
	datac => \T80s|u0|BusB~26_combout\,
	datad => \T80s|u0|PC\(9),
	combout => \T80s|u0|BusB~27_combout\);

-- Location: LCCOMB_X26_Y21_N28
\T80s|u0|BusB~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~28_combout\ = (\T80s|u0|BusB~27_combout\) # ((\T80s|DI_Reg\(1) & \T80s|u0|BusB[2]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(1),
	datac => \T80s|u0|BusB[2]~9_combout\,
	datad => \T80s|u0|BusB~27_combout\,
	combout => \T80s|u0|BusB~28_combout\);

-- Location: FF_X26_Y21_N29
\T80s|u0|BusB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(1));

-- Location: LCCOMB_X29_Y16_N4
\T80s|u0|alu|B_i~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|B_i~1_combout\ = \T80s|u0|BusB\(1) $ (\T80s|u0|ALU_Op_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(1),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|B_i~1_combout\);

-- Location: LCCOMB_X29_Y17_N0
\T80s|u0|alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux14~0_combout\ = (\T80s|u0|alu|Mux9~1_combout\ & ((\T80s|u0|BusA\(1) & (\T80s|u0|BusB\(1) $ (\T80s|u0|alu|Mux9~0_combout\))) # (!\T80s|u0|BusA\(1) & (\T80s|u0|BusB\(1) & \T80s|u0|alu|Mux9~0_combout\)))) # (!\T80s|u0|alu|Mux9~1_combout\ & 
-- ((\T80s|u0|BusA\(1)) # ((\T80s|u0|BusB\(1)) # (\T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~1_combout\,
	datab => \T80s|u0|BusA\(1),
	datac => \T80s|u0|BusB\(1),
	datad => \T80s|u0|alu|Mux9~0_combout\,
	combout => \T80s|u0|alu|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y17_N26
\T80s|u0|alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux14~1_combout\ = (\T80s|u0|alu|Mux14~0_combout\ & ((\T80s|u0|alu|Q_v[1]~2_combout\) # ((\T80s|u0|alu|Mux9~1_combout\) # (!\T80s|u0|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_v[1]~2_combout\,
	datab => \T80s|u0|alu|Mux14~0_combout\,
	datac => \T80s|u0|alu|Mux9~0_combout\,
	datad => \T80s|u0|alu|Mux9~1_combout\,
	combout => \T80s|u0|alu|Mux14~1_combout\);

-- Location: LCCOMB_X26_Y23_N26
\T80s|u0|alu|F_Out~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~7_combout\ = \T80s|u0|alu|Mux14~1_combout\ $ (\T80s|u0|alu|Mux13~1_combout\ $ (\T80s|u0|alu|Mux15~1_combout\ $ (\T80s|u0|alu|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux14~1_combout\,
	datab => \T80s|u0|alu|Mux13~1_combout\,
	datac => \T80s|u0|alu|Mux15~1_combout\,
	datad => \T80s|u0|alu|Mux11~1_combout\,
	combout => \T80s|u0|alu|F_Out~7_combout\);

-- Location: LCCOMB_X26_Y23_N0
\T80s|u0|alu|Overflow_v\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Overflow_v~combout\ = (\T80s|u0|BusA\(7) & (!\T80s|u0|alu|Add1~2_combout\ & (\T80s|u0|BusB\(7) $ (\T80s|u0|ALU_Op_r\(1))))) # (!\T80s|u0|BusA\(7) & (\T80s|u0|alu|Add1~2_combout\ & (\T80s|u0|BusB\(7) $ (!\T80s|u0|ALU_Op_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datab => \T80s|u0|BusB\(7),
	datac => \T80s|u0|alu|Add1~2_combout\,
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Overflow_v~combout\);

-- Location: LCCOMB_X26_Y23_N22
\T80s|u0|alu|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux20~0_combout\ = (\T80s|u0|ALU_Op_r\(2) & ((!\T80s|u0|ALU_Op_r\(1)) # (!\T80s|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|ALU_Op_r\(1),
	combout => \T80s|u0|alu|Mux20~0_combout\);

-- Location: LCCOMB_X26_Y23_N12
\T80s|u0|alu|F_Out~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~6_combout\ = \T80s|u0|alu|Mux9~3_combout\ $ (\T80s|u0|alu|Mux10~1_combout\ $ (\T80s|u0|alu|Mux8~4_combout\ $ (\T80s|u0|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux9~3_combout\,
	datab => \T80s|u0|alu|Mux10~1_combout\,
	datac => \T80s|u0|alu|Mux8~4_combout\,
	datad => \T80s|u0|alu|Mux12~1_combout\,
	combout => \T80s|u0|alu|F_Out~6_combout\);

-- Location: LCCOMB_X26_Y23_N24
\T80s|u0|alu|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~10_combout\ = (\T80s|u0|alu|Mux20~0_combout\ & (\T80s|u0|alu|F_Out~7_combout\ $ (((!\T80s|u0|alu|F_Out~6_combout\))))) # (!\T80s|u0|alu|Mux20~0_combout\ & (((\T80s|u0|alu|Overflow_v~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|F_Out~7_combout\,
	datab => \T80s|u0|alu|Overflow_v~combout\,
	datac => \T80s|u0|alu|Mux20~0_combout\,
	datad => \T80s|u0|alu|F_Out~6_combout\,
	combout => \T80s|u0|alu|Mux28~10_combout\);

-- Location: LCCOMB_X26_Y22_N2
\T80s|u0|alu|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~11_combout\ = (!\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|Arith16_r~q\ & ((!\T80s|u0|F\(2)))) # (!\T80s|u0|Arith16_r~q\ & (\T80s|u0|alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux28~10_combout\,
	datab => \T80s|u0|Arith16_r~q\,
	datac => \T80s|u0|F\(2),
	datad => \T80s|u0|ALU_Op_r\(3),
	combout => \T80s|u0|alu|Mux28~11_combout\);

-- Location: LCCOMB_X27_Y18_N2
\T80s|u0|alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~2_combout\ = ((\T80s|u0|IR\(3) & ((!\T80s|u0|BusB\(7)))) # (!\T80s|u0|IR\(3) & (!\T80s|u0|BusB\(6)))) # (!\T80s|u0|Equal4~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|Equal4~5_combout\,
	datac => \T80s|u0|BusB\(6),
	datad => \T80s|u0|BusB\(7),
	combout => \T80s|u0|alu|Mux24~2_combout\);

-- Location: LCCOMB_X27_Y18_N10
\T80s|u0|alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~3_combout\ = (!\T80s|u0|alu|Q_t~161_combout\ & (\T80s|u0|alu|Mux24~2_combout\ & ((!\T80s|u0|alu|Mux7~5_combout\) # (!\T80s|u0|BusB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~161_combout\,
	datab => \T80s|u0|alu|Mux24~2_combout\,
	datac => \T80s|u0|BusB\(5),
	datad => \T80s|u0|alu|Mux7~5_combout\,
	combout => \T80s|u0|alu|Mux24~3_combout\);

-- Location: LCCOMB_X28_Y22_N18
\T80s|u0|alu|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~0_combout\ = (!\T80s|u0|alu|Q_t~160_combout\ & (((\T80s|u0|IR\(3)) # (!\T80s|u0|BusB\(0))) # (!\T80s|u0|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal3~3_combout\,
	datab => \T80s|u0|BusB\(0),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~160_combout\,
	combout => \T80s|u0|alu|Mux24~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\T80s|u0|alu|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~1_combout\ = (\T80s|u0|alu|Mux7~4_combout\ & (!\T80s|u0|BusB\(3) & ((!\T80s|u0|BusB\(2)) # (!\T80s|u0|alu|Mux7~3_combout\)))) # (!\T80s|u0|alu|Mux7~4_combout\ & (((!\T80s|u0|BusB\(2))) # (!\T80s|u0|alu|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~4_combout\,
	datab => \T80s|u0|alu|Mux7~3_combout\,
	datac => \T80s|u0|BusB\(3),
	datad => \T80s|u0|BusB\(2),
	combout => \T80s|u0|alu|Mux24~1_combout\);

-- Location: LCCOMB_X27_Y18_N4
\T80s|u0|alu|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~4_combout\ = (\T80s|u0|alu|Mux24~3_combout\ & (\T80s|u0|alu|Mux24~0_combout\ & (\T80s|u0|ALU_Op_r\(0) & \T80s|u0|alu|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux24~3_combout\,
	datab => \T80s|u0|alu|Mux24~0_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Mux24~1_combout\,
	combout => \T80s|u0|alu|Mux24~4_combout\);

-- Location: LCCOMB_X25_Y23_N24
\T80s|u0|alu|F_Out~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~4_combout\ = \T80s|u0|alu|Q_t~159_combout\ $ (\T80s|u0|alu|Q_t~158_combout\ $ (\T80s|u0|alu|Q_t~150_combout\ $ (\T80s|u0|alu|Q_t~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~159_combout\,
	datab => \T80s|u0|alu|Q_t~158_combout\,
	datac => \T80s|u0|alu|Q_t~150_combout\,
	datad => \T80s|u0|alu|Q_t~157_combout\,
	combout => \T80s|u0|alu|F_Out~4_combout\);

-- Location: LCCOMB_X25_Y23_N18
\T80s|u0|alu|F_Out~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~5_combout\ = \T80s|u0|alu|Q_t~155_combout\ $ (\T80s|u0|alu|Mux22~1_combout\ $ (\T80s|u0|alu|Q_t~156_combout\ $ (\T80s|u0|alu|F_Out~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~155_combout\,
	datab => \T80s|u0|alu|Mux22~1_combout\,
	datac => \T80s|u0|alu|Q_t~156_combout\,
	datad => \T80s|u0|alu|F_Out~4_combout\,
	combout => \T80s|u0|alu|F_Out~5_combout\);

-- Location: LCCOMB_X25_Y23_N0
\T80s|u0|alu|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~5_combout\ = (!\T80s|u0|ALU_Op_r\(0) & (!\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|alu|Mux21~2_combout\ $ (!\T80s|u0|alu|F_Out~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|alu|Mux21~2_combout\,
	datac => \T80s|u0|mcode|Mux258~0_combout\,
	datad => \T80s|u0|alu|F_Out~5_combout\,
	combout => \T80s|u0|alu|Mux28~5_combout\);

-- Location: LCCOMB_X25_Y23_N14
\T80s|u0|alu|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~6_combout\ = (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Mux24~4_combout\) # (\T80s|u0|alu|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datac => \T80s|u0|alu|Mux24~4_combout\,
	datad => \T80s|u0|alu|Mux28~5_combout\,
	combout => \T80s|u0|alu|Mux28~6_combout\);

-- Location: LCCOMB_X26_Y22_N16
\T80s|u0|alu|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~8_combout\ = (!\T80s|u0|ALU_Op_r\(2) & ((\T80s|u0|alu|Mux28~6_combout\) # ((\T80s|u0|alu|Mux28~7_combout\ & !\T80s|u0|F\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux28~7_combout\,
	datab => \T80s|u0|F\(2),
	datac => \T80s|u0|alu|Mux28~6_combout\,
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux28~8_combout\);

-- Location: LCCOMB_X23_Y22_N2
\T80s|u0|alu|F_Out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~0_combout\ = \T80s|u0|alu|DAA_Q[1]~10_combout\ $ (\T80s|u0|BusA\(0) $ (\T80s|u0|alu|DAA_Q[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[1]~10_combout\,
	datac => \T80s|u0|BusA\(0),
	datad => \T80s|u0|alu|DAA_Q[2]~1_combout\,
	combout => \T80s|u0|alu|F_Out~0_combout\);

-- Location: LCCOMB_X23_Y22_N12
\T80s|u0|alu|F_Out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~1_combout\ = \T80s|u0|alu|DAA_Q[5]~8_combout\ $ (\T80s|u0|alu|F_Out~0_combout\ $ (\T80s|u0|alu|DAA_Q[3]~12_combout\ $ (\T80s|u0|alu|DAA_Q[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[5]~8_combout\,
	datab => \T80s|u0|alu|F_Out~0_combout\,
	datac => \T80s|u0|alu|DAA_Q[3]~12_combout\,
	datad => \T80s|u0|alu|DAA_Q[4]~14_combout\,
	combout => \T80s|u0|alu|F_Out~1_combout\);

-- Location: LCCOMB_X23_Y22_N30
\T80s|u0|alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~2_combout\ = (\T80s|u0|alu|Mux9~1_combout\ & (\T80s|u0|alu|F_Out~1_combout\ $ (\T80s|u0|alu|DAA_Q[7]~4_combout\ $ (!\T80s|u0|alu|DAA_Q[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|F_Out~1_combout\,
	datab => \T80s|u0|alu|DAA_Q[7]~4_combout\,
	datac => \T80s|u0|alu|Mux9~1_combout\,
	datad => \T80s|u0|alu|DAA_Q[6]~5_combout\,
	combout => \T80s|u0|alu|Mux28~2_combout\);

-- Location: LCCOMB_X25_Y19_N24
\T80s|u0|alu|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~12_combout\ = (\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|ALU_Op_r\(0) & ((\T80s|u0|alu|Mux28~2_combout\) # (!\T80s|u0|F\(2))))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Mux28~2_combout\ & (!\T80s|u0|ALU_Op_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|alu|Mux28~2_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|F\(2),
	combout => \T80s|u0|alu|Mux28~12_combout\);

-- Location: LCCOMB_X27_Y22_N6
\T80s|u0|alu|F_Out~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~3_combout\ = \T80s|u0|BusA\(7) $ (\T80s|u0|BusA\(6) $ (\T80s|u0|alu|Q_t~151_combout\ $ (\T80s|u0|alu|Q_t~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusA\(7),
	datab => \T80s|u0|BusA\(6),
	datac => \T80s|u0|alu|Q_t~151_combout\,
	datad => \T80s|u0|alu|Q_t~154_combout\,
	combout => \T80s|u0|alu|F_Out~3_combout\);

-- Location: LCCOMB_X27_Y22_N16
\T80s|u0|alu|F_Out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|F_Out~2_combout\ = \T80s|u0|alu|Q_t~153_combout\ $ (\T80s|u0|BusA\(5) $ (\T80s|u0|BusA\(4) $ (\T80s|u0|alu|Q_t~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~153_combout\,
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|BusA\(4),
	datad => \T80s|u0|alu|Q_t~152_combout\,
	combout => \T80s|u0|alu|F_Out~2_combout\);

-- Location: LCCOMB_X26_Y22_N0
\T80s|u0|alu|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~4_combout\ = (\T80s|u0|ALU_Op_r\(2) & (\T80s|u0|alu|Mux28~3_combout\ & (\T80s|u0|alu|F_Out~3_combout\ $ (!\T80s|u0|alu|F_Out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|F_Out~3_combout\,
	datab => \T80s|u0|ALU_Op_r\(2),
	datac => \T80s|u0|alu|Mux28~3_combout\,
	datad => \T80s|u0|alu|F_Out~2_combout\,
	combout => \T80s|u0|alu|Mux28~4_combout\);

-- Location: LCCOMB_X26_Y22_N30
\T80s|u0|alu|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux28~9_combout\ = (\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|alu|Mux28~8_combout\) # ((\T80s|u0|alu|Mux28~12_combout\) # (\T80s|u0|alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(3),
	datab => \T80s|u0|alu|Mux28~8_combout\,
	datac => \T80s|u0|alu|Mux28~12_combout\,
	datad => \T80s|u0|alu|Mux28~4_combout\,
	combout => \T80s|u0|alu|Mux28~9_combout\);

-- Location: LCCOMB_X26_Y21_N30
\T80s|u0|F~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~10_combout\ = (\T80s|u0|F~9_combout\) # ((!\T80s|u0|process_0~2_combout\ & ((\T80s|u0|alu|Mux28~11_combout\) # (\T80s|u0|alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~9_combout\,
	datab => \T80s|u0|alu|Mux28~11_combout\,
	datac => \T80s|u0|alu|Mux28~9_combout\,
	datad => \T80s|u0|process_0~2_combout\,
	combout => \T80s|u0|F~10_combout\);

-- Location: LCCOMB_X26_Y21_N2
\T80s|u0|F~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~7_combout\ = \T80s|DI_Reg\(3) $ (\T80s|DI_Reg\(2) $ (\T80s|DI_Reg\(4) $ (\T80s|DI_Reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|DI_Reg\(2),
	datac => \T80s|DI_Reg\(4),
	datad => \T80s|DI_Reg\(1),
	combout => \T80s|u0|F~7_combout\);

-- Location: LCCOMB_X26_Y21_N8
\T80s|u0|F~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~6_combout\ = \T80s|DI_Reg\(7) $ (\T80s|DI_Reg\(0) $ (\T80s|DI_Reg\(6) $ (\T80s|DI_Reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|DI_Reg\(6),
	datad => \T80s|DI_Reg\(5),
	combout => \T80s|u0|F~6_combout\);

-- Location: LCCOMB_X26_Y21_N18
\T80s|u0|F~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~11_combout\ = (\T80s|u0|process_0~6_combout\ & ((\T80s|u0|F~7_combout\ $ (!\T80s|u0|F~6_combout\)))) # (!\T80s|u0|process_0~6_combout\ & (\T80s|u0|F~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~10_combout\,
	datab => \T80s|u0|F~7_combout\,
	datac => \T80s|u0|F~6_combout\,
	datad => \T80s|u0|process_0~6_combout\,
	combout => \T80s|u0|F~11_combout\);

-- Location: LCCOMB_X25_Y13_N28
\T80s|u0|process_0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~7_combout\ = (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux264~2_combout\ & ((\T80s|u0|mcode|Mux92~0_combout\) # (\T80s|u0|mcode|Mux238~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux264~2_combout\,
	datac => \T80s|u0|mcode|Mux92~0_combout\,
	datad => \T80s|u0|mcode|Mux238~2_combout\,
	combout => \T80s|u0|process_0~7_combout\);

-- Location: LCCOMB_X25_Y13_N18
\T80s|u0|F~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~12_combout\ = (\T80s|u0|process_0~7_combout\ & ((\T80s|u0|process_0~8_combout\ & ((\T80s|u0|IncDecZ~q\))) # (!\T80s|u0|process_0~8_combout\ & (\T80s|u0|F~11_combout\)))) # (!\T80s|u0|process_0~7_combout\ & (\T80s|u0|F~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~11_combout\,
	datab => \T80s|u0|process_0~7_combout\,
	datac => \T80s|u0|process_0~8_combout\,
	datad => \T80s|u0|IncDecZ~q\,
	combout => \T80s|u0|F~12_combout\);

-- Location: LCCOMB_X25_Y16_N20
\T80s|u0|F~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~14_combout\ = (\T80s|u0|F~13_combout\ & (!\T80s|u0|Save_Mux[2]~1_combout\)) # (!\T80s|u0|F~13_combout\ & ((!\T80s|u0|F~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~13_combout\,
	datac => \T80s|u0|Save_Mux[2]~1_combout\,
	datad => \T80s|u0|F~12_combout\,
	combout => \T80s|u0|F~14_combout\);

-- Location: FF_X25_Y16_N21
\T80s|u0|F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~14_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(2));

-- Location: LCCOMB_X24_Y21_N4
\T80s|u0|No_BTR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|No_BTR~0_combout\ = (\T80s|u0|IR\(1) & (((!\T80s|u0|F\(6))))) # (!\T80s|u0|IR\(1) & ((\T80s|u0|F\(2)) # ((!\T80s|u0|F\(6) & \T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|F\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|No_BTR~0_combout\);

-- Location: LCCOMB_X25_Y13_N6
\T80s|u0|No_BTR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|No_BTR~1_combout\ = (\T80s|u0|mcode|Mux147~5_combout\ & (\T80s|u0|mcode|Mux274~0_combout\ & ((\T80s|u0|No_BTR~0_combout\) # (!\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|No_BTR~0_combout\,
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|mcode|Mux147~5_combout\,
	datad => \T80s|u0|mcode|Mux274~0_combout\,
	combout => \T80s|u0|No_BTR~1_combout\);

-- Location: FF_X25_Y13_N7
\T80s|u0|No_BTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|No_BTR~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|No_BTR~q\);

-- Location: LCCOMB_X25_Y13_N30
\T80s|u0|BTR_r~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BTR_r~0_combout\ = (!\T80s|u0|No_BTR~q\ & (\T80s|u0|process_0~8_combout\ & (!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux264~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|No_BTR~q\,
	datab => \T80s|u0|process_0~8_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux264~2_combout\,
	combout => \T80s|u0|BTR_r~0_combout\);

-- Location: LCCOMB_X21_Y17_N26
\T80s|u0|BTR_r~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BTR_r~1_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|process_0~1_combout\ & ((\T80s|u0|BTR_r~0_combout\))) # (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|BTR_r~q\)))) # (!\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|BTR_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|BTR_r~q\,
	datad => \T80s|u0|BTR_r~0_combout\,
	combout => \T80s|u0|BTR_r~1_combout\);

-- Location: FF_X21_Y17_N27
\T80s|u0|BTR_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BTR_r~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BTR_r~q\);

-- Location: LCCOMB_X21_Y17_N24
\T80s|u0|PC[10]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~8_combout\ = ((!\T80s|u0|BTR_r~q\ & (!\T80s|u0|mcode|Inc_PC~3_combout\ & !\T80s|u0|mcode|Mux296~0_combout\))) # (!\T80s|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BTR_r~q\,
	datab => \T80s|u0|mcode|Inc_PC~3_combout\,
	datac => \T80s|u0|mcode|Mux296~0_combout\,
	datad => \T80s|Equal3~0_combout\,
	combout => \T80s|u0|PC[10]~8_combout\);

-- Location: LCCOMB_X23_Y17_N14
\T80s|u0|PC[10]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~9_combout\ = (\T80s|u0|PC[10]~8_combout\ & ((\T80s|u0|mcode|Mux297~0_combout\) # (!\T80s|u0|mcode|Mux290~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|PC[10]~8_combout\,
	datad => \T80s|u0|mcode|Mux297~0_combout\,
	combout => \T80s|u0|PC[10]~9_combout\);

-- Location: LCCOMB_X19_Y17_N26
\T80s|u0|PC~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~35_combout\ = (\T80s|u0|PC[10]~9_combout\ & (((\T80s|u0|PC[10]~10_combout\)))) # (!\T80s|u0|PC[10]~9_combout\ & ((\T80s|u0|PC[10]~10_combout\ & (\T80s|u0|TmpAddr\(10))) # (!\T80s|u0|PC[10]~10_combout\ & ((\T80s|u0|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC[10]~9_combout\,
	datab => \T80s|u0|TmpAddr\(10),
	datac => \T80s|u0|PC[10]~10_combout\,
	datad => \T80s|u0|Add2~20_combout\,
	combout => \T80s|u0|PC~35_combout\);

-- Location: LCCOMB_X19_Y17_N16
\T80s|u0|PC~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC~36_combout\ = (\T80s|u0|PC~35_combout\ & (((\T80s|u0|Regs|Mux37~4_combout\) # (!\T80s|u0|PC[10]~9_combout\)))) # (!\T80s|u0|PC~35_combout\ & (\T80s|DI_Reg\(2) & ((\T80s|u0|PC[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~35_combout\,
	datab => \T80s|DI_Reg\(2),
	datac => \T80s|u0|Regs|Mux37~4_combout\,
	datad => \T80s|u0|PC[10]~9_combout\,
	combout => \T80s|u0|PC~36_combout\);

-- Location: LCCOMB_X19_Y21_N30
\T80s|u0|PC[10]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|PC[10]~2_combout\ = (\T80s|u0|PC[10]~13_combout\ & ((\T80s|u0|Add4~18_combout\))) # (!\T80s|u0|PC[10]~13_combout\ & (\T80s|u0|PC~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC~36_combout\,
	datab => \T80s|u0|PC[10]~13_combout\,
	datad => \T80s|u0|Add4~18_combout\,
	combout => \T80s|u0|PC[10]~2_combout\);

-- Location: FF_X19_Y21_N31
\T80s|u0|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|PC[10]~2_combout\,
	asdata => \T80s|u0|Add3~20_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|PC[10]~15_combout\,
	ena => \T80s|u0|PC[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|PC\(10));

-- Location: LCCOMB_X23_Y21_N0
\T80s|u0|BusB~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~18_combout\ = (\T80s|u0|BusB[2]~11_combout\ & ((\T80s|u0|PC\(2)) # ((!\T80s|u0|BusB[2]~17_combout\)))) # (!\T80s|u0|BusB[2]~11_combout\ & (((\T80s|u0|BusB[2]~17_combout\ & !\T80s|u0|F\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(2),
	datab => \T80s|u0|BusB[2]~11_combout\,
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|F\(2),
	combout => \T80s|u0|BusB~18_combout\);

-- Location: LCCOMB_X29_Y21_N18
\T80s|u0|BusB~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~19_combout\ = (\T80s|u0|BusB~18_combout\ & (((\T80s|u0|BusB[2]~16_combout\)) # (!\T80s|u0|SP\(10)))) # (!\T80s|u0|BusB~18_combout\ & (((!\T80s|u0|SP\(2) & !\T80s|u0|BusB[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(10),
	datab => \T80s|u0|SP\(2),
	datac => \T80s|u0|BusB~18_combout\,
	datad => \T80s|u0|BusB[2]~16_combout\,
	combout => \T80s|u0|BusB~19_combout\);

-- Location: LCCOMB_X29_Y21_N4
\T80s|u0|BusB~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~20_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (((\T80s|u0|BusB[2]~15_combout\) # (\T80s|u0|BusB~19_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & (!\T80s|u0|ACC\(2) & (!\T80s|u0|BusB[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|ACC\(2),
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|BusB~19_combout\,
	combout => \T80s|u0|BusB~20_combout\);

-- Location: LCCOMB_X29_Y21_N22
\T80s|u0|BusB~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~21_combout\ = (\T80s|u0|BusB~20_combout\ & ((\T80s|u0|Regs|Mux29~4_combout\) # ((!\T80s|u0|BusB[2]~15_combout\)))) # (!\T80s|u0|BusB~20_combout\ & (((\T80s|u0|BusB[2]~15_combout\ & \T80s|u0|Regs|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux29~4_combout\,
	datab => \T80s|u0|BusB~20_combout\,
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|Regs|Mux21~4_combout\,
	combout => \T80s|u0|BusB~21_combout\);

-- Location: LCCOMB_X26_Y21_N22
\T80s|u0|BusB~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~22_combout\ = (\T80s|u0|BusB~21_combout\ & ((\T80s|u0|BusB~14_combout\) # ((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(2))))) # (!\T80s|u0|BusB~21_combout\ & (((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~21_combout\,
	datab => \T80s|u0|BusB~14_combout\,
	datac => \T80s|u0|BusB[2]~9_combout\,
	datad => \T80s|DI_Reg\(2),
	combout => \T80s|u0|BusB~22_combout\);

-- Location: LCCOMB_X27_Y21_N10
\T80s|u0|BusB~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~62_combout\ = (\T80s|u0|BusB~22_combout\) # ((!\T80s|u0|BusB~12_combout\ & (\T80s|u0|BusB[2]~13_combout\ & \T80s|u0|PC\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB[2]~13_combout\,
	datac => \T80s|u0|PC\(10),
	datad => \T80s|u0|BusB~22_combout\,
	combout => \T80s|u0|BusB~62_combout\);

-- Location: FF_X27_Y21_N11
\T80s|u0|BusB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(2));

-- Location: LCCOMB_X28_Y19_N0
\T80s|u0|Save_Mux[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[2]~0_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & (\T80s|u0|alu|Mux36~3_combout\)) # (!\T80s|u0|Save_ALU_r~q\ & ((\T80s|DI_Reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_ALU_r~q\,
	datab => \T80s|u0|alu|Mux36~3_combout\,
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|DI_Reg\(2),
	combout => \T80s|u0|Save_Mux[2]~0_combout\);

-- Location: LCCOMB_X28_Y19_N26
\T80s|u0|Save_Mux[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[2]~1_combout\ = (\T80s|u0|Save_Mux[2]~0_combout\) # ((\T80s|u0|mcode|Mux252~0_combout\ & \T80s|u0|BusB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux252~0_combout\,
	datab => \T80s|u0|BusB\(2),
	datad => \T80s|u0|Save_Mux[2]~0_combout\,
	combout => \T80s|u0|Save_Mux[2]~1_combout\);

-- Location: LCCOMB_X26_Y19_N22
\T80s|u0|SP~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~19_combout\ = (\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP[9]~2_combout\) # ((\T80s|u0|Add7~20_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & (!\T80s|u0|SP[9]~2_combout\ & (\T80s|u0|Save_Mux[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|SP[9]~2_combout\,
	datac => \T80s|u0|Save_Mux[2]~1_combout\,
	datad => \T80s|u0|Add7~20_combout\,
	combout => \T80s|u0|SP~19_combout\);

-- Location: LCCOMB_X24_Y20_N20
\T80s|u0|Add6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~20_combout\ = (\T80s|u0|SP\(10) & (\T80s|u0|Add6~19\ $ (GND))) # (!\T80s|u0|SP\(10) & ((GND) # (!\T80s|u0|Add6~19\)))
-- \T80s|u0|Add6~21\ = CARRY((!\T80s|u0|Add6~19\) # (!\T80s|u0|SP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(10),
	datad => VCC,
	cin => \T80s|u0|Add6~19\,
	combout => \T80s|u0|Add6~20_combout\,
	cout => \T80s|u0|Add6~21\);

-- Location: LCCOMB_X26_Y19_N12
\T80s|u0|SP~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~20_combout\ = (\T80s|u0|SP~19_combout\ & (!\T80s|u0|Add6~20_combout\ & ((\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP~19_combout\ & (((!\T80s|u0|SP[9]~2_combout\) # (!\T80s|u0|Regs|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP~19_combout\,
	datab => \T80s|u0|Add6~20_combout\,
	datac => \T80s|u0|Regs|Mux37~4_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~20_combout\);

-- Location: FF_X26_Y20_N5
\T80s|u0|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~20_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(10));

-- Location: LCCOMB_X24_Y20_N22
\T80s|u0|Add6~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~22_combout\ = (\T80s|u0|SP\(11) & (!\T80s|u0|Add6~21\)) # (!\T80s|u0|SP\(11) & (\T80s|u0|Add6~21\ & VCC))
-- \T80s|u0|Add6~23\ = CARRY((\T80s|u0|SP\(11) & !\T80s|u0|Add6~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(11),
	datad => VCC,
	cin => \T80s|u0|Add6~21\,
	combout => \T80s|u0|Add6~22_combout\,
	cout => \T80s|u0|Add6~23\);

-- Location: LCCOMB_X26_Y19_N0
\T80s|u0|SP~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~41_combout\ = (\T80s|u0|SP[9]~3_combout\ & (\T80s|u0|SP[9]~2_combout\)) # (!\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|Regs|Mux36~4_combout\))) # (!\T80s|u0|SP[9]~2_combout\ & (\T80s|u0|Save_Mux[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|SP[9]~2_combout\,
	datac => \T80s|u0|Save_Mux[3]~11_combout\,
	datad => \T80s|u0|Regs|Mux36~4_combout\,
	combout => \T80s|u0|SP~41_combout\);

-- Location: LCCOMB_X23_Y20_N30
\T80s|u0|SP~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~42_combout\ = (\T80s|u0|SP~41_combout\ & (!\T80s|u0|Add6~22_combout\ & ((\T80s|u0|SP[9]~3_combout\)))) # (!\T80s|u0|SP~41_combout\ & (((!\T80s|u0|SP[9]~3_combout\) # (!\T80s|u0|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~22_combout\,
	datab => \T80s|u0|Add7~22_combout\,
	datac => \T80s|u0|SP~41_combout\,
	datad => \T80s|u0|SP[9]~3_combout\,
	combout => \T80s|u0|SP~42_combout\);

-- Location: FF_X23_Y20_N31
\T80s|u0|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|SP~42_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(11));

-- Location: LCCOMB_X24_Y20_N24
\T80s|u0|Add6~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add6~24_combout\ = (\T80s|u0|SP\(12) & (\T80s|u0|Add6~23\ $ (GND))) # (!\T80s|u0|SP\(12) & ((GND) # (!\T80s|u0|Add6~23\)))
-- \T80s|u0|Add6~25\ = CARRY((!\T80s|u0|Add6~23\) # (!\T80s|u0|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|SP\(12),
	datad => VCC,
	cin => \T80s|u0|Add6~23\,
	combout => \T80s|u0|Add6~24_combout\,
	cout => \T80s|u0|Add6~25\);

-- Location: LCCOMB_X26_Y19_N28
\T80s|u0|SP~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~39_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|Add7~24_combout\) # (\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & (\T80s|u0|Save_Mux[4]~13_combout\ & ((!\T80s|u0|SP[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[4]~13_combout\,
	datab => \T80s|u0|Add7~24_combout\,
	datac => \T80s|u0|SP[9]~3_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~39_combout\);

-- Location: LCCOMB_X26_Y19_N30
\T80s|u0|SP~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~40_combout\ = (\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|SP~39_combout\ & (!\T80s|u0|Add6~24_combout\)) # (!\T80s|u0|SP~39_combout\ & ((!\T80s|u0|Regs|Mux35~4_combout\))))) # (!\T80s|u0|SP[9]~2_combout\ & (((!\T80s|u0|SP~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add6~24_combout\,
	datab => \T80s|u0|SP[9]~2_combout\,
	datac => \T80s|u0|Regs|Mux35~4_combout\,
	datad => \T80s|u0|SP~39_combout\,
	combout => \T80s|u0|SP~40_combout\);

-- Location: FF_X26_Y20_N21
\T80s|u0|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~40_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(12));

-- Location: LCCOMB_X26_Y19_N24
\T80s|u0|SP~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~37_combout\ = (\T80s|u0|SP[9]~3_combout\ & (((\T80s|u0|SP[9]~2_combout\)))) # (!\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP[9]~2_combout\ & (\T80s|u0|Regs|Mux34~4_combout\)) # (!\T80s|u0|SP[9]~2_combout\ & ((\T80s|u0|Save_Mux[5]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Regs|Mux34~4_combout\,
	datac => \T80s|u0|Save_Mux[5]~15_combout\,
	datad => \T80s|u0|SP[9]~2_combout\,
	combout => \T80s|u0|SP~37_combout\);

-- Location: LCCOMB_X26_Y19_N6
\T80s|u0|SP~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|SP~38_combout\ = (\T80s|u0|SP[9]~3_combout\ & ((\T80s|u0|SP~37_combout\ & (!\T80s|u0|Add6~26_combout\)) # (!\T80s|u0|SP~37_combout\ & ((!\T80s|u0|Add7~26_combout\))))) # (!\T80s|u0|SP[9]~3_combout\ & (((!\T80s|u0|SP~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP[9]~3_combout\,
	datab => \T80s|u0|Add6~26_combout\,
	datac => \T80s|u0|Add7~26_combout\,
	datad => \T80s|u0|SP~37_combout\,
	combout => \T80s|u0|SP~38_combout\);

-- Location: FF_X26_Y20_N19
\T80s|u0|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|SP~38_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|SP[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|SP\(13));

-- Location: FF_X28_Y15_N5
\T80s|u0|Fp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(5),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(5));

-- Location: LCCOMB_X28_Y15_N4
\T80s|u0|F~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~60_combout\ = (\T80s|u0|ACC[4]~16_combout\ & (((!\T80s|u0|Fp\(5))))) # (!\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|process_0~2_combout\ & (\T80s|u0|ACC\(5))) # (!\T80s|u0|process_0~2_combout\ & ((!\T80s|u0|Fp\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~16_combout\,
	datab => \T80s|u0|ACC\(5),
	datac => \T80s|u0|Fp\(5),
	datad => \T80s|u0|process_0~2_combout\,
	combout => \T80s|u0|F~60_combout\);

-- Location: LCCOMB_X27_Y19_N26
\T80s|u0|F~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~56_combout\ = (\T80s|u0|F[3]~55_combout\ & ((\T80s|u0|alu|Mux35~0_combout\ & ((\T80s|u0|alu|Q_t~159_combout\))) # (!\T80s|u0|alu|Mux35~0_combout\ & (\T80s|u0|alu|Mux10~1_combout\)))) # (!\T80s|u0|F[3]~55_combout\ & 
-- (((!\T80s|u0|alu|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux10~1_combout\,
	datab => \T80s|u0|alu|Q_t~159_combout\,
	datac => \T80s|u0|F[3]~55_combout\,
	datad => \T80s|u0|alu|Mux35~0_combout\,
	combout => \T80s|u0|F~56_combout\);

-- Location: LCCOMB_X27_Y19_N12
\T80s|u0|F~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~57_combout\ = (\T80s|u0|alu|Mux34~1_combout\ & ((\T80s|u0|F~56_combout\ & ((\T80s|u0|alu|Mux33~2_combout\))) # (!\T80s|u0|F~56_combout\ & (\T80s|u0|BusA\(5))))) # (!\T80s|u0|alu|Mux34~1_combout\ & (((\T80s|u0|F~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux34~1_combout\,
	datab => \T80s|u0|BusA\(5),
	datac => \T80s|u0|F~56_combout\,
	datad => \T80s|u0|alu|Mux33~2_combout\,
	combout => \T80s|u0|F~57_combout\);

-- Location: LCCOMB_X28_Y15_N2
\T80s|u0|F~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~59_combout\ = (\T80s|u0|F[3]~54_combout\ & ((\T80s|u0|F[3]~58_combout\ & ((!\T80s|u0|ACC\(5)))) # (!\T80s|u0|F[3]~58_combout\ & (\T80s|u0|F~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~57_combout\,
	datab => \T80s|u0|F[3]~54_combout\,
	datac => \T80s|u0|ACC\(5),
	datad => \T80s|u0|F[3]~58_combout\,
	combout => \T80s|u0|F~59_combout\);

-- Location: LCCOMB_X28_Y15_N26
\T80s|u0|F~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~61_combout\ = (\T80s|u0|F~59_combout\) # ((!\T80s|u0|F[3]~54_combout\ & \T80s|u0|F~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|F[3]~54_combout\,
	datac => \T80s|u0|F~60_combout\,
	datad => \T80s|u0|F~59_combout\,
	combout => \T80s|u0|F~61_combout\);

-- Location: LCCOMB_X27_Y16_N26
\T80s|u0|F~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~62_combout\ = (\T80s|u0|F[3]~30_combout\ & (((\T80s|u0|F~61_combout\) # (\T80s|u0|F[3]~53_combout\)))) # (!\T80s|u0|F[3]~30_combout\ & (\T80s|u0|Save_Mux[5]~15_combout\ & ((!\T80s|u0|F[3]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[5]~15_combout\,
	datab => \T80s|u0|F[3]~30_combout\,
	datac => \T80s|u0|F~61_combout\,
	datad => \T80s|u0|F[3]~53_combout\,
	combout => \T80s|u0|F~62_combout\);

-- Location: LCCOMB_X27_Y16_N4
\T80s|u0|F~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~63_combout\ = (\T80s|u0|F~62_combout\ & (!\T80s|u0|BusB\(5) & ((\T80s|u0|F[3]~53_combout\)))) # (!\T80s|u0|F~62_combout\ & (((!\T80s|u0|F[3]~53_combout\) # (!\T80s|u0|alu|Mux37~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~62_combout\,
	datab => \T80s|u0|BusB\(5),
	datac => \T80s|u0|alu|Mux37~3_combout\,
	datad => \T80s|u0|F[3]~53_combout\,
	combout => \T80s|u0|F~63_combout\);

-- Location: FF_X27_Y16_N5
\T80s|u0|F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~63_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F[3]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(5));

-- Location: LCCOMB_X23_Y21_N10
\T80s|u0|BusB~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~44_combout\ = (\T80s|u0|BusB[2]~11_combout\ & ((\T80s|u0|PC\(5)) # ((!\T80s|u0|BusB[2]~17_combout\)))) # (!\T80s|u0|BusB[2]~11_combout\ & (((\T80s|u0|BusB[2]~17_combout\ & !\T80s|u0|F\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(5),
	datab => \T80s|u0|BusB[2]~11_combout\,
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|F\(5),
	combout => \T80s|u0|BusB~44_combout\);

-- Location: LCCOMB_X23_Y23_N24
\T80s|u0|BusB~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~45_combout\ = (\T80s|u0|BusB[2]~16_combout\ & (((\T80s|u0|BusB~44_combout\)))) # (!\T80s|u0|BusB[2]~16_combout\ & ((\T80s|u0|BusB~44_combout\ & (!\T80s|u0|SP\(13))) # (!\T80s|u0|BusB~44_combout\ & ((!\T80s|u0|SP\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(13),
	datab => \T80s|u0|SP\(5),
	datac => \T80s|u0|BusB[2]~16_combout\,
	datad => \T80s|u0|BusB~44_combout\,
	combout => \T80s|u0|BusB~45_combout\);

-- Location: LCCOMB_X31_Y24_N20
\T80s|u0|Regs|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux26~0_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|RegAddrB[1]~1_combout\ & (\T80s|u0|Regs|RegsL[6][5]~q\)) # (!\T80s|u0|RegAddrB[1]~1_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[6][5]~q\,
	datab => \T80s|u0|Regs|RegsL[4][5]~q\,
	datac => \T80s|u0|RegAddrB[0]~0_combout\,
	datad => \T80s|u0|RegAddrB[1]~1_combout\,
	combout => \T80s|u0|Regs|Mux26~0_combout\);

-- Location: LCCOMB_X29_Y23_N10
\T80s|u0|Regs|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux26~1_combout\ = (\T80s|u0|RegAddrB[0]~0_combout\ & ((\T80s|u0|Regs|Mux26~0_combout\ & ((\T80s|u0|Regs|RegsL[7][5]~q\))) # (!\T80s|u0|Regs|Mux26~0_combout\ & (\T80s|u0|Regs|RegsL[5][5]~q\)))) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- (\T80s|u0|Regs|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[0]~0_combout\,
	datab => \T80s|u0|Regs|Mux26~0_combout\,
	datac => \T80s|u0|Regs|RegsL[5][5]~q\,
	datad => \T80s|u0|Regs|RegsL[7][5]~q\,
	combout => \T80s|u0|Regs|Mux26~1_combout\);

-- Location: LCCOMB_X24_Y23_N28
\T80s|u0|Regs|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux26~2_combout\ = (\T80s|u0|RegAddrB[1]~1_combout\ & (((\T80s|u0|RegAddrB[0]~0_combout\)))) # (!\T80s|u0|RegAddrB[1]~1_combout\ & ((\T80s|u0|RegAddrB[0]~0_combout\ & (\T80s|u0|Regs|RegsL[1][5]~q\)) # (!\T80s|u0|RegAddrB[0]~0_combout\ & 
-- ((\T80s|u0|Regs|RegsL[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrB[1]~1_combout\,
	datab => \T80s|u0|Regs|RegsL[1][5]~q\,
	datac => \T80s|u0|Regs|RegsL[0][5]~q\,
	datad => \T80s|u0|RegAddrB[0]~0_combout\,
	combout => \T80s|u0|Regs|Mux26~2_combout\);

-- Location: LCCOMB_X29_Y23_N8
\T80s|u0|Regs|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux26~3_combout\ = (\T80s|u0|Regs|Mux26~2_combout\ & ((\T80s|u0|Regs|RegsL[3][5]~q\) # ((!\T80s|u0|RegAddrB[1]~1_combout\)))) # (!\T80s|u0|Regs|Mux26~2_combout\ & (((\T80s|u0|RegAddrB[1]~1_combout\ & \T80s|u0|Regs|RegsL[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[3][5]~q\,
	datab => \T80s|u0|Regs|Mux26~2_combout\,
	datac => \T80s|u0|RegAddrB[1]~1_combout\,
	datad => \T80s|u0|Regs|RegsL[2][5]~q\,
	combout => \T80s|u0|Regs|Mux26~3_combout\);

-- Location: LCCOMB_X29_Y23_N14
\T80s|u0|Regs|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux26~4_combout\ = (\T80s|u0|RegAddrB[2]~2_combout\ & (\T80s|u0|Regs|Mux26~1_combout\)) # (!\T80s|u0|RegAddrB[2]~2_combout\ & ((\T80s|u0|Regs|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux26~1_combout\,
	datac => \T80s|u0|Regs|Mux26~3_combout\,
	datad => \T80s|u0|RegAddrB[2]~2_combout\,
	combout => \T80s|u0|Regs|Mux26~4_combout\);

-- Location: LCCOMB_X29_Y23_N18
\T80s|u0|BusB~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~46_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (\T80s|u0|BusB[2]~15_combout\)) # (!\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|Regs|Mux18~4_combout\))) # (!\T80s|u0|BusB[2]~15_combout\ & (!\T80s|u0|ACC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|BusB[2]~15_combout\,
	datac => \T80s|u0|ACC\(5),
	datad => \T80s|u0|Regs|Mux18~4_combout\,
	combout => \T80s|u0|BusB~46_combout\);

-- Location: LCCOMB_X29_Y23_N24
\T80s|u0|BusB~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~47_combout\ = (\T80s|u0|BusB[2]~10_combout\ & ((\T80s|u0|BusB~46_combout\ & ((\T80s|u0|Regs|Mux26~4_combout\))) # (!\T80s|u0|BusB~46_combout\ & (\T80s|u0|BusB~45_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & 
-- (((\T80s|u0|BusB~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~45_combout\,
	datab => \T80s|u0|Regs|Mux26~4_combout\,
	datac => \T80s|u0|BusB[2]~10_combout\,
	datad => \T80s|u0|BusB~46_combout\,
	combout => \T80s|u0|BusB~47_combout\);

-- Location: LCCOMB_X27_Y21_N8
\T80s|u0|BusB~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~48_combout\ = (!\T80s|u0|BusB~12_combout\ & ((\T80s|u0|BusB[2]~13_combout\ & ((\T80s|u0|PC\(13)))) # (!\T80s|u0|BusB[2]~13_combout\ & (\T80s|u0|BusB~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|BusB~47_combout\,
	datac => \T80s|u0|BusB[2]~13_combout\,
	datad => \T80s|u0|PC\(13),
	combout => \T80s|u0|BusB~48_combout\);

-- Location: LCCOMB_X26_Y21_N16
\T80s|u0|BusB~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~49_combout\ = (\T80s|u0|BusB~48_combout\) # ((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~9_combout\,
	datac => \T80s|u0|BusB~48_combout\,
	datad => \T80s|DI_Reg\(5),
	combout => \T80s|u0|BusB~49_combout\);

-- Location: FF_X26_Y21_N17
\T80s|u0|BusB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(5));

-- Location: LCCOMB_X27_Y17_N18
\T80s|u0|Save_Mux[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[5]~14_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & (\T80s|u0|alu|Mux33~4_combout\)) # (!\T80s|u0|Save_ALU_r~q\ & ((\T80s|DI_Reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux33~4_combout\,
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|DI_Reg\(5),
	combout => \T80s|u0|Save_Mux[5]~14_combout\);

-- Location: LCCOMB_X27_Y17_N28
\T80s|u0|Save_Mux[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[5]~15_combout\ = (\T80s|u0|Save_Mux[5]~14_combout\) # ((\T80s|u0|BusB\(5) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB\(5),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[5]~14_combout\,
	combout => \T80s|u0|Save_Mux[5]~15_combout\);

-- Location: LCCOMB_X29_Y23_N20
\T80s|u0|RegDIL[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[5]~10_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & (\T80s|u0|RegDIH[4]~0_combout\)) # (!\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIH[4]~0_combout\ & ((\T80s|u0|Save_Mux[5]~15_combout\))) # (!\T80s|u0|RegDIH[4]~0_combout\ & 
-- (\T80s|u0|RegBusA_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegDIH[4]~0_combout\,
	datac => \T80s|u0|RegBusA_r\(5),
	datad => \T80s|u0|Save_Mux[5]~15_combout\,
	combout => \T80s|u0|RegDIL[5]~10_combout\);

-- Location: LCCOMB_X29_Y20_N10
\T80s|u0|Add9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add9~10_combout\ = (\T80s|u0|Regs|Mux10~4_combout\ & ((\T80s|u0|mcode|Mux274~4_combout\ & (\T80s|u0|Add9~9\ & VCC)) # (!\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~9\)))) # (!\T80s|u0|Regs|Mux10~4_combout\ & 
-- ((\T80s|u0|mcode|Mux274~4_combout\ & (!\T80s|u0|Add9~9\)) # (!\T80s|u0|mcode|Mux274~4_combout\ & ((\T80s|u0|Add9~9\) # (GND)))))
-- \T80s|u0|Add9~11\ = CARRY((\T80s|u0|Regs|Mux10~4_combout\ & (!\T80s|u0|mcode|Mux274~4_combout\ & !\T80s|u0|Add9~9\)) # (!\T80s|u0|Regs|Mux10~4_combout\ & ((!\T80s|u0|Add9~9\) # (!\T80s|u0|mcode|Mux274~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux10~4_combout\,
	datab => \T80s|u0|mcode|Mux274~4_combout\,
	datad => VCC,
	cin => \T80s|u0|Add9~9\,
	combout => \T80s|u0|Add9~10_combout\,
	cout => \T80s|u0|Add9~11\);

-- Location: LCCOMB_X29_Y23_N12
\T80s|u0|RegDIL[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegDIL[5]~11_combout\ = (\T80s|u0|RegDIH[4]~1_combout\ & ((\T80s|u0|RegDIL[5]~10_combout\ & (\T80s|u0|Regs|Mux26~4_combout\)) # (!\T80s|u0|RegDIL[5]~10_combout\ & ((\T80s|u0|Add9~10_combout\))))) # (!\T80s|u0|RegDIH[4]~1_combout\ & 
-- (\T80s|u0|RegDIL[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegDIH[4]~1_combout\,
	datab => \T80s|u0|RegDIL[5]~10_combout\,
	datac => \T80s|u0|Regs|Mux26~4_combout\,
	datad => \T80s|u0|Add9~10_combout\,
	combout => \T80s|u0|RegDIL[5]~11_combout\);

-- Location: LCCOMB_X24_Y23_N22
\T80s|u0|Regs|RegsL[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|RegsL[0][5]~feeder_combout\ = \T80s|u0|RegDIL[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|RegDIL[5]~11_combout\,
	combout => \T80s|u0|Regs|RegsL[0][5]~feeder_combout\);

-- Location: FF_X24_Y23_N23
\T80s|u0|Regs|RegsL[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Regs|RegsL[0][5]~feeder_combout\,
	ena => \T80s|u0|Regs|RegsL[0][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Regs|RegsL[0][5]~q\);

-- Location: LCCOMB_X24_Y23_N2
\T80s|u0|Regs|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux10~2_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\) # (\T80s|u0|Regs|RegsL[1][5]~q\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & (\T80s|u0|Regs|RegsL[0][5]~q\ & (!\T80s|u0|RegAddrA[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[0][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|RegAddrA[1]~8_combout\,
	datad => \T80s|u0|Regs|RegsL[1][5]~q\,
	combout => \T80s|u0|Regs|Mux10~2_combout\);

-- Location: LCCOMB_X28_Y23_N0
\T80s|u0|Regs|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux10~3_combout\ = (\T80s|u0|RegAddrA[1]~8_combout\ & ((\T80s|u0|Regs|Mux10~2_combout\ & ((\T80s|u0|Regs|RegsL[3][5]~q\))) # (!\T80s|u0|Regs|Mux10~2_combout\ & (\T80s|u0|Regs|RegsL[2][5]~q\)))) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- (\T80s|u0|Regs|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrA[1]~8_combout\,
	datab => \T80s|u0|Regs|Mux10~2_combout\,
	datac => \T80s|u0|Regs|RegsL[2][5]~q\,
	datad => \T80s|u0|Regs|RegsL[3][5]~q\,
	combout => \T80s|u0|Regs|Mux10~3_combout\);

-- Location: LCCOMB_X31_Y24_N24
\T80s|u0|Regs|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux10~0_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & (((\T80s|u0|RegAddrA[1]~8_combout\)))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|RegAddrA[1]~8_combout\ & (\T80s|u0|Regs|RegsL[6][5]~q\)) # (!\T80s|u0|RegAddrA[1]~8_combout\ & 
-- ((\T80s|u0|Regs|RegsL[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[6][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[4][5]~q\,
	datad => \T80s|u0|RegAddrA[1]~8_combout\,
	combout => \T80s|u0|Regs|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y23_N28
\T80s|u0|Regs|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux10~1_combout\ = (\T80s|u0|RegAddrA[0]~6_combout\ & ((\T80s|u0|Regs|Mux10~0_combout\ & (\T80s|u0|Regs|RegsL[7][5]~q\)) # (!\T80s|u0|Regs|Mux10~0_combout\ & ((\T80s|u0|Regs|RegsL[5][5]~q\))))) # (!\T80s|u0|RegAddrA[0]~6_combout\ & 
-- (((\T80s|u0|Regs|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|RegsL[7][5]~q\,
	datab => \T80s|u0|RegAddrA[0]~6_combout\,
	datac => \T80s|u0|Regs|RegsL[5][5]~q\,
	datad => \T80s|u0|Regs|Mux10~0_combout\,
	combout => \T80s|u0|Regs|Mux10~1_combout\);

-- Location: LCCOMB_X29_Y23_N30
\T80s|u0|Regs|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux10~4_combout\ = (\T80s|u0|RegAddrA[2]~11_combout\ & ((\T80s|u0|Regs|Mux10~1_combout\))) # (!\T80s|u0|RegAddrA[2]~11_combout\ & (\T80s|u0|Regs|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux10~3_combout\,
	datac => \T80s|u0|RegAddrA[2]~11_combout\,
	datad => \T80s|u0|Regs|Mux10~1_combout\,
	combout => \T80s|u0|Regs|Mux10~4_combout\);

-- Location: LCCOMB_X29_Y22_N30
\T80s|u0|Equal24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal24~2_combout\ = (\T80s|u0|Add9~12_combout\) # ((\T80s|u0|Add9~22_combout\) # ((\T80s|u0|Add9~14_combout\) # (\T80s|u0|Add9~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~12_combout\,
	datab => \T80s|u0|Add9~22_combout\,
	datac => \T80s|u0|Add9~14_combout\,
	datad => \T80s|u0|Add9~10_combout\,
	combout => \T80s|u0|Equal24~2_combout\);

-- Location: LCCOMB_X29_Y22_N2
\T80s|u0|Equal24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal24~0_combout\ = (\T80s|u0|Add9~18_combout\) # ((\T80s|u0|Add9~16_combout\) # ((\T80s|u0|Add9~0_combout\) # (\T80s|u0|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~18_combout\,
	datab => \T80s|u0|Add9~16_combout\,
	datac => \T80s|u0|Add9~0_combout\,
	datad => \T80s|u0|Add9~2_combout\,
	combout => \T80s|u0|Equal24~0_combout\);

-- Location: LCCOMB_X29_Y22_N4
\T80s|u0|Equal24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal24~1_combout\ = (\T80s|u0|Add9~20_combout\) # ((\T80s|u0|Add9~6_combout\) # ((\T80s|u0|Add9~4_combout\) # (\T80s|u0|Add9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~20_combout\,
	datab => \T80s|u0|Add9~6_combout\,
	datac => \T80s|u0|Add9~4_combout\,
	datad => \T80s|u0|Add9~8_combout\,
	combout => \T80s|u0|Equal24~1_combout\);

-- Location: LCCOMB_X30_Y19_N22
\T80s|u0|Equal24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal24~3_combout\ = (\T80s|u0|Add9~28_combout\) # ((\T80s|u0|Add9~30_combout\) # ((\T80s|u0|Add9~24_combout\) # (\T80s|u0|Add9~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add9~28_combout\,
	datab => \T80s|u0|Add9~30_combout\,
	datac => \T80s|u0|Add9~24_combout\,
	datad => \T80s|u0|Add9~26_combout\,
	combout => \T80s|u0|Equal24~3_combout\);

-- Location: LCCOMB_X29_Y22_N16
\T80s|u0|Equal24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal24~4_combout\ = (\T80s|u0|Equal24~2_combout\) # ((\T80s|u0|Equal24~0_combout\) # ((\T80s|u0|Equal24~1_combout\) # (\T80s|u0|Equal24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal24~2_combout\,
	datab => \T80s|u0|Equal24~0_combout\,
	datac => \T80s|u0|Equal24~1_combout\,
	datad => \T80s|u0|Equal24~3_combout\,
	combout => \T80s|u0|Equal24~4_combout\);

-- Location: LCCOMB_X25_Y23_N28
\T80s|u0|alu|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~8_combout\ = (\T80s|u0|alu|Q_t~155_combout\) # ((\T80s|u0|alu|Q_t~158_combout\) # ((\T80s|u0|alu|Q_t~156_combout\) # (\T80s|u0|alu|Q_t~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~155_combout\,
	datab => \T80s|u0|alu|Q_t~158_combout\,
	datac => \T80s|u0|alu|Q_t~156_combout\,
	datad => \T80s|u0|alu|Q_t~157_combout\,
	combout => \T80s|u0|alu|Mux24~8_combout\);

-- Location: LCCOMB_X25_Y23_N6
\T80s|u0|alu|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~9_combout\ = (\T80s|u0|alu|Q_t~159_combout\) # ((\T80s|u0|alu|Mux22~1_combout\) # ((\T80s|u0|alu|Mux21~2_combout\) # (\T80s|u0|alu|Mux24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~159_combout\,
	datab => \T80s|u0|alu|Mux22~1_combout\,
	datac => \T80s|u0|alu|Mux21~2_combout\,
	datad => \T80s|u0|alu|Mux24~8_combout\,
	combout => \T80s|u0|alu|Mux24~9_combout\);

-- Location: LCCOMB_X25_Y23_N20
\T80s|u0|alu|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~10_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & (((!\T80s|u0|F\(6))))) # (!\T80s|u0|mcode|Mux258~0_combout\ & (!\T80s|u0|alu|Q_t~150_combout\ & ((!\T80s|u0|alu|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~150_combout\,
	datab => \T80s|u0|F\(6),
	datac => \T80s|u0|mcode|Mux258~0_combout\,
	datad => \T80s|u0|alu|Mux24~9_combout\,
	combout => \T80s|u0|alu|Mux24~10_combout\);

-- Location: LCCOMB_X25_Y23_N30
\T80s|u0|alu|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~11_combout\ = (\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|ALU_Op_r\(0))) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Mux24~4_combout\) # ((!\T80s|u0|ALU_Op_r\(0) & \T80s|u0|alu|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|ALU_Op_r\(0),
	datac => \T80s|u0|alu|Mux24~4_combout\,
	datad => \T80s|u0|alu|Mux24~10_combout\,
	combout => \T80s|u0|alu|Mux24~11_combout\);

-- Location: LCCOMB_X23_Y22_N28
\T80s|u0|alu|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~5_combout\ = (\T80s|u0|alu|DAA_Q[2]~1_combout\) # ((\T80s|u0|alu|DAA_Q[3]~12_combout\) # ((\T80s|u0|alu|DAA_Q[1]~10_combout\) # (\T80s|u0|alu|DAA_Q[4]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[2]~1_combout\,
	datab => \T80s|u0|alu|DAA_Q[3]~12_combout\,
	datac => \T80s|u0|alu|DAA_Q[1]~10_combout\,
	datad => \T80s|u0|alu|DAA_Q[4]~14_combout\,
	combout => \T80s|u0|alu|Mux24~5_combout\);

-- Location: LCCOMB_X23_Y22_N10
\T80s|u0|alu|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~6_combout\ = (\T80s|u0|alu|DAA_Q[5]~8_combout\) # ((\T80s|u0|alu|DAA_Q[7]~4_combout\) # ((\T80s|u0|BusA\(0)) # (\T80s|u0|alu|Mux24~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|DAA_Q[5]~8_combout\,
	datab => \T80s|u0|alu|DAA_Q[7]~4_combout\,
	datac => \T80s|u0|BusA\(0),
	datad => \T80s|u0|alu|Mux24~5_combout\,
	combout => \T80s|u0|alu|Mux24~6_combout\);

-- Location: LCCOMB_X27_Y22_N12
\T80s|u0|alu|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Equal3~0_combout\ = (!\T80s|u0|BusA\(6) & !\T80s|u0|BusA\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|BusA\(6),
	datad => \T80s|u0|BusA\(5),
	combout => \T80s|u0|alu|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y22_N2
\T80s|u0|alu|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Equal3~1_combout\ = (!\T80s|u0|alu|Q_t~153_combout\ & (!\T80s|u0|BusA\(7) & (!\T80s|u0|BusA\(4) & !\T80s|u0|alu|Q_t~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~153_combout\,
	datab => \T80s|u0|BusA\(7),
	datac => \T80s|u0|BusA\(4),
	datad => \T80s|u0|alu|Q_t~152_combout\,
	combout => \T80s|u0|alu|Equal3~1_combout\);

-- Location: LCCOMB_X27_Y22_N24
\T80s|u0|alu|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Equal3~2_combout\ = (\T80s|u0|alu|Equal3~0_combout\ & (!\T80s|u0|alu|Q_t~154_combout\ & (!\T80s|u0|alu|Q_t~151_combout\ & \T80s|u0|alu|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Equal3~0_combout\,
	datab => \T80s|u0|alu|Q_t~154_combout\,
	datac => \T80s|u0|alu|Q_t~151_combout\,
	datad => \T80s|u0|alu|Equal3~1_combout\,
	combout => \T80s|u0|alu|Equal3~2_combout\);

-- Location: LCCOMB_X23_Y22_N4
\T80s|u0|alu|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~7_combout\ = (\T80s|u0|ALU_Op_r\(0) & (((\T80s|u0|alu|Equal3~2_combout\)))) # (!\T80s|u0|ALU_Op_r\(0) & (!\T80s|u0|alu|Mux24~6_combout\ & (!\T80s|u0|alu|DAA_Q[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux24~6_combout\,
	datab => \T80s|u0|alu|DAA_Q[6]~5_combout\,
	datac => \T80s|u0|ALU_Op_r\(0),
	datad => \T80s|u0|alu|Equal3~2_combout\,
	combout => \T80s|u0|alu|Mux24~7_combout\);

-- Location: LCCOMB_X25_Y23_N8
\T80s|u0|alu|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~12_combout\ = (\T80s|u0|ALU_Op_r\(1) & (!\T80s|u0|alu|Mux24~11_combout\ & ((\T80s|u0|ALU_Op_r\(2))))) # (!\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|ALU_Op_r\(2) & ((\T80s|u0|alu|Mux24~7_combout\))) # (!\T80s|u0|ALU_Op_r\(2) & 
-- (\T80s|u0|alu|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux24~11_combout\,
	datab => \T80s|u0|alu|Mux24~7_combout\,
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|alu|Mux24~12_combout\);

-- Location: LCCOMB_X25_Y23_N22
\T80s|u0|alu|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~13_combout\ = (\T80s|u0|ALU_Op_r\(1) & ((\T80s|u0|alu|Mux24~12_combout\ & ((\T80s|u0|alu|Equal3~2_combout\))) # (!\T80s|u0|alu|Mux24~12_combout\ & (!\T80s|u0|F\(6))))) # (!\T80s|u0|ALU_Op_r\(1) & (\T80s|u0|alu|Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(1),
	datab => \T80s|u0|alu|Mux24~12_combout\,
	datac => \T80s|u0|F\(6),
	datad => \T80s|u0|alu|Equal3~2_combout\,
	combout => \T80s|u0|alu|Mux24~13_combout\);

-- Location: LCCOMB_X26_Y23_N14
\T80s|u0|alu|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~15_combout\ = (!\T80s|u0|alu|Mux14~1_combout\ & (!\T80s|u0|alu|Mux10~1_combout\ & (!\T80s|u0|alu|Mux8~4_combout\ & !\T80s|u0|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux14~1_combout\,
	datab => \T80s|u0|alu|Mux10~1_combout\,
	datac => \T80s|u0|alu|Mux8~4_combout\,
	datad => \T80s|u0|alu|Mux12~1_combout\,
	combout => \T80s|u0|alu|Mux24~15_combout\);

-- Location: LCCOMB_X26_Y23_N16
\T80s|u0|alu|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~16_combout\ = (!\T80s|u0|alu|Mux15~1_combout\ & (!\T80s|u0|alu|Mux13~1_combout\ & (\T80s|u0|alu|Mux24~15_combout\ & !\T80s|u0|alu|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux15~1_combout\,
	datab => \T80s|u0|alu|Mux13~1_combout\,
	datac => \T80s|u0|alu|Mux24~15_combout\,
	datad => \T80s|u0|alu|Mux11~1_combout\,
	combout => \T80s|u0|alu|Mux24~16_combout\);

-- Location: LCCOMB_X25_Y17_N24
\T80s|u0|process_0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~13_combout\ = (\T80s|u0|mcode|Mux286~4_combout\ & (!\T80s|u0|ISet\(0) & (!\T80s|u0|mcode|Mux284~13_combout\ & \T80s|u0|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux286~4_combout\,
	datab => \T80s|u0|ISet\(0),
	datac => \T80s|u0|mcode|Mux284~13_combout\,
	datad => \T80s|u0|process_0~8_combout\,
	combout => \T80s|u0|process_0~13_combout\);

-- Location: FF_X25_Y17_N25
\T80s|u0|Z16_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|process_0~13_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Z16_r~q\);

-- Location: LCCOMB_X25_Y23_N12
\T80s|u0|alu|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~14_combout\ = (!\T80s|u0|Arith16_r~q\ & (!\T80s|u0|alu|Mux9~3_combout\ & ((!\T80s|u0|Z16_r~q\) # (!\T80s|u0|F\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Arith16_r~q\,
	datab => \T80s|u0|F\(6),
	datac => \T80s|u0|alu|Mux9~3_combout\,
	datad => \T80s|u0|Z16_r~q\,
	combout => \T80s|u0|alu|Mux24~14_combout\);

-- Location: LCCOMB_X25_Y23_N26
\T80s|u0|alu|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~17_combout\ = (\T80s|u0|Arith16_r~q\ & (((\T80s|u0|alu|Mux24~16_combout\ & \T80s|u0|alu|Mux24~14_combout\)) # (!\T80s|u0|F\(6)))) # (!\T80s|u0|Arith16_r~q\ & (\T80s|u0|alu|Mux24~16_combout\ & ((\T80s|u0|alu|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Arith16_r~q\,
	datab => \T80s|u0|alu|Mux24~16_combout\,
	datac => \T80s|u0|F\(6),
	datad => \T80s|u0|alu|Mux24~14_combout\,
	combout => \T80s|u0|alu|Mux24~17_combout\);

-- Location: LCCOMB_X25_Y23_N16
\T80s|u0|alu|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Mux24~18_combout\ = (\T80s|u0|ALU_Op_r\(3) & (\T80s|u0|alu|Mux24~13_combout\)) # (!\T80s|u0|ALU_Op_r\(3) & ((\T80s|u0|alu|Mux24~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux24~13_combout\,
	datab => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|alu|Mux24~17_combout\,
	combout => \T80s|u0|alu|Mux24~18_combout\);

-- Location: LCCOMB_X25_Y16_N18
\T80s|u0|IncDecZ~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IncDecZ~0_combout\ = (\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|mcode|Mux298~2_combout\ & ((\T80s|u0|alu|Mux24~18_combout\))) # (!\T80s|u0|mcode|Mux298~2_combout\ & (\T80s|u0|IncDecZ~q\)))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|u0|IncDecZ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IncDecZ~q\,
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|u0|mcode|Mux298~2_combout\,
	datad => \T80s|u0|alu|Mux24~18_combout\,
	combout => \T80s|u0|IncDecZ~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\T80s|u0|IncDecZ~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IncDecZ~1_combout\ = (\T80s|u0|process_1~10_combout\ & (\T80s|u0|Equal24~4_combout\)) # (!\T80s|u0|process_1~10_combout\ & ((\T80s|u0|IncDecZ~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_1~10_combout\,
	datab => \T80s|u0|Equal24~4_combout\,
	datad => \T80s|u0|IncDecZ~0_combout\,
	combout => \T80s|u0|IncDecZ~1_combout\);

-- Location: FF_X25_Y16_N27
\T80s|u0|IncDecZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IncDecZ~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IncDecZ~q\);

-- Location: LCCOMB_X24_Y21_N16
\T80s|u0|alu|Q_t~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~205_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(3))))) # (!\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux147~3_combout\ & (\T80s|u0|F\(6) $ (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|F\(6),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~205_combout\);

-- Location: LCCOMB_X24_Y21_N18
\T80s|u0|alu|Q_t~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~206_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|alu|Q_t~205_combout\)))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2))) # (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(2)) # (!\T80s|u0|alu|Q_t~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~205_combout\,
	combout => \T80s|u0|alu|Q_t~206_combout\);

-- Location: LCCOMB_X24_Y21_N22
\T80s|u0|alu|Q_t~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~204_combout\ = (\T80s|u0|IR\(2)) # ((!\T80s|u0|IR\(1) & ((\T80s|u0|F\(0)) # (!\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|alu|Q_t~204_combout\);

-- Location: LCCOMB_X24_Y21_N24
\T80s|u0|alu|Q_t~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~207_combout\ = (!\T80s|u0|IR\(1) & ((\T80s|u0|IR\(2)) # ((!\T80s|u0|F\(0)) # (!\T80s|u0|mcode|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|alu|Q_t~207_combout\);

-- Location: LCCOMB_X24_Y21_N6
\T80s|u0|alu|Q_t~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~208_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|alu|Q_t~206_combout\ & ((\T80s|u0|alu|Q_t~207_combout\))) # (!\T80s|u0|alu|Q_t~206_combout\ & (\T80s|u0|alu|Q_t~204_combout\)))) # (!\T80s|u0|IR\(4) & (\T80s|u0|alu|Q_t~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~206_combout\,
	datac => \T80s|u0|alu|Q_t~204_combout\,
	datad => \T80s|u0|alu|Q_t~207_combout\,
	combout => \T80s|u0|alu|Q_t~208_combout\);

-- Location: LCCOMB_X24_Y21_N8
\T80s|u0|mcode|Mux73~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux73~0_combout\ = (\T80s|u0|IR\(0)) # ((\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~208_combout\)) # (!\T80s|u0|IR\(5) & ((!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~208_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux73~0_combout\);

-- Location: LCCOMB_X21_Y16_N12
\T80s|u0|mcode|Mux73~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux73~1_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|Equal4~0_combout\ $ (((!\T80s|u0|Equal4~1_combout\))))) # (!\T80s|u0|IR\(6) & (((\T80s|u0|mcode|Mux73~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~0_combout\,
	datab => \T80s|u0|mcode|Mux73~0_combout\,
	datac => \T80s|u0|Equal4~1_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux73~1_combout\);

-- Location: LCCOMB_X21_Y16_N10
\T80s|u0|mcode|Mux73~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux73~2_combout\ = (\T80s|u0|IR\(7) & (!\T80s|u0|Equal4~0_combout\)) # (!\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux73~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|mcode|Mux73~1_combout\,
	combout => \T80s|u0|mcode|Mux73~2_combout\);

-- Location: LCCOMB_X21_Y16_N2
\T80s|u0|mcode|Mux125~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux125~4_combout\ = ((!\T80s|u0|XY_State\(1) & (!\T80s|u0|Equal4~0_combout\ & !\T80s|u0|XY_State\(0)))) # (!\T80s|u0|mcode|Mux202~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux202~2_combout\,
	datab => \T80s|u0|XY_State\(1),
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|mcode|Mux125~4_combout\);

-- Location: LCCOMB_X21_Y16_N16
\T80s|u0|MCycles[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycles[0]~0_combout\ = (\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux125~4_combout\))) # (!\T80s|u0|ISet\(0) & (\T80s|u0|mcode|Mux73~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux73~2_combout\,
	datab => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux125~4_combout\,
	combout => \T80s|u0|MCycles[0]~0_combout\);

-- Location: LCCOMB_X29_Y14_N4
\T80s|u0|mcode|Mux208~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux208~2_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|Equal3~1_combout\)) # (!\T80s|u0|alu|Mux7~0_combout\ & ((\T80s|u0|alu|Q_t~174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|Equal3~1_combout\,
	datac => \T80s|u0|alu|Q_t~174_combout\,
	datad => \T80s|u0|alu|Mux7~0_combout\,
	combout => \T80s|u0|mcode|Mux208~2_combout\);

-- Location: LCCOMB_X29_Y14_N18
\T80s|u0|mcode|Mux208~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux208~3_combout\ = (\T80s|u0|mcode|Mux208~2_combout\) # ((\T80s|u0|alu|Mux7~0_combout\ & (!\T80s|u0|alu|Q_t~86_combout\ & \T80s|u0|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|alu|Q_t~86_combout\,
	datac => \T80s|u0|mcode|Mux208~2_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux208~3_combout\);

-- Location: LCCOMB_X26_Y16_N30
\T80s|u0|mcode|Mux71~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~0_combout\ = (\T80s|u0|IR\(5) & !\T80s|u0|IR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux71~0_combout\);

-- Location: LCCOMB_X21_Y16_N4
\T80s|u0|mcode|Mux208~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux208~4_combout\ = (\T80s|u0|mcode|Mux208~3_combout\) # ((\T80s|u0|IR\(6) & (\T80s|u0|IR\(7))) # (!\T80s|u0|IR\(6) & ((!\T80s|u0|mcode|Mux71~0_combout\) # (!\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux208~3_combout\,
	datad => \T80s|u0|mcode|Mux71~0_combout\,
	combout => \T80s|u0|mcode|Mux208~4_combout\);

-- Location: FF_X21_Y16_N17
\T80s|u0|MCycles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|MCycles[0]~0_combout\,
	asdata => \T80s|u0|mcode|Mux208~4_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ISet\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycles\(0));

-- Location: LCCOMB_X20_Y16_N10
\T80s|u0|mcode|Mux72~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~9_combout\ = (!\T80s|u0|IR\(4) & (\T80s|u0|IR\(0) & ((!\T80s|u0|alu|Q_t~180_combout\) # (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~180_combout\,
	combout => \T80s|u0|mcode|Mux72~9_combout\);

-- Location: LCCOMB_X20_Y16_N12
\T80s|u0|mcode|Mux72~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~10_combout\ = (\T80s|u0|mcode|Mux72~9_combout\) # ((\T80s|u0|IR\(4) & ((\T80s|u0|IR\(1)) # (\T80s|u0|alu|Q_t~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux72~9_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~79_combout\,
	combout => \T80s|u0|mcode|Mux72~10_combout\);

-- Location: LCCOMB_X20_Y16_N8
\T80s|u0|alu|Q_t~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~89_combout\ = (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(2)) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~89_combout\);

-- Location: LCCOMB_X20_Y16_N28
\T80s|u0|mcode|Mux72~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~8_combout\ = (\T80s|u0|alu|Q_t~89_combout\ & ((\T80s|u0|IR\(1)) # ((\T80s|u0|IR\(0) & \T80s|u0|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|alu|Q_t~89_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux72~8_combout\);

-- Location: LCCOMB_X20_Y16_N14
\T80s|u0|mcode|Mux72~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~11_combout\ = (\T80s|u0|mcode|Mux72~8_combout\) # ((\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux101~0_combout\))) # (!\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux72~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux72~10_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|mcode|Mux101~0_combout\,
	datad => \T80s|u0|mcode|Mux72~8_combout\,
	combout => \T80s|u0|mcode|Mux72~11_combout\);

-- Location: LCCOMB_X20_Y16_N24
\T80s|u0|mcode|Mux72~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~14_combout\ = (\T80s|u0|mcode|Mux45~2_combout\ & (((!\T80s|u0|IR\(2))))) # (!\T80s|u0|mcode|Mux45~2_combout\ & ((\T80s|u0|IR\(2) & ((\T80s|u0|mcode|Mux147~5_combout\))) # (!\T80s|u0|IR\(2) & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux45~2_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|mcode|Mux72~14_combout\);

-- Location: LCCOMB_X20_Y16_N18
\T80s|u0|mcode|Mux72~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~15_combout\ = (\T80s|u0|mcode|Mux72~11_combout\) # ((!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(1)) # (\T80s|u0|mcode|Mux72~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux72~11_combout\,
	datad => \T80s|u0|mcode|Mux72~14_combout\,
	combout => \T80s|u0|mcode|Mux72~15_combout\);

-- Location: LCCOMB_X28_Y13_N26
\T80s|u0|alu|Q_t~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~202_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0)) # ((!\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|IR\(2) & \T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~202_combout\);

-- Location: LCCOMB_X28_Y13_N10
\T80s|u0|mcode|Mux72~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~4_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(5) $ (((!\T80s|u0|IR\(2) & !\T80s|u0|IR\(1)))))) # (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(1) $ (((\T80s|u0|IR\(2) & \T80s|u0|IR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux72~4_combout\);

-- Location: LCCOMB_X28_Y13_N28
\T80s|u0|mcode|Mux72~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~5_combout\ = \T80s|u0|IR\(5) $ (((!\T80s|u0|IR\(4) & \T80s|u0|mcode|Mux72~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux72~4_combout\,
	combout => \T80s|u0|mcode|Mux72~5_combout\);

-- Location: LCCOMB_X28_Y16_N28
\T80s|u0|alu|Q_t~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~201_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~201_combout\);

-- Location: LCCOMB_X28_Y13_N24
\T80s|u0|mcode|Mux72~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~6_combout\ = (\T80s|u0|mcode|Mux72~5_combout\ & (((!\T80s|u0|IR\(4))) # (!\T80s|u0|alu|Q_t~202_combout\))) # (!\T80s|u0|mcode|Mux72~5_combout\ & (((\T80s|u0|IR\(4) & !\T80s|u0|alu|Q_t~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~202_combout\,
	datab => \T80s|u0|mcode|Mux72~5_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~201_combout\,
	combout => \T80s|u0|mcode|Mux72~6_combout\);

-- Location: LCCOMB_X28_Y13_N22
\T80s|u0|mcode|Mux72~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~13_combout\ = \T80s|u0|Equal4~1_combout\ $ (((\T80s|u0|IR\(1) & (!\T80s|u0|IR\(0) & \T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|Equal4~1_combout\,
	combout => \T80s|u0|mcode|Mux72~13_combout\);

-- Location: LCCOMB_X28_Y13_N18
\T80s|u0|mcode|Mux72~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~7_combout\ = (\T80s|u0|IR\(6) & (((\T80s|u0|mcode|Mux72~13_combout\) # (\T80s|u0|IR\(7))))) # (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux72~6_combout\ & ((!\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux72~6_combout\,
	datac => \T80s|u0|mcode|Mux72~13_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux72~7_combout\);

-- Location: LCCOMB_X28_Y13_N0
\T80s|u0|mcode|Mux72~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux72~12_combout\ = (\T80s|u0|mcode|Mux72~7_combout\ & ((\T80s|u0|mcode|Mux72~15_combout\) # ((!\T80s|u0|IR\(7))))) # (!\T80s|u0|mcode|Mux72~7_combout\ & (((\T80s|u0|Equal4~0_combout\ & \T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux72~15_combout\,
	datab => \T80s|u0|mcode|Mux72~7_combout\,
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux72~12_combout\);

-- Location: LCCOMB_X28_Y13_N16
\T80s|u0|MCycles[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycles[1]~1_combout\ = (\T80s|u0|ISet\(0) & (\T80s|u0|mcode|Mux127~8_combout\)) # (!\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux72~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux127~8_combout\,
	datab => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux72~12_combout\,
	combout => \T80s|u0|MCycles[1]~1_combout\);

-- Location: LCCOMB_X28_Y13_N4
\T80s|u0|mcode|Mux207~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux207~2_combout\ = (\T80s|u0|alu|Q_t~203_combout\ & (!\T80s|u0|IR\(7) & ((!\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|alu|Q_t~203_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux207~2_combout\);

-- Location: FF_X28_Y13_N17
\T80s|u0|MCycles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|MCycles[1]~1_combout\,
	asdata => \T80s|u0|mcode|Mux207~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ISet\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycles\(1));

-- Location: LCCOMB_X26_Y13_N2
\T80s|u0|Equal54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal54~0_combout\ = (\T80s|u0|MCycles\(0) & (!\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(1) $ (!\T80s|u0|MCycles\(1))))) # (!\T80s|u0|MCycles\(0) & (\T80s|u0|MCycle\(0) & (\T80s|u0|MCycle\(1) $ (!\T80s|u0|MCycles\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycles\(0),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycles\(1),
	combout => \T80s|u0|Equal54~0_combout\);

-- Location: LCCOMB_X29_Y14_N28
\T80s|u0|mcode|Mux258~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux258~1_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|alu|Q_t~86_combout\ & ((\T80s|u0|alu|Mux7~0_combout\) # (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|alu|Mux7~0_combout\,
	datad => \T80s|u0|alu|Q_t~86_combout\,
	combout => \T80s|u0|mcode|Mux258~1_combout\);

-- Location: LCCOMB_X26_Y16_N12
\T80s|u0|mcode|Mux258~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux258~2_combout\ = (\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux75~7_combout\ & ((\T80s|u0|mcode|Mux258~1_combout\) # (\T80s|u0|mcode|Mux264~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~1_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux264~2_combout\,
	datad => \T80s|u0|mcode|Mux75~7_combout\,
	combout => \T80s|u0|mcode|Mux258~2_combout\);

-- Location: LCCOMB_X20_Y15_N4
\T80s|u0|mcode|Mux71~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~2_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1) & \T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux71~2_combout\);

-- Location: LCCOMB_X20_Y15_N14
\T80s|u0|mcode|Mux71~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~3_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~79_combout\ & ((\T80s|u0|Equal3~1_combout\)))) # (!\T80s|u0|IR\(5) & (((\T80s|u0|mcode|Mux71~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~79_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|mcode|Mux71~2_combout\,
	datad => \T80s|u0|Equal3~1_combout\,
	combout => \T80s|u0|mcode|Mux71~3_combout\);

-- Location: LCCOMB_X20_Y15_N30
\T80s|u0|mcode|Mux71~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~1_combout\ = (!\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~71_combout\ & ((\T80s|u0|mcode|Mux45~2_combout\) # (!\T80s|u0|mcode|Mux147~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~5_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~71_combout\,
	datad => \T80s|u0|mcode|Mux45~2_combout\,
	combout => \T80s|u0|mcode|Mux71~1_combout\);

-- Location: LCCOMB_X20_Y15_N24
\T80s|u0|mcode|Mux71~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~4_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux71~1_combout\) # ((\T80s|u0|mcode|Mux71~3_combout\ & !\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux71~3_combout\,
	datac => \T80s|u0|mcode|Mux71~1_combout\,
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux71~4_combout\);

-- Location: LCCOMB_X26_Y16_N14
\T80s|u0|mcode|Mux71~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux71~5_combout\ = (\T80s|u0|mcode|Mux71~4_combout\) # ((!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux71~0_combout\ & \T80s|u0|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|mcode|Mux71~4_combout\,
	datac => \T80s|u0|mcode|Mux71~0_combout\,
	datad => \T80s|u0|Equal4~3_combout\,
	combout => \T80s|u0|mcode|Mux71~5_combout\);

-- Location: LCCOMB_X26_Y16_N28
\T80s|u0|mcode|Mux258~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux258~3_combout\ = (\T80s|u0|mcode|Mux258~2_combout\) # ((!\T80s|u0|mcode|Mux75~7_combout\ & (\T80s|u0|mcode|Mux71~5_combout\ & \T80s|u0|mcode|Mux258~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~2_combout\,
	datab => \T80s|u0|mcode|Mux75~7_combout\,
	datac => \T80s|u0|mcode|Mux71~5_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux258~3_combout\);

-- Location: FF_X26_Y16_N29
\T80s|u0|MCycles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|mcode|Mux258~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycles\(2));

-- Location: LCCOMB_X26_Y13_N4
\T80s|u0|process_7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_7~0_combout\ = (\T80s|u0|No_BTR~q\) # ((\T80s|u0|Equal54~0_combout\ & (\T80s|u0|MCycle\(2) $ (!\T80s|u0|MCycles\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|Equal54~0_combout\,
	datac => \T80s|u0|No_BTR~q\,
	datad => \T80s|u0|MCycles\(2),
	combout => \T80s|u0|process_7~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\T80s|u0|process_7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_7~1_combout\ = (\T80s|u0|process_7~0_combout\) # ((\T80s|u0|IncDecZ~q\ & (\T80s|u0|mcode|Mux298~2_combout\ & \T80s|u0|mcode|Mux147~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IncDecZ~q\,
	datab => \T80s|u0|mcode|Mux298~2_combout\,
	datac => \T80s|u0|mcode|Mux147~3_combout\,
	datad => \T80s|u0|process_7~0_combout\,
	combout => \T80s|u0|process_7~1_combout\);

-- Location: LCCOMB_X28_Y18_N22
\T80s|u0|Pre_XY_F_M~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Pre_XY_F_M~2_combout\ = (!\T80s|u0|MCycle\(0) & (((!\T80s|u0|Equal4~0_combout\) # (!\T80s|u0|Equal4~4_combout\)) # (!\T80s|u0|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|Equal4~4_combout\,
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|Pre_XY_F_M~2_combout\);

-- Location: LCCOMB_X28_Y18_N0
\T80s|u0|Pre_XY_F_M[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Pre_XY_F_M[2]~1_combout\ = (\T80s|u0|Equal0~2_combout\ & (\T80s|u0|process_1~8_combout\ & \T80s|u0|NextIs_XY_Fetch~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|process_1~8_combout\,
	datad => \T80s|u0|NextIs_XY_Fetch~2_combout\,
	combout => \T80s|u0|Pre_XY_F_M[2]~1_combout\);

-- Location: FF_X28_Y18_N23
\T80s|u0|Pre_XY_F_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Pre_XY_F_M~2_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Pre_XY_F_M\(0));

-- Location: LCCOMB_X28_Y18_N4
\T80s|u0|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add10~0_combout\ = \T80s|u0|Pre_XY_F_M\(0) $ (\T80s|u0|Pre_XY_F_M\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|Pre_XY_F_M\(0),
	datad => \T80s|u0|Pre_XY_F_M\(1),
	combout => \T80s|u0|Add10~0_combout\);

-- Location: LCCOMB_X28_Y18_N24
\T80s|u0|MCycle[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[1]~0_combout\ = (\T80s|u0|mcode|Mux147~0_combout\ & (((\T80s|u0|Add10~0_combout\)))) # (!\T80s|u0|mcode|Mux147~0_combout\ & (!\T80s|u0|process_7~1_combout\ & (\T80s|u0|mcode|Mux193~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_7~1_combout\,
	datab => \T80s|u0|mcode|Mux193~1_combout\,
	datac => \T80s|u0|Add10~0_combout\,
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|MCycle[1]~0_combout\);

-- Location: LCCOMB_X21_Y18_N16
\T80s|u0|NextIs_XY_Fetch~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|NextIs_XY_Fetch~4_combout\ = (\T80s|u0|process_1~8_combout\ & ((\T80s|u0|NextIs_XY_Fetch~5_combout\) # ((\T80s|u0|NextIs_XY_Fetch~3_combout\ & !\T80s|u0|mcode|Mux262~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|NextIs_XY_Fetch~5_combout\,
	datab => \T80s|u0|process_1~8_combout\,
	datac => \T80s|u0|NextIs_XY_Fetch~3_combout\,
	datad => \T80s|u0|mcode|Mux262~5_combout\,
	combout => \T80s|u0|NextIs_XY_Fetch~4_combout\);

-- Location: LCCOMB_X28_Y18_N28
\T80s|u0|MCycle[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[1]~1_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|MCycle[1]~0_combout\) # ((\T80s|u0|NextIs_XY_Fetch~4_combout\)))) # (!\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|MCycle[1]~0_combout\,
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|NextIs_XY_Fetch~4_combout\,
	combout => \T80s|u0|MCycle[1]~1_combout\);

-- Location: FF_X28_Y18_N29
\T80s|u0|MCycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|MCycle[1]~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycle\(1));

-- Location: LCCOMB_X26_Y14_N12
\T80s|u0|mcode|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux44~0_combout\ = (\T80s|u0|MCycle\(0) & ((\T80s|u0|MCycle\(1)) # (!\T80s|u0|MCycle\(2)))) # (!\T80s|u0|MCycle\(0) & ((\T80s|u0|MCycle\(2)) # (!\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux44~0_combout\);

-- Location: LCCOMB_X28_Y14_N30
\T80s|u0|mcode|Mux265~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux265~8_combout\ = (!\T80s|u0|IR\(7) & \T80s|u0|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux265~8_combout\);

-- Location: LCCOMB_X28_Y14_N16
\T80s|u0|mcode|Mux264~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~3_combout\ = ((\T80s|u0|IR\(2) & ((!\T80s|u0|mcode|Mux147~4_combout\))) # (!\T80s|u0|IR\(2) & (\T80s|u0|mcode|Mux44~0_combout\))) # (!\T80s|u0|mcode|Mux265~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|mcode|Mux44~0_combout\,
	datac => \T80s|u0|mcode|Mux265~8_combout\,
	datad => \T80s|u0|mcode|Mux147~4_combout\,
	combout => \T80s|u0|mcode|Mux264~3_combout\);

-- Location: LCCOMB_X28_Y14_N22
\T80s|u0|mcode|Mux264~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~4_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|mcode|Mux264~3_combout\ & ((\T80s|u0|alu|Mux7~0_combout\) # (\T80s|u0|mcode|Mux220~0_combout\)))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux220~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Mux7~0_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux220~0_combout\,
	datad => \T80s|u0|mcode|Mux264~3_combout\,
	combout => \T80s|u0|mcode|Mux264~4_combout\);

-- Location: LCCOMB_X28_Y14_N28
\T80s|u0|mcode|Mux264~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~5_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(6)) # ((\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|mcode|Mux264~5_combout\);

-- Location: LCCOMB_X28_Y14_N10
\T80s|u0|mcode|Mux264~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~6_combout\ = ((\T80s|u0|IR\(6) & ((!\T80s|u0|mcode|Mux264~4_combout\))) # (!\T80s|u0|IR\(6) & (!\T80s|u0|mcode|Mux264~2_combout\))) # (!\T80s|u0|mcode|Mux264~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux264~2_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux264~4_combout\,
	datad => \T80s|u0|mcode|Mux264~5_combout\,
	combout => \T80s|u0|mcode|Mux264~6_combout\);

-- Location: LCCOMB_X29_Y13_N12
\T80s|u0|alu|Q_t~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~53_combout\ = (!\T80s|u0|IR\(2) & \T80s|u0|IR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|alu|Q_t~53_combout\);

-- Location: LCCOMB_X18_Y16_N24
\T80s|u0|mcode|Mux75~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~12_combout\ = (\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(6)) # (!\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|alu|Q_t~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~53_combout\,
	datab => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux75~12_combout\);

-- Location: LCCOMB_X18_Y16_N18
\T80s|u0|mcode|Mux75~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~13_combout\ = ((!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(7)) # (!\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux75~13_combout\);

-- Location: LCCOMB_X18_Y16_N16
\T80s|u0|mcode|Mux75~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~14_combout\ = (\T80s|u0|mcode|Mux147~2_combout\ & (\T80s|u0|mcode|Mux75~13_combout\ & (\T80s|u0|IR\(6)))) # (!\T80s|u0|mcode|Mux147~2_combout\ & (((\T80s|u0|mcode|Mux75~13_combout\ & \T80s|u0|IR\(6))) # (!\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux75~13_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux75~14_combout\);

-- Location: LCCOMB_X18_Y16_N0
\T80s|u0|mcode|Mux75~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~15_combout\ = (\T80s|u0|mcode|Mux75~12_combout\) # ((\T80s|u0|mcode|Mux75~14_combout\) # ((!\T80s|u0|alu|Q_t~54_combout\ & !\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~54_combout\,
	datab => \T80s|u0|mcode|Mux75~12_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux75~14_combout\,
	combout => \T80s|u0|mcode|Mux75~15_combout\);

-- Location: LCCOMB_X18_Y15_N14
\T80s|u0|mcode|Mux75~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~16_combout\ = ((\T80s|u0|mcode|Mux298~0_combout\ & ((\T80s|u0|mcode|Mux44~0_combout\))) # (!\T80s|u0|mcode|Mux298~0_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|mcode|Mux75~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux298~0_combout\,
	datac => \T80s|u0|mcode|Mux75~2_combout\,
	datad => \T80s|u0|mcode|Mux44~0_combout\,
	combout => \T80s|u0|mcode|Mux75~16_combout\);

-- Location: LCCOMB_X18_Y15_N4
\T80s|u0|mcode|Mux77~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux77~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux75~16_combout\))) # (!\T80s|u0|IR\(5) & (\T80s|u0|mcode|Mux75~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux75~18_combout\,
	datac => \T80s|u0|mcode|Mux75~16_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux77~0_combout\);

-- Location: LCCOMB_X18_Y15_N10
\T80s|u0|alu|Q_t~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~55_combout\ = (\T80s|u0|MCycle\(2)) # ((\T80s|u0|MCycle\(1) & (\T80s|u0|IR\(2) & !\T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~55_combout\);

-- Location: LCCOMB_X19_Y15_N30
\T80s|u0|alu|Q_t~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~58_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(0)) # ((\T80s|u0|MCycle\(1) & \T80s|u0|IR\(7))))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|alu|Q_t~58_combout\);

-- Location: LCCOMB_X19_Y15_N24
\T80s|u0|alu|Q_t~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~57_combout\ = (!\T80s|u0|MCycle\(1) & (((!\T80s|u0|IR\(7) & \T80s|u0|IR\(1))) # (!\T80s|u0|alu|Q_t~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|alu|Q_t~56_combout\,
	combout => \T80s|u0|alu|Q_t~57_combout\);

-- Location: LCCOMB_X19_Y15_N10
\T80s|u0|alu|Q_t~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~61_combout\ = (\T80s|u0|alu|Q_t~58_combout\) # ((\T80s|u0|alu|Q_t~57_combout\) # ((!\T80s|u0|alu|Q_t~60_combout\ & !\T80s|u0|alu|Q_t~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~58_combout\,
	datab => \T80s|u0|alu|Q_t~57_combout\,
	datac => \T80s|u0|alu|Q_t~60_combout\,
	datad => \T80s|u0|alu|Q_t~59_combout\,
	combout => \T80s|u0|alu|Q_t~61_combout\);

-- Location: LCCOMB_X18_Y15_N20
\T80s|u0|mcode|Mux75~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux75~17_combout\ = (\T80s|u0|IR\(6) & (((\T80s|u0|mcode|Mux75~10_combout\)))) # (!\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~55_combout\) # ((\T80s|u0|alu|Q_t~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~55_combout\,
	datab => \T80s|u0|mcode|Mux75~10_combout\,
	datac => \T80s|u0|alu|Q_t~61_combout\,
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|mcode|Mux75~17_combout\);

-- Location: LCCOMB_X18_Y15_N22
\T80s|u0|mcode|Mux77~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux77~1_combout\ = (\T80s|u0|mcode|Mux77~0_combout\ & (((\T80s|u0|mcode|Mux75~17_combout\) # (!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux77~0_combout\ & (\T80s|u0|mcode|Mux75~15_combout\ & (\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux75~15_combout\,
	datab => \T80s|u0|mcode|Mux77~0_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux75~17_combout\,
	combout => \T80s|u0|mcode|Mux77~1_combout\);

-- Location: LCCOMB_X20_Y18_N28
\T80s|u0|mcode|Mux264~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~7_combout\ = (!\T80s|u0|ISet\(0) & \T80s|u0|mcode|Mux77~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux77~1_combout\,
	combout => \T80s|u0|mcode|Mux264~7_combout\);

-- Location: LCCOMB_X20_Y18_N10
\T80s|u0|mcode|Mux264~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~8_combout\ = (\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux264~6_combout\)) # (!\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux264~1_combout\) # (\T80s|u0|mcode|Mux264~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux264~6_combout\,
	datac => \T80s|u0|mcode|Mux264~1_combout\,
	datad => \T80s|u0|mcode|Mux264~7_combout\,
	combout => \T80s|u0|mcode|Mux264~8_combout\);

-- Location: LCCOMB_X20_Y18_N24
\T80s|u0|mcode|Mux264~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux264~9_combout\ = (\T80s|u0|mcode|Mux264~8_combout\ & ((\T80s|u0|mcode|Equal9~0_combout\) # ((!\T80s|u0|mcode|Mux147~0_combout\)))) # (!\T80s|u0|mcode|Mux264~8_combout\ & (!\T80s|u0|mcode|Set_Addr_To~0_combout\ & 
-- ((\T80s|u0|mcode|Equal9~0_combout\) # (!\T80s|u0|mcode|Mux147~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux264~8_combout\,
	datab => \T80s|u0|mcode|Equal9~0_combout\,
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To~0_combout\,
	combout => \T80s|u0|mcode|Mux264~9_combout\);

-- Location: LCCOMB_X20_Y19_N12
\T80s|u0|process_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_1~12_combout\ = (\T80s|u0|mcode|Mux147~1_combout\) # ((\T80s|u0|process_1~11_combout\ & ((\T80s|u0|XY_State\(0)) # (\T80s|u0|XY_State\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_State\(0),
	datab => \T80s|u0|process_1~11_combout\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|process_1~12_combout\);

-- Location: LCCOMB_X20_Y19_N16
\T80s|u0|RegAddrC~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrC~0_combout\ = (\T80s|u0|mcode|Mux147~1_combout\ & (((\T80s|u0|process_1~12_combout\)))) # (!\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|process_1~11_combout\ & ((\T80s|u0|process_1~12_combout\))) # (!\T80s|u0|process_1~11_combout\ & 
-- (\T80s|u0|mcode|Mux264~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|process_1~11_combout\,
	datac => \T80s|u0|mcode|Mux264~9_combout\,
	datad => \T80s|u0|process_1~12_combout\,
	combout => \T80s|u0|RegAddrC~0_combout\);

-- Location: FF_X20_Y19_N17
\T80s|u0|RegAddrC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrC\(0));

-- Location: LCCOMB_X29_Y24_N24
\T80s|u0|Regs|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux45~2_combout\ = (\T80s|u0|RegAddrC\(0) & (((\T80s|u0|Regs|RegsL[1][2]~q\) # (\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[0][2]~q\ & ((!\T80s|u0|RegAddrC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|Regs|RegsL[0][2]~q\,
	datac => \T80s|u0|Regs|RegsL[1][2]~q\,
	datad => \T80s|u0|RegAddrC\(1),
	combout => \T80s|u0|Regs|Mux45~2_combout\);

-- Location: LCCOMB_X28_Y24_N4
\T80s|u0|Regs|Mux45~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux45~3_combout\ = (\T80s|u0|Regs|Mux45~2_combout\ & (((\T80s|u0|Regs|RegsL[3][2]~q\)) # (!\T80s|u0|RegAddrC\(1)))) # (!\T80s|u0|Regs|Mux45~2_combout\ & (\T80s|u0|RegAddrC\(1) & (\T80s|u0|Regs|RegsL[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux45~2_combout\,
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsL[2][2]~q\,
	datad => \T80s|u0|Regs|RegsL[3][2]~q\,
	combout => \T80s|u0|Regs|Mux45~3_combout\);

-- Location: LCCOMB_X26_Y24_N24
\T80s|u0|Regs|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux45~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[6][2]~q\) # ((\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|RegAddrC\(1) & (((\T80s|u0|Regs|RegsL[4][2]~q\ & !\T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|Regs|RegsL[6][2]~q\,
	datac => \T80s|u0|Regs|RegsL[4][2]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux45~0_combout\);

-- Location: LCCOMB_X28_Y24_N16
\T80s|u0|Regs|Mux45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux45~1_combout\ = (\T80s|u0|Regs|Mux45~0_combout\ & (((\T80s|u0|Regs|RegsL[7][2]~q\)) # (!\T80s|u0|RegAddrC\(0)))) # (!\T80s|u0|Regs|Mux45~0_combout\ & (\T80s|u0|RegAddrC\(0) & (\T80s|u0|Regs|RegsL[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux45~0_combout\,
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[5][2]~q\,
	datad => \T80s|u0|Regs|RegsL[7][2]~q\,
	combout => \T80s|u0|Regs|Mux45~1_combout\);

-- Location: LCCOMB_X28_Y24_N6
\T80s|u0|Regs|Mux45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux45~4_combout\ = (\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux45~1_combout\))) # (!\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux45~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux45~3_combout\,
	datad => \T80s|u0|Regs|Mux45~1_combout\,
	combout => \T80s|u0|Regs|Mux45~4_combout\);

-- Location: LCCOMB_X21_Y20_N4
\T80s|u0|A~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~43_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((!\T80s|u0|A[7]~13_combout\ & \T80s|DI_Reg\(2))))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|Add1~4_combout\) # ((\T80s|u0|A[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~4_combout\,
	datab => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|DI_Reg\(2),
	combout => \T80s|u0|A~43_combout\);

-- Location: LCCOMB_X21_Y20_N6
\T80s|u0|A~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~44_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~43_combout\ & (\T80s|u0|PC\(2))) # (!\T80s|u0|A~43_combout\ & ((!\T80s|u0|SP\(2)))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~13_combout\,
	datab => \T80s|u0|PC\(2),
	datac => \T80s|u0|A~43_combout\,
	datad => \T80s|u0|SP\(2),
	combout => \T80s|u0|A~44_combout\);

-- Location: LCCOMB_X18_Y19_N20
\T80s|u0|A~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~45_combout\ = (\T80s|u0|A[7]~23_combout\ & (\T80s|u0|A[7]~24_combout\)) # (!\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A[7]~24_combout\ & (\T80s|u0|TmpAddr\(2))) # (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~23_combout\,
	datab => \T80s|u0|A[7]~24_combout\,
	datac => \T80s|u0|TmpAddr\(2),
	datad => \T80s|u0|A~44_combout\,
	combout => \T80s|u0|A~45_combout\);

-- Location: LCCOMB_X18_Y19_N10
\T80s|u0|A~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~46_combout\ = (\T80s|u0|A~45_combout\ & (((\T80s|u0|R\(2)) # (!\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A~45_combout\ & (\T80s|u0|Regs|Mux45~4_combout\ & (\T80s|u0|A[7]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux45~4_combout\,
	datab => \T80s|u0|A~45_combout\,
	datac => \T80s|u0|A[7]~23_combout\,
	datad => \T80s|u0|R\(2),
	combout => \T80s|u0|A~46_combout\);

-- Location: FF_X18_Y19_N11
\T80s|u0|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~46_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(2));

-- Location: LCCOMB_X16_Y19_N28
\trs_ps2|Matrix~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~46_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~44_combout\,
	datab => \trs_ps2|Matrix[2][6]~45_combout\,
	datac => \trs_ps2|Equal10~0_combout\,
	datad => \trs_ps2|Matrix~34_combout\,
	combout => \trs_ps2|Matrix~46_combout\);

-- Location: FF_X16_Y19_N29
\trs_ps2|Matrix[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~46_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][0]~q\);

-- Location: LCCOMB_X14_Y21_N28
\trs_ps2|Matrix~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~39_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Equal10~0_combout\ & ((\trs_ps2|Matrix[0][3]~38_combout\))) # (!\trs_ps2|Equal10~0_combout\ & (\trs_ps2|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux22~3_combout\,
	datab => \trs_ps2|Matrix~37_combout\,
	datac => \trs_ps2|Matrix[0][3]~38_combout\,
	datad => \trs_ps2|Equal10~0_combout\,
	combout => \trs_ps2|Matrix~39_combout\);

-- Location: FF_X14_Y21_N29
\trs_ps2|Matrix[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~39_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][0]~q\);

-- Location: LCCOMB_X15_Y18_N4
\trs_ps2|Matrix~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~36_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Equal10~0_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal10~0_combout\,
	datab => \trs_ps2|Matrix[1][3]~35_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Matrix~34_combout\,
	combout => \trs_ps2|Matrix~36_combout\);

-- Location: FF_X15_Y18_N5
\trs_ps2|Matrix[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~36_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][0]~q\);

-- Location: LCCOMB_X16_Y20_N24
\trs_ps2|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux22~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4)) # ((\trs_ps2|Matrix[1][0]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[0][0]~q\,
	datad => \trs_ps2|Matrix[1][0]~q\,
	combout => \trs_ps2|Mux22~2_combout\);

-- Location: LCCOMB_X16_Y20_N14
\trs_ps2|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux22~3_combout\ = (\trs_ps2|Mux22~2_combout\ & (((\trs_ps2|Matrix[3][0]~q\) # (!\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Mux22~2_combout\ & (\trs_ps2|Matrix[2][0]~q\ & ((\trs_ps2|Matrix_Wr_Addr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[2][0]~q\,
	datab => \trs_ps2|Mux22~2_combout\,
	datac => \trs_ps2|Matrix[3][0]~q\,
	datad => \trs_ps2|Matrix_Wr_Addr\(4),
	combout => \trs_ps2|Mux22~3_combout\);

-- Location: LCCOMB_X15_Y20_N20
\trs_ps2|Matrix~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~50_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Matrix[5][2]~49_combout\ & \trs_ps2|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~48_combout\,
	datab => \trs_ps2|Matrix[5][2]~49_combout\,
	datac => \trs_ps2|Matrix~34_combout\,
	datad => \trs_ps2|Equal10~0_combout\,
	combout => \trs_ps2|Matrix~50_combout\);

-- Location: FF_X15_Y20_N21
\trs_ps2|Matrix[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~50_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][0]~q\);

-- Location: LCCOMB_X15_Y19_N28
\trs_ps2|Matrix~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~60_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Matrix[6][0]~59_combout\ & \trs_ps2|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~58_combout\,
	datab => \trs_ps2|Matrix[6][0]~59_combout\,
	datac => \trs_ps2|Equal10~0_combout\,
	datad => \trs_ps2|Matrix~34_combout\,
	combout => \trs_ps2|Matrix~60_combout\);

-- Location: FF_X15_Y19_N29
\trs_ps2|Matrix[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~60_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][0]~q\);

-- Location: LCCOMB_X15_Y20_N18
\trs_ps2|Matrix~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~53_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Equal10~0_combout\ & \trs_ps2|Matrix[4][3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~51_combout\,
	datab => \trs_ps2|Equal10~0_combout\,
	datac => \trs_ps2|Matrix~34_combout\,
	datad => \trs_ps2|Matrix[4][3]~52_combout\,
	combout => \trs_ps2|Matrix~53_combout\);

-- Location: FF_X15_Y20_N19
\trs_ps2|Matrix[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~53_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][0]~q\);

-- Location: LCCOMB_X16_Y20_N8
\trs_ps2|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux22~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix_Wr_Addr\(4))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[6][0]~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[6][0]~q\,
	datad => \trs_ps2|Matrix[4][0]~q\,
	combout => \trs_ps2|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y21_N0
\trs_ps2|Matrix~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~57_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Matrix[7][5]~56_combout\ & \trs_ps2|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][5]~56_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Equal10~0_combout\,
	datad => \trs_ps2|Matrix~34_combout\,
	combout => \trs_ps2|Matrix~57_combout\);

-- Location: FF_X16_Y21_N1
\trs_ps2|Matrix[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~57_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][0]~q\);

-- Location: LCCOMB_X16_Y20_N22
\trs_ps2|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux22~1_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Mux22~0_combout\ & ((\trs_ps2|Matrix[7][0]~q\))) # (!\trs_ps2|Mux22~0_combout\ & (\trs_ps2|Matrix[5][0]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix[5][0]~q\,
	datac => \trs_ps2|Mux22~0_combout\,
	datad => \trs_ps2|Matrix[7][0]~q\,
	combout => \trs_ps2|Mux22~1_combout\);

-- Location: LCCOMB_X16_Y21_N20
\trs_ps2|Matrix~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~34_combout\ = (!\trs_ps2|Equal10~0_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux22~1_combout\))) # (!\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux22~3_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Equal10~0_combout\,
	datad => \trs_ps2|Mux22~1_combout\,
	combout => \trs_ps2|Matrix~34_combout\);

-- Location: LCCOMB_X15_Y18_N18
\trs_ps2|Matrix~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~43_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~34_combout\) # ((\trs_ps2|Equal10~0_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Equal10~0_combout\,
	datab => \trs_ps2|Matrix~34_combout\,
	datac => \trs_ps2|Matrix~41_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~43_combout\);

-- Location: FF_X15_Y18_N19
\trs_ps2|Matrix[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~43_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][0]~q\);

-- Location: LCCOMB_X16_Y20_N10
\trs_ps2|Key_Data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[0]~1_combout\ = (\T80s|u0|A\(2) & ((\trs_ps2|Matrix[2][0]~q\) # ((\T80s|u0|A\(3) & \trs_ps2|Matrix[3][0]~q\)))) # (!\T80s|u0|A\(2) & (\T80s|u0|A\(3) & (\trs_ps2|Matrix[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(2),
	datab => \T80s|u0|A\(3),
	datac => \trs_ps2|Matrix[3][0]~q\,
	datad => \trs_ps2|Matrix[2][0]~q\,
	combout => \trs_ps2|Key_Data[0]~1_combout\);

-- Location: LCCOMB_X16_Y20_N28
\trs_ps2|Key_Data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[0]~0_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][0]~q\) # ((\T80s|u0|A\(0) & \trs_ps2|Matrix[0][0]~q\)))) # (!\T80s|u0|A\(1) & (\T80s|u0|A\(0) & (\trs_ps2|Matrix[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \T80s|u0|A\(0),
	datac => \trs_ps2|Matrix[0][0]~q\,
	datad => \trs_ps2|Matrix[1][0]~q\,
	combout => \trs_ps2|Key_Data[0]~0_combout\);

-- Location: LCCOMB_X16_Y20_N4
\trs_ps2|Key_Data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[0]~2_combout\ = (\T80s|u0|A\(5) & ((\trs_ps2|Matrix[5][0]~q\) # ((\T80s|u0|A\(4) & \trs_ps2|Matrix[4][0]~q\)))) # (!\T80s|u0|A\(5) & (((\T80s|u0|A\(4) & \trs_ps2|Matrix[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(5),
	datab => \trs_ps2|Matrix[5][0]~q\,
	datac => \T80s|u0|A\(4),
	datad => \trs_ps2|Matrix[4][0]~q\,
	combout => \trs_ps2|Key_Data[0]~2_combout\);

-- Location: LCCOMB_X16_Y20_N2
\trs_ps2|Key_Data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[0]~3_combout\ = (\T80s|u0|A\(7) & ((\trs_ps2|Matrix[7][0]~q\) # ((\T80s|u0|A\(6) & \trs_ps2|Matrix[6][0]~q\)))) # (!\T80s|u0|A\(7) & (\T80s|u0|A\(6) & (\trs_ps2|Matrix[6][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(7),
	datab => \T80s|u0|A\(6),
	datac => \trs_ps2|Matrix[6][0]~q\,
	datad => \trs_ps2|Matrix[7][0]~q\,
	combout => \trs_ps2|Key_Data[0]~3_combout\);

-- Location: LCCOMB_X16_Y20_N16
\trs_ps2|Key_Data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[0]~4_combout\ = (\trs_ps2|Key_Data[0]~1_combout\) # ((\trs_ps2|Key_Data[0]~0_combout\) # ((\trs_ps2|Key_Data[0]~2_combout\) # (\trs_ps2|Key_Data[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[0]~1_combout\,
	datab => \trs_ps2|Key_Data[0]~0_combout\,
	datac => \trs_ps2|Key_Data[0]~2_combout\,
	datad => \trs_ps2|Key_Data[0]~3_combout\,
	combout => \trs_ps2|Key_Data[0]~4_combout\);

-- Location: LCCOMB_X21_Y12_N0
\T80s|u0|IR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~0_combout\ = (\trs_glue|DI_CPU[0]~4_combout\ & ((\trs_ps2|Key_Data[0]~4_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[0]~4_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[0]~4_combout\,
	datab => \trs_glue|DI_CPU[0]~4_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \T80s|u0|IR~0_combout\);

-- Location: LCCOMB_X21_Y12_N20
\T80s|u0|IR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~1_combout\ = (\T80s|u0|IR~0_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~0_combout\,
	combout => \T80s|u0|IR~1_combout\);

-- Location: LCCOMB_X21_Y12_N30
\T80s|u0|IR[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR[6]~2_combout\ = (\T80s|Equal3~0_combout\ & (((\T80s|u0|mcode|Equal9~0_combout\ & \T80s|u0|mcode|Mux147~0_combout\)) # (!\T80s|u0|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|mcode|Equal9~0_combout\,
	datac => \T80s|Equal3~0_combout\,
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|IR[6]~2_combout\);

-- Location: FF_X21_Y12_N21
\T80s|u0|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(0));

-- Location: LCCOMB_X29_Y15_N10
\T80s|u0|mcode|Mux286~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux286~0_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(5)) # ((\T80s|u0|IR\(2) & !\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux286~0_combout\);

-- Location: LCCOMB_X29_Y15_N26
\T80s|u0|mcode|Mux231~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux231~11_combout\ = (!\T80s|u0|IR\(2) & (((\T80s|u0|IR\(1)) # (!\T80s|u0|mcode|Mux147~3_combout\)) # (!\T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux231~11_combout\);

-- Location: LCCOMB_X29_Y15_N16
\T80s|u0|mcode|Mux286~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux286~1_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & ((\T80s|u0|mcode|Mux286~0_combout\) # ((\T80s|u0|mcode|Mux231~11_combout\) # (!\T80s|u0|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux286~0_combout\,
	datab => \T80s|u0|Equal4~4_combout\,
	datac => \T80s|u0|mcode|Mux231~11_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux286~1_combout\);

-- Location: LCCOMB_X20_Y15_N18
\T80s|u0|mcode|Mux286~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux286~2_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|mcode|Mux286~1_combout\) # ((\T80s|u0|ISet\(1) & !\T80s|u0|mcode|Mux75~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux75~7_combout\,
	datad => \T80s|u0|mcode|Mux286~1_combout\,
	combout => \T80s|u0|mcode|Mux286~2_combout\);

-- Location: LCCOMB_X17_Y18_N4
\T80s|u0|mcode|Mux233~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~4_combout\ = (\T80s|u0|process_0~3_combout\ & (\T80s|u0|mcode|Mux233~3_combout\ & \T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~3_combout\,
	datac => \T80s|u0|mcode|Mux233~3_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux233~4_combout\);

-- Location: LCCOMB_X20_Y15_N2
\T80s|u0|mcode|Mux233~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~5_combout\ = ((!\T80s|u0|process_0~3_combout\ & ((!\T80s|u0|mcode|Mux147~2_combout\) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|mcode|Mux71~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux71~0_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|process_0~3_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|mcode|Mux233~5_combout\);

-- Location: LCCOMB_X20_Y15_N20
\T80s|u0|mcode|Mux233~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~6_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux233~4_combout\) # ((\T80s|u0|IR\(3) & \T80s|u0|mcode|Mux233~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux233~4_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux233~5_combout\,
	combout => \T80s|u0|mcode|Mux233~6_combout\);

-- Location: LCCOMB_X20_Y15_N0
\T80s|u0|mcode|Mux233~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~2_combout\ = (\T80s|u0|IR\(3) & (((!\T80s|u0|alu|Q_t~71_combout\)))) # (!\T80s|u0|IR\(3) & (\T80s|u0|mcode|Mux147~4_combout\ & ((\T80s|u0|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~4_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|alu|Q_t~71_combout\,
	datad => \T80s|u0|Equal3~1_combout\,
	combout => \T80s|u0|mcode|Mux233~2_combout\);

-- Location: LCCOMB_X20_Y15_N16
\T80s|u0|mcode|Mux233~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux233~7_combout\ = (!\T80s|u0|IR\(7) & ((\T80s|u0|IR\(0) & (\T80s|u0|IR\(3))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux233~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux233~2_combout\,
	combout => \T80s|u0|mcode|Mux233~7_combout\);

-- Location: LCCOMB_X20_Y15_N26
\T80s|u0|mcode|Mux286~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux286~3_combout\ = (\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux75~7_combout\ & ((\T80s|u0|mcode|Mux233~6_combout\) # (\T80s|u0|mcode|Mux233~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(1),
	datab => \T80s|u0|mcode|Mux233~6_combout\,
	datac => \T80s|u0|mcode|Mux75~7_combout\,
	datad => \T80s|u0|mcode|Mux233~7_combout\,
	combout => \T80s|u0|mcode|Mux286~3_combout\);

-- Location: LCCOMB_X20_Y15_N6
\T80s|u0|mcode|Mux122~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux122~7_combout\ = (!\T80s|u0|XY_State\(1) & (!\T80s|u0|XY_State\(0) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|mcode|Mux101~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|XY_State\(1),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux101~1_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|mcode|Mux122~7_combout\);

-- Location: LCCOMB_X20_Y15_N12
\T80s|u0|mcode|Mux122~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux122~6_combout\ = (\T80s|u0|mcode|Mux122~7_combout\ & ((\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|mcode|Mux122~7_combout\ & (\T80s|u0|mcode|Mux147~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux122~7_combout\,
	combout => \T80s|u0|mcode|Mux122~6_combout\);

-- Location: LCCOMB_X20_Y15_N8
\T80s|u0|mcode|Mux122~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux122~9_combout\ = \T80s|u0|mcode|Mux147~3_combout\ $ (((\T80s|u0|mcode|Mux122~8_combout\ & ((\T80s|u0|IR\(0)) # (!\T80s|u0|mcode|Mux101~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux101~1_combout\,
	datad => \T80s|u0|mcode|Mux122~8_combout\,
	combout => \T80s|u0|mcode|Mux122~9_combout\);

-- Location: LCCOMB_X20_Y15_N10
\T80s|u0|mcode|Mux122~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux122~10_combout\ = (\T80s|u0|mcode|Mux75~7_combout\ & (((\T80s|u0|mcode|Mux122~9_combout\) # (\T80s|u0|IR\(3))))) # (!\T80s|u0|mcode|Mux75~7_combout\ & (!\T80s|u0|mcode|Mux122~6_combout\ & ((\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux122~6_combout\,
	datab => \T80s|u0|mcode|Mux75~7_combout\,
	datac => \T80s|u0|mcode|Mux122~9_combout\,
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux122~10_combout\);

-- Location: LCCOMB_X20_Y15_N22
\T80s|u0|mcode|Mux286~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux286~4_combout\ = (\T80s|u0|mcode|Mux286~2_combout\) # ((\T80s|u0|mcode|Mux286~3_combout\) # ((\T80s|u0|mcode|Equal9~0_combout\ & \T80s|u0|mcode|Mux122~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Equal9~0_combout\,
	datab => \T80s|u0|mcode|Mux286~2_combout\,
	datac => \T80s|u0|mcode|Mux286~3_combout\,
	datad => \T80s|u0|mcode|Mux122~10_combout\,
	combout => \T80s|u0|mcode|Mux286~4_combout\);

-- Location: LCCOMB_X23_Y16_N28
\T80s|u0|ALU_Op_r~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ALU_Op_r~8_combout\ = (\T80s|u0|Equal0~2_combout\ & (\T80s|u0|process_0~1_combout\ & \T80s|u0|mcode|Mux286~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|mcode|Mux286~4_combout\,
	combout => \T80s|u0|ALU_Op_r~8_combout\);

-- Location: FF_X23_Y16_N29
\T80s|u0|ALU_Op_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ALU_Op_r~8_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ALU_Op_r\(0));

-- Location: LCCOMB_X25_Y19_N30
\T80s|u0|process_0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~9_combout\ = ((\T80s|u0|ALU_Op_r\(3)) # ((!\T80s|u0|ALU_Op_r\(2)) # (!\T80s|u0|ALU_Op_r\(1)))) # (!\T80s|u0|ALU_Op_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ALU_Op_r\(0),
	datab => \T80s|u0|ALU_Op_r\(3),
	datac => \T80s|u0|ALU_Op_r\(1),
	datad => \T80s|u0|ALU_Op_r\(2),
	combout => \T80s|u0|process_0~9_combout\);

-- Location: LCCOMB_X25_Y18_N20
\T80s|u0|process_0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~10_combout\ = (\T80s|u0|Save_ALU_r~q\ & (\T80s|u0|process_0~9_combout\)) # (!\T80s|u0|Save_ALU_r~q\ & ((\T80s|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~9_combout\,
	datab => \T80s|u0|Save_ALU_r~q\,
	datac => \T80s|Equal2~0_combout\,
	combout => \T80s|u0|process_0~10_combout\);

-- Location: LCCOMB_X25_Y18_N28
\T80s|u0|ACC[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~19_combout\ = (!\T80s|u0|ACC[4]~17_combout\ & (((!\T80s|u0|Read_To_Reg_r\(0)) # (!\T80s|u0|process_0~10_combout\)) # (!\T80s|u0|DO[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~12_combout\,
	datab => \T80s|u0|process_0~10_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|ACC[4]~17_combout\,
	combout => \T80s|u0|ACC[4]~19_combout\);

-- Location: LCCOMB_X28_Y15_N16
\T80s|u0|ACC~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~25_combout\ = (\T80s|u0|ACC[4]~19_combout\ & (\T80s|u0|ACC[4]~20_combout\)) # (!\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC\(1)))) # (!\T80s|u0|ACC[4]~20_combout\ & (\T80s|u0|Save_Mux[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|ACC[4]~20_combout\,
	datac => \T80s|u0|Save_Mux[1]~9_combout\,
	datad => \T80s|u0|ACC\(1),
	combout => \T80s|u0|ACC~25_combout\);

-- Location: LCCOMB_X28_Y15_N22
\T80s|u0|ACC~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~26_combout\ = (\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|ACC~25_combout\ & ((\T80s|u0|R\(1)))) # (!\T80s|u0|ACC~25_combout\ & (\T80s|u0|I\(1))))) # (!\T80s|u0|ACC[4]~19_combout\ & (((\T80s|u0|ACC~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~19_combout\,
	datab => \T80s|u0|I\(1),
	datac => \T80s|u0|R\(1),
	datad => \T80s|u0|ACC~25_combout\,
	combout => \T80s|u0|ACC~26_combout\);

-- Location: FF_X29_Y18_N27
\T80s|u0|Ap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|ACC\(1),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(1));

-- Location: LCCOMB_X29_Y18_N4
\T80s|u0|ACC~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~40_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(1)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~26_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (!\T80s|u0|ACC~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC~26_combout\,
	datac => \T80s|u0|Ap\(1),
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|ACC~40_combout\);

-- Location: FF_X29_Y18_N5
\T80s|u0|ACC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~40_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(1));

-- Location: LCCOMB_X29_Y18_N22
\T80s|u0|ACC[1]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[1]~_wirecell_combout\ = !\T80s|u0|ACC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ACC\(1),
	combout => \T80s|u0|ACC[1]~_wirecell_combout\);

-- Location: FF_X24_Y18_N17
\T80s|u0|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[1]~13_combout\,
	asdata => \T80s|u0|ACC[1]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(1));

-- Location: LCCOMB_X24_Y18_N18
\T80s|u0|R[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[2]~15_combout\ = (\T80s|u0|R\(2) & (\T80s|u0|R[1]~14\ $ (GND))) # (!\T80s|u0|R\(2) & (!\T80s|u0|R[1]~14\ & VCC))
-- \T80s|u0|R[2]~16\ = CARRY((\T80s|u0|R\(2) & !\T80s|u0|R[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|R\(2),
	datad => VCC,
	cin => \T80s|u0|R[1]~14\,
	combout => \T80s|u0|R[2]~15_combout\,
	cout => \T80s|u0|R[2]~16\);

-- Location: LCCOMB_X23_Y18_N6
\T80s|u0|ACC[2]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[2]~_wirecell_combout\ = !\T80s|u0|ACC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(2),
	combout => \T80s|u0|ACC[2]~_wirecell_combout\);

-- Location: FF_X24_Y18_N19
\T80s|u0|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[2]~15_combout\,
	asdata => \T80s|u0|ACC[2]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(2));

-- Location: LCCOMB_X24_Y18_N20
\T80s|u0|R[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|R[3]~17_combout\ = (\T80s|u0|R\(3) & (!\T80s|u0|R[2]~16\)) # (!\T80s|u0|R\(3) & ((\T80s|u0|R[2]~16\) # (GND)))
-- \T80s|u0|R[3]~18\ = CARRY((!\T80s|u0|R[2]~16\) # (!\T80s|u0|R\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|R\(3),
	datad => VCC,
	cin => \T80s|u0|R[2]~16\,
	combout => \T80s|u0|R[3]~17_combout\,
	cout => \T80s|u0|R[3]~18\);

-- Location: LCCOMB_X24_Y18_N30
\T80s|u0|ACC[3]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[3]~_wirecell_combout\ = !\T80s|u0|ACC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(3),
	combout => \T80s|u0|ACC[3]~_wirecell_combout\);

-- Location: FF_X24_Y18_N21
\T80s|u0|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[3]~17_combout\,
	asdata => \T80s|u0|ACC[3]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(3));

-- Location: LCCOMB_X24_Y18_N4
\T80s|u0|ACC[4]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~_wirecell_combout\ = !\T80s|u0|ACC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|ACC\(4),
	combout => \T80s|u0|ACC[4]~_wirecell_combout\);

-- Location: FF_X24_Y18_N23
\T80s|u0|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[4]~19_combout\,
	asdata => \T80s|u0|ACC[4]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(4));

-- Location: LCCOMB_X23_Y19_N0
\T80s|u0|A~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~51_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (\T80s|DI_Reg\(4) & ((!\T80s|u0|A[7]~13_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\T80s|u0|Add1~8_combout\) # (\T80s|u0|A[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|DI_Reg\(4),
	datac => \T80s|u0|Add1~8_combout\,
	datad => \T80s|u0|A[7]~13_combout\,
	combout => \T80s|u0|A~51_combout\);

-- Location: LCCOMB_X23_Y19_N22
\T80s|u0|A~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~52_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~51_combout\ & (\T80s|u0|PC\(4))) # (!\T80s|u0|A~51_combout\ & ((!\T80s|u0|SP\(4)))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(4),
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|SP\(4),
	datad => \T80s|u0|A~51_combout\,
	combout => \T80s|u0|A~52_combout\);

-- Location: LCCOMB_X18_Y18_N10
\T80s|u0|A~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~53_combout\ = (\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|TmpAddr\(4)) # ((\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A[7]~24_combout\ & (((\T80s|u0|A~52_combout\ & !\T80s|u0|A[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~24_combout\,
	datab => \T80s|u0|TmpAddr\(4),
	datac => \T80s|u0|A~52_combout\,
	datad => \T80s|u0|A[7]~23_combout\,
	combout => \T80s|u0|A~53_combout\);

-- Location: LCCOMB_X18_Y18_N16
\T80s|u0|A~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~54_combout\ = (\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A~53_combout\ & (\T80s|u0|R\(4))) # (!\T80s|u0|A~53_combout\ & ((\T80s|u0|Regs|Mux43~4_combout\))))) # (!\T80s|u0|A[7]~23_combout\ & (((\T80s|u0|A~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|R\(4),
	datab => \T80s|u0|A[7]~23_combout\,
	datac => \T80s|u0|Regs|Mux43~4_combout\,
	datad => \T80s|u0|A~53_combout\,
	combout => \T80s|u0|A~54_combout\);

-- Location: FF_X18_Y18_N17
\T80s|u0|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~54_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(4));

-- Location: LCCOMB_X14_Y20_N24
\trs_ps2|Key_Data[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[1]~12_combout\ = (\T80s|u0|A\(4) & ((\trs_ps2|Matrix[4][1]~q\) # ((\trs_ps2|Matrix[5][1]~q\ & \T80s|u0|A\(5))))) # (!\T80s|u0|A\(4) & (\trs_ps2|Matrix[5][1]~q\ & (\T80s|u0|A\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(4),
	datab => \trs_ps2|Matrix[5][1]~q\,
	datac => \T80s|u0|A\(5),
	datad => \trs_ps2|Matrix[4][1]~q\,
	combout => \trs_ps2|Key_Data[1]~12_combout\);

-- Location: LCCOMB_X14_Y20_N26
\trs_ps2|Key_Data[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[1]~13_combout\ = (\trs_ps2|Matrix[7][1]~q\ & ((\T80s|u0|A\(7)) # ((\T80s|u0|A\(6) & \trs_ps2|Matrix[6][1]~q\)))) # (!\trs_ps2|Matrix[7][1]~q\ & (((\T80s|u0|A\(6) & \trs_ps2|Matrix[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][1]~q\,
	datab => \T80s|u0|A\(7),
	datac => \T80s|u0|A\(6),
	datad => \trs_ps2|Matrix[6][1]~q\,
	combout => \trs_ps2|Key_Data[1]~13_combout\);

-- Location: LCCOMB_X14_Y20_N10
\trs_ps2|Key_Data[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[1]~11_combout\ = (\trs_ps2|Matrix[3][1]~q\ & ((\T80s|u0|A\(3)) # ((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][1]~q\)))) # (!\trs_ps2|Matrix[3][1]~q\ & (((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][1]~q\,
	datab => \T80s|u0|A\(3),
	datac => \T80s|u0|A\(2),
	datad => \trs_ps2|Matrix[2][1]~q\,
	combout => \trs_ps2|Key_Data[1]~11_combout\);

-- Location: LCCOMB_X14_Y20_N0
\trs_ps2|Key_Data[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[1]~14_combout\ = (\trs_ps2|Key_Data[1]~10_combout\) # ((\trs_ps2|Key_Data[1]~12_combout\) # ((\trs_ps2|Key_Data[1]~13_combout\) # (\trs_ps2|Key_Data[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[1]~10_combout\,
	datab => \trs_ps2|Key_Data[1]~12_combout\,
	datac => \trs_ps2|Key_Data[1]~13_combout\,
	datad => \trs_ps2|Key_Data[1]~11_combout\,
	combout => \trs_ps2|Key_Data[1]~14_combout\);

-- Location: LCCOMB_X21_Y12_N10
\T80s|u0|IR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~5_combout\ = (\trs_glue|DI_CPU[1]~6_combout\ & ((\trs_ps2|Key_Data[1]~14_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[1]~6_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[1]~14_combout\,
	datab => \trs_glue|DI_CPU[1]~6_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \T80s|u0|IR~5_combout\);

-- Location: LCCOMB_X21_Y12_N4
\T80s|u0|IR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~6_combout\ = (\T80s|u0|IR~5_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~5_combout\,
	combout => \T80s|u0|IR~6_combout\);

-- Location: FF_X21_Y12_N5
\T80s|u0|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~6_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(1));

-- Location: LCCOMB_X20_Y17_N26
\T80s|u0|mcode|Mux250~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~7_combout\ = (\T80s|u0|ISet\(0) & (!\T80s|u0|ISet\(1) & \T80s|u0|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux250~7_combout\);

-- Location: LCCOMB_X18_Y13_N12
\T80s|u0|alu|Q_t~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~210_combout\ = (\T80s|u0|IR\(1) & (\T80s|u0|IR\(4) & !\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(4),
	datac => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~210_combout\);

-- Location: LCCOMB_X18_Y13_N22
\T80s|u0|mcode|Mux250~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~5_combout\ = (\T80s|u0|mcode|Set_BusB_To[2]~37_combout\ & (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~210_combout\) # (\T80s|u0|alu|Q_t~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~210_combout\,
	datab => \T80s|u0|mcode|Set_BusB_To[2]~37_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~173_combout\,
	combout => \T80s|u0|mcode|Mux250~5_combout\);

-- Location: LCCOMB_X25_Y15_N14
\T80s|u0|alu|Q_t~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~212_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|IR\(1) & (\T80s|u0|alu|Q_t~81_combout\ & \T80s|u0|mcode|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|alu|Q_t~81_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~212_combout\);

-- Location: LCCOMB_X25_Y15_N22
\T80s|u0|alu|Q_t~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~214_combout\ = (\T80s|u0|IR\(4) & (((!\T80s|u0|mcode|Mux44~0_combout\ & !\T80s|u0|IR\(5))) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux44~0_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~214_combout\);

-- Location: LCCOMB_X25_Y15_N28
\T80s|u0|alu|Q_t~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~215_combout\ = (\T80s|u0|alu|Q_t~214_combout\ & \T80s|u0|alu|Q_t~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|alu|Q_t~214_combout\,
	datad => \T80s|u0|alu|Q_t~213_combout\,
	combout => \T80s|u0|alu|Q_t~215_combout\);

-- Location: LCCOMB_X25_Y15_N6
\T80s|u0|mcode|Mux223~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux223~0_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Mux7~0_combout\) # ((\T80s|u0|alu|Q_t~212_combout\)))) # (!\T80s|u0|IR\(3) & (!\T80s|u0|alu|Mux7~0_combout\ & ((\T80s|u0|alu|Q_t~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|alu|Q_t~212_combout\,
	datad => \T80s|u0|alu|Q_t~215_combout\,
	combout => \T80s|u0|mcode|Mux223~0_combout\);

-- Location: LCCOMB_X25_Y15_N16
\T80s|u0|alu|Q_t~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~315_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|mcode|Mux44~0_combout\ & (!\T80s|u0|IR\(2) & !\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux44~0_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~315_combout\);

-- Location: LCCOMB_X20_Y22_N16
\T80s|u0|alu|Q_t~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~197_combout\ = (\T80s|u0|IR\(1) & \T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(6),
	combout => \T80s|u0|alu|Q_t~197_combout\);

-- Location: LCCOMB_X25_Y15_N8
\T80s|u0|alu|Q_t~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~211_combout\ = (\T80s|u0|alu|Q_t~197_combout\ & ((\T80s|u0|alu|Q_t~315_combout\) # ((\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux147~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|alu|Q_t~315_combout\,
	datac => \T80s|u0|alu|Q_t~197_combout\,
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|alu|Q_t~211_combout\);

-- Location: LCCOMB_X25_Y15_N12
\T80s|u0|mcode|Mux223~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux223~1_combout\ = (\T80s|u0|mcode|Mux223~0_combout\ & (((\T80s|u0|alu|Q_t~316_combout\)) # (!\T80s|u0|alu|Mux7~0_combout\))) # (!\T80s|u0|mcode|Mux223~0_combout\ & (\T80s|u0|alu|Mux7~0_combout\ & (\T80s|u0|alu|Q_t~211_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux223~0_combout\,
	datab => \T80s|u0|alu|Mux7~0_combout\,
	datac => \T80s|u0|alu|Q_t~211_combout\,
	datad => \T80s|u0|alu|Q_t~316_combout\,
	combout => \T80s|u0|mcode|Mux223~1_combout\);

-- Location: LCCOMB_X20_Y17_N4
\T80s|u0|mcode|Mux250~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~6_combout\ = (\T80s|u0|mcode|Set_BusB_To[0]~10_combout\ & ((\T80s|u0|mcode|Mux250~5_combout\) # ((\T80s|u0|mcode|Mux223~1_combout\ & \T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux250~5_combout\,
	datab => \T80s|u0|mcode|Mux223~1_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Set_BusB_To[0]~10_combout\,
	combout => \T80s|u0|mcode|Mux250~6_combout\);

-- Location: LCCOMB_X18_Y14_N24
\T80s|u0|alu|Q_t~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~216_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & !\T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|alu|Q_t~216_combout\);

-- Location: LCCOMB_X20_Y22_N0
\T80s|u0|alu|Q_t~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~223_combout\ = (\T80s|u0|alu|Q_t~222_combout\ & ((\T80s|u0|IR\(2)) # ((\T80s|u0|IR\(3) & \T80s|u0|alu|Q_t~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~222_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~216_combout\,
	combout => \T80s|u0|alu|Q_t~223_combout\);

-- Location: LCCOMB_X20_Y22_N26
\T80s|u0|alu|Q_t~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~221_combout\ = (!\T80s|u0|IR\(0) & ((\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & \T80s|u0|IR\(6))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & !\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~221_combout\);

-- Location: LCCOMB_X20_Y22_N22
\T80s|u0|alu|Q_t~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~224_combout\ = (\T80s|u0|alu|Q_t~221_combout\) # ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~197_combout\) # (\T80s|u0|alu|Q_t~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~197_combout\,
	datab => \T80s|u0|alu|Q_t~223_combout\,
	datac => \T80s|u0|alu|Q_t~221_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~224_combout\);

-- Location: LCCOMB_X20_Y22_N18
\T80s|u0|alu|Q_t~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~217_combout\ = (\T80s|u0|IR\(0) & (!\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~216_combout\) # (\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(0) & (((\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~216_combout\,
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~217_combout\);

-- Location: LCCOMB_X20_Y22_N8
\T80s|u0|alu|Q_t~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~218_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|IR\(1) & (\T80s|u0|IR\(6) & !\T80s|u0|alu|Q_t~217_combout\)) # (!\T80s|u0|IR\(1) & (!\T80s|u0|IR\(6) & \T80s|u0|alu|Q_t~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~217_combout\,
	combout => \T80s|u0|alu|Q_t~218_combout\);

-- Location: LCCOMB_X20_Y22_N10
\T80s|u0|alu|Q_t~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~219_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(6))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~219_combout\);

-- Location: LCCOMB_X20_Y22_N20
\T80s|u0|alu|Q_t~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~225_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|IR\(2) & (\T80s|u0|IR\(6) & \T80s|u0|alu|Q_t~219_combout\)) # (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(6)) # (\T80s|u0|alu|Q_t~219_combout\))))) # (!\T80s|u0|IR\(1) & (\T80s|u0|IR\(2) & 
-- (!\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|alu|Q_t~219_combout\,
	combout => \T80s|u0|alu|Q_t~225_combout\);

-- Location: LCCOMB_X20_Y22_N2
\T80s|u0|alu|Q_t~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~226_combout\ = (\T80s|u0|alu|Q_t~218_combout\) # ((!\T80s|u0|IR\(3) & \T80s|u0|alu|Q_t~225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|Q_t~218_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~225_combout\,
	combout => \T80s|u0|alu|Q_t~226_combout\);

-- Location: LCCOMB_X20_Y22_N24
\T80s|u0|mcode|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~5_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~224_combout\) # ((\T80s|u0|IR\(4))))) # (!\T80s|u0|IR\(5) & (((!\T80s|u0|IR\(4) & \T80s|u0|alu|Q_t~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~224_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~226_combout\,
	combout => \T80s|u0|mcode|Mux63~5_combout\);

-- Location: LCCOMB_X20_Y22_N12
\T80s|u0|alu|Q_t~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~220_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~219_combout\) # (!\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(6) & ((\T80s|u0|IR\(2) & (!\T80s|u0|IR\(1))) # (!\T80s|u0|IR\(2) & ((\T80s|u0|alu|Q_t~219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|alu|Q_t~219_combout\,
	combout => \T80s|u0|alu|Q_t~220_combout\);

-- Location: LCCOMB_X26_Y14_N8
\T80s|u0|alu|Q_t~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~227_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~2_combout\ & ((\T80s|u0|alu|Q_t~203_combout\)))) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Set_BusB_To[2]~11_combout\) # ((\T80s|u0|mcode|Mux147~2_combout\ & 
-- \T80s|u0|alu|Q_t~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Set_BusB_To[2]~11_combout\,
	datad => \T80s|u0|alu|Q_t~203_combout\,
	combout => \T80s|u0|alu|Q_t~227_combout\);

-- Location: LCCOMB_X20_Y22_N30
\T80s|u0|alu|Q_t~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~317_combout\ = (\T80s|u0|IR\(1) & (((\T80s|u0|alu|Q_t~227_combout\)))) # (!\T80s|u0|IR\(1) & (\T80s|u0|alu|Q_t~209_combout\ & (!\T80s|u0|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|alu|Q_t~209_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|alu|Q_t~227_combout\,
	combout => \T80s|u0|alu|Q_t~317_combout\);

-- Location: LCCOMB_X20_Y22_N28
\T80s|u0|mcode|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~6_combout\ = (!\T80s|u0|IR\(3) & ((\T80s|u0|mcode|Mux63~5_combout\ & ((\T80s|u0|alu|Q_t~317_combout\))) # (!\T80s|u0|mcode|Mux63~5_combout\ & (\T80s|u0|alu|Q_t~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~220_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|alu|Q_t~317_combout\,
	datad => \T80s|u0|mcode|Mux63~5_combout\,
	combout => \T80s|u0|mcode|Mux63~6_combout\);

-- Location: LCCOMB_X20_Y22_N6
\T80s|u0|mcode|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~7_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|alu|Q_t~218_combout\) # (\T80s|u0|mcode|Mux63~6_combout\)))) # (!\T80s|u0|IR\(4) & (\T80s|u0|mcode|Mux63~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|mcode|Mux63~5_combout\,
	datac => \T80s|u0|alu|Q_t~218_combout\,
	datad => \T80s|u0|mcode|Mux63~6_combout\,
	combout => \T80s|u0|mcode|Mux63~7_combout\);

-- Location: LCCOMB_X20_Y17_N12
\T80s|u0|mcode|Mux250~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~8_combout\ = (\T80s|u0|mcode|Mux250~7_combout\) # ((\T80s|u0|mcode|Mux250~6_combout\) # ((\T80s|u0|mcode|Mux63~7_combout\ & \T80s|u0|mcode|Mux250~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux250~7_combout\,
	datab => \T80s|u0|mcode|Mux250~6_combout\,
	datac => \T80s|u0|mcode|Mux63~7_combout\,
	datad => \T80s|u0|mcode|Mux250~0_combout\,
	combout => \T80s|u0|mcode|Mux250~8_combout\);

-- Location: LCCOMB_X20_Y17_N30
\T80s|u0|mcode|Mux250~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~3_combout\ = (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(6) & (\T80s|u0|ISet\(1) & \T80s|u0|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux250~3_combout\);

-- Location: LCCOMB_X26_Y14_N2
\T80s|u0|mcode|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~3_combout\ = ((\T80s|u0|alu|Mux7~3_combout\ & (!\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux147~3_combout\))) # (!\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|alu|Mux7~3_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux147~3_combout\,
	combout => \T80s|u0|mcode|Mux63~3_combout\);

-- Location: LCCOMB_X26_Y14_N28
\T80s|u0|mcode|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~4_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux63~3_combout\)) # (!\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~209_combout\) # (\T80s|u0|mcode|Mux298~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux63~3_combout\,
	datac => \T80s|u0|alu|Q_t~209_combout\,
	datad => \T80s|u0|mcode|Mux298~0_combout\,
	combout => \T80s|u0|mcode|Mux63~4_combout\);

-- Location: LCCOMB_X21_Y14_N2
\T80s|u0|mcode|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux63~2_combout\ = (\T80s|u0|mcode|Mux63~1_combout\ & (\T80s|u0|alu|Q_t~177_combout\ & (\T80s|u0|mcode|Mux238~2_combout\ & \T80s|u0|mcode|Mux63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux63~1_combout\,
	datab => \T80s|u0|alu|Q_t~177_combout\,
	datac => \T80s|u0|mcode|Mux238~2_combout\,
	datad => \T80s|u0|mcode|Mux63~0_combout\,
	combout => \T80s|u0|mcode|Mux63~2_combout\);

-- Location: LCCOMB_X20_Y17_N24
\T80s|u0|mcode|Mux250~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~1_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & ((\T80s|u0|mcode|Mux63~2_combout\) # ((\T80s|u0|mcode|Mux63~4_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~0_combout\,
	datab => \T80s|u0|mcode|Mux63~4_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|mcode|Mux63~2_combout\,
	combout => \T80s|u0|mcode|Mux250~1_combout\);

-- Location: LCCOMB_X20_Y14_N8
\T80s|u0|mcode|Mux250~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~2_combout\ = (!\T80s|u0|MCycle\(2) & ((\T80s|u0|MCycle\(0) & ((\T80s|u0|MCycle\(1)))) # (!\T80s|u0|MCycle\(0) & (\T80s|u0|IR\(1) & !\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux250~2_combout\);

-- Location: LCCOMB_X20_Y17_N0
\T80s|u0|mcode|Mux250~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux250~4_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|mcode|Mux250~1_combout\) # ((\T80s|u0|mcode|Mux250~3_combout\ & \T80s|u0|mcode|Mux250~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux250~3_combout\,
	datab => \T80s|u0|mcode|Mux250~1_combout\,
	datac => \T80s|u0|mcode|Mux250~2_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux250~4_combout\);

-- Location: LCCOMB_X20_Y17_N10
\T80s|u0|mcode|Set_BusB_To[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Set_BusB_To[1]~12_combout\ = (\T80s|u0|mcode|Mux147~0_combout\ & (((\T80s|u0|IR\(1))))) # (!\T80s|u0|mcode|Mux147~0_combout\ & ((\T80s|u0|mcode|Mux250~8_combout\) # ((\T80s|u0|mcode|Mux250~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux250~8_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~0_combout\,
	datad => \T80s|u0|mcode|Mux250~4_combout\,
	combout => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\);

-- Location: LCCOMB_X23_Y21_N6
\T80s|u0|BusB~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~12_combout\ = (\T80s|u0|BusB[2]~9_combout\) # ((\T80s|u0|mcode|Set_BusB_To[1]~12_combout\ & (\T80s|u0|BusB[2]~10_combout\ & \T80s|u0|BusB[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_BusB_To[1]~12_combout\,
	datab => \T80s|u0|BusB[2]~9_combout\,
	datac => \T80s|u0|BusB[2]~10_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~12_combout\);

-- Location: LCCOMB_X23_Y21_N22
\T80s|u0|BusB~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~34_combout\ = (\T80s|u0|BusB[2]~17_combout\ & ((\T80s|u0|BusB[2]~11_combout\ & ((\T80s|u0|PC\(6)))) # (!\T80s|u0|BusB[2]~11_combout\ & (!\T80s|u0|F\(6))))) # (!\T80s|u0|BusB[2]~17_combout\ & (((\T80s|u0|BusB[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F\(6),
	datab => \T80s|u0|PC\(6),
	datac => \T80s|u0|BusB[2]~17_combout\,
	datad => \T80s|u0|BusB[2]~11_combout\,
	combout => \T80s|u0|BusB~34_combout\);

-- Location: LCCOMB_X23_Y23_N28
\T80s|u0|BusB~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~35_combout\ = (\T80s|u0|BusB[2]~16_combout\ & (((\T80s|u0|BusB~34_combout\)))) # (!\T80s|u0|BusB[2]~16_combout\ & ((\T80s|u0|BusB~34_combout\ & (!\T80s|u0|SP\(14))) # (!\T80s|u0|BusB~34_combout\ & ((!\T80s|u0|SP\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(14),
	datab => \T80s|u0|SP\(6),
	datac => \T80s|u0|BusB[2]~16_combout\,
	datad => \T80s|u0|BusB~34_combout\,
	combout => \T80s|u0|BusB~35_combout\);

-- Location: LCCOMB_X23_Y23_N6
\T80s|u0|BusB~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~36_combout\ = (\T80s|u0|BusB[2]~10_combout\ & (((\T80s|u0|BusB[2]~15_combout\) # (\T80s|u0|BusB~35_combout\)))) # (!\T80s|u0|BusB[2]~10_combout\ & (!\T80s|u0|ACC\(6) & (!\T80s|u0|BusB[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB[2]~10_combout\,
	datab => \T80s|u0|ACC\(6),
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|BusB~35_combout\,
	combout => \T80s|u0|BusB~36_combout\);

-- Location: LCCOMB_X23_Y23_N12
\T80s|u0|BusB~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~37_combout\ = (\T80s|u0|BusB[2]~15_combout\ & ((\T80s|u0|BusB~36_combout\ & ((\T80s|u0|Regs|Mux25~4_combout\))) # (!\T80s|u0|BusB~36_combout\ & (\T80s|u0|Regs|Mux17~4_combout\)))) # (!\T80s|u0|BusB[2]~15_combout\ & 
-- (((\T80s|u0|BusB~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux17~4_combout\,
	datab => \T80s|u0|Regs|Mux25~4_combout\,
	datac => \T80s|u0|BusB[2]~15_combout\,
	datad => \T80s|u0|BusB~36_combout\,
	combout => \T80s|u0|BusB~37_combout\);

-- Location: LCCOMB_X23_Y23_N26
\T80s|u0|BusB~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~38_combout\ = (\T80s|u0|BusB~37_combout\ & ((\T80s|u0|BusB~14_combout\) # ((\T80s|u0|BusB[2]~9_combout\ & \T80s|DI_Reg\(6))))) # (!\T80s|u0|BusB~37_combout\ & (\T80s|u0|BusB[2]~9_combout\ & (\T80s|DI_Reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~37_combout\,
	datab => \T80s|u0|BusB[2]~9_combout\,
	datac => \T80s|DI_Reg\(6),
	datad => \T80s|u0|BusB~14_combout\,
	combout => \T80s|u0|BusB~38_combout\);

-- Location: LCCOMB_X27_Y21_N18
\T80s|u0|BusB~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|BusB~64_combout\ = (\T80s|u0|BusB~38_combout\) # ((!\T80s|u0|BusB~12_combout\ & (\T80s|u0|PC\(14) & \T80s|u0|BusB[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|BusB~12_combout\,
	datab => \T80s|u0|PC\(14),
	datac => \T80s|u0|BusB[2]~13_combout\,
	datad => \T80s|u0|BusB~38_combout\,
	combout => \T80s|u0|BusB~64_combout\);

-- Location: FF_X27_Y21_N19
\T80s|u0|BusB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|BusB~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|BusB\(6));

-- Location: LCCOMB_X27_Y17_N10
\T80s|u0|Save_Mux[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[6]~4_combout\ = (!\T80s|u0|mcode|Mux252~0_combout\ & ((\T80s|u0|Save_ALU_r~q\ & ((\T80s|u0|alu|Mux32~3_combout\))) # (!\T80s|u0|Save_ALU_r~q\ & (\T80s|DI_Reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux252~0_combout\,
	datab => \T80s|DI_Reg\(6),
	datac => \T80s|u0|Save_ALU_r~q\,
	datad => \T80s|u0|alu|Mux32~3_combout\,
	combout => \T80s|u0|Save_Mux[6]~4_combout\);

-- Location: LCCOMB_X27_Y17_N12
\T80s|u0|Save_Mux[6]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Save_Mux[6]~5_combout\ = (\T80s|u0|Save_Mux[6]~4_combout\) # ((\T80s|u0|BusB\(6) & \T80s|u0|mcode|Mux252~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|BusB\(6),
	datac => \T80s|u0|mcode|Mux252~0_combout\,
	datad => \T80s|u0|Save_Mux[6]~4_combout\,
	combout => \T80s|u0|Save_Mux[6]~5_combout\);

-- Location: LCCOMB_X26_Y21_N12
\T80s|u0|F~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~19_combout\ = (!\T80s|DI_Reg\(7) & (!\T80s|DI_Reg\(0) & (!\T80s|DI_Reg\(6) & !\T80s|DI_Reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(7),
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|DI_Reg\(6),
	datad => \T80s|DI_Reg\(5),
	combout => \T80s|u0|F~19_combout\);

-- Location: FF_X26_Y21_N27
\T80s|u0|Fp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \T80s|u0|F\(6),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => VCC,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Fp\(6));

-- Location: LCCOMB_X26_Y21_N26
\T80s|u0|F~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~21_combout\ = (\T80s|u0|process_0~1_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((!\T80s|u0|Fp\(6)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|F\(6))))) # (!\T80s|u0|process_0~1_combout\ & (!\T80s|u0|F\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|F\(6),
	datac => \T80s|u0|Fp\(6),
	datad => \T80s|u0|ACC[4]~16_combout\,
	combout => \T80s|u0|F~21_combout\);

-- Location: LCCOMB_X26_Y21_N24
\T80s|u0|F~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~22_combout\ = (\T80s|u0|process_0~2_combout\ & (\T80s|u0|F~21_combout\)) # (!\T80s|u0|process_0~2_combout\ & ((\T80s|u0|alu|Mux24~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~21_combout\,
	datac => \T80s|u0|alu|Mux24~18_combout\,
	datad => \T80s|u0|process_0~2_combout\,
	combout => \T80s|u0|F~22_combout\);

-- Location: LCCOMB_X26_Y21_N4
\T80s|u0|F~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~20_combout\ = (!\T80s|DI_Reg\(3) & (!\T80s|DI_Reg\(2) & (!\T80s|DI_Reg\(4) & !\T80s|DI_Reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(3),
	datab => \T80s|DI_Reg\(2),
	datac => \T80s|DI_Reg\(4),
	datad => \T80s|DI_Reg\(1),
	combout => \T80s|u0|F~20_combout\);

-- Location: LCCOMB_X26_Y21_N0
\T80s|u0|F~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~23_combout\ = (\T80s|u0|process_0~6_combout\ & (\T80s|u0|F~19_combout\ & ((\T80s|u0|F~20_combout\)))) # (!\T80s|u0|process_0~6_combout\ & (((\T80s|u0|F~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|F~19_combout\,
	datab => \T80s|u0|F~22_combout\,
	datac => \T80s|u0|F~20_combout\,
	datad => \T80s|u0|process_0~6_combout\,
	combout => \T80s|u0|F~23_combout\);

-- Location: LCCOMB_X26_Y21_N14
\T80s|u0|F~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|F~24_combout\ = (\T80s|u0|F~13_combout\ & (!\T80s|u0|Save_Mux[6]~5_combout\)) # (!\T80s|u0|F~13_combout\ & ((!\T80s|u0|F~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Save_Mux[6]~5_combout\,
	datab => \T80s|u0|F~13_combout\,
	datad => \T80s|u0|F~23_combout\,
	combout => \T80s|u0|F~24_combout\);

-- Location: FF_X26_Y21_N15
\T80s|u0|F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|F~24_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|F\(6));

-- Location: LCCOMB_X24_Y21_N10
\T80s|u0|mcode|Mux45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux45~1_combout\ = (\T80s|u0|IR\(4) & ((!\T80s|u0|F\(0)))) # (!\T80s|u0|IR\(4) & (!\T80s|u0|F\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datac => \T80s|u0|F\(6),
	datad => \T80s|u0|F\(0),
	combout => \T80s|u0|mcode|Mux45~1_combout\);

-- Location: LCCOMB_X24_Y21_N0
\T80s|u0|mcode|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux45~0_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|F\(7))) # (!\T80s|u0|IR\(4) & ((!\T80s|u0|F\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datac => \T80s|u0|F\(7),
	datad => \T80s|u0|F\(2),
	combout => \T80s|u0|mcode|Mux45~0_combout\);

-- Location: LCCOMB_X24_Y21_N20
\T80s|u0|mcode|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux45~2_combout\ = \T80s|u0|IR\(3) $ (((\T80s|u0|IR\(5) & ((!\T80s|u0|mcode|Mux45~0_combout\))) # (!\T80s|u0|IR\(5) & (!\T80s|u0|mcode|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~1_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux45~0_combout\,
	combout => \T80s|u0|mcode|Mux45~2_combout\);

-- Location: LCCOMB_X24_Y21_N14
\T80s|u0|mcode|Mux290~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux290~2_combout\ = (\T80s|u0|IR\(4)) # ((\T80s|u0|IR\(5)) # (\T80s|u0|IR\(1) $ (!\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|mcode|Mux290~2_combout\);

-- Location: LCCOMB_X24_Y21_N28
\T80s|u0|mcode|Mux290~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux290~3_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|mcode|Mux290~2_combout\)))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|mcode|Mux45~2_combout\ & (\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux290~2_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|mcode|Mux290~3_combout\);

-- Location: LCCOMB_X24_Y14_N26
\T80s|u0|mcode|Mux290~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux290~1_combout\ = (\T80s|u0|mcode|Mux147~5_combout\ & (\T80s|u0|alu|Q_t~81_combout\ & (\T80s|u0|IR\(7) & !\T80s|u0|ISet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~5_combout\,
	datab => \T80s|u0|alu|Q_t~81_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|ISet\(0),
	combout => \T80s|u0|mcode|Mux290~1_combout\);

-- Location: LCCOMB_X24_Y16_N20
\T80s|u0|mcode|Mux290~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux290~0_combout\ = ((\T80s|u0|IR\(7)) # ((!\T80s|u0|mcode|Mux215~0_combout\) # (!\T80s|u0|mcode|Mux238~2_combout\))) # (!\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux238~2_combout\,
	datad => \T80s|u0|mcode|Mux215~0_combout\,
	combout => \T80s|u0|mcode|Mux290~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\T80s|u0|mcode|Mux290~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux290~4_combout\ = (\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux290~0_combout\)))) # (!\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux290~3_combout\) # ((!\T80s|u0|mcode|Mux290~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux290~3_combout\,
	datab => \T80s|u0|mcode|Mux290~1_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux290~0_combout\,
	combout => \T80s|u0|mcode|Mux290~4_combout\);

-- Location: LCCOMB_X21_Y18_N6
\T80s|u0|A[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[7]~24_combout\ = (((!\T80s|u0|mcode|Mux297~0_combout\ & \T80s|u0|A[7]~21_combout\)) # (!\T80s|u0|mcode|Mux290~4_combout\)) # (!\T80s|u0|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|mcode|Mux297~0_combout\,
	datad => \T80s|u0|A[7]~21_combout\,
	combout => \T80s|u0|A[7]~24_combout\);

-- Location: LCCOMB_X19_Y18_N6
\T80s|u0|A~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~63_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)) # (!\T80s|u0|SP\(7)))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & \T80s|DI_Reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(7),
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|DI_Reg\(7),
	combout => \T80s|u0|A~63_combout\);

-- Location: LCCOMB_X19_Y18_N0
\T80s|u0|A~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~64_combout\ = (\T80s|u0|A~63_combout\ & (((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\) # (\T80s|u0|PC\(7))))) # (!\T80s|u0|A~63_combout\ & (\T80s|u0|Add1~14_combout\ & (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~63_combout\,
	datab => \T80s|u0|Add1~14_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|PC\(7),
	combout => \T80s|u0|A~64_combout\);

-- Location: LCCOMB_X18_Y18_N6
\T80s|u0|A~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~65_combout\ = (\T80s|u0|A[7]~24_combout\ & (((\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A[7]~23_combout\ & (\T80s|u0|Regs|Mux40~4_combout\)) # (!\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~24_combout\,
	datab => \T80s|u0|Regs|Mux40~4_combout\,
	datac => \T80s|u0|A~64_combout\,
	datad => \T80s|u0|A[7]~23_combout\,
	combout => \T80s|u0|A~65_combout\);

-- Location: LCCOMB_X18_Y18_N12
\T80s|u0|A~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~66_combout\ = (\T80s|u0|A~65_combout\ & ((\T80s|u0|R\(7)) # ((!\T80s|u0|A[7]~24_combout\)))) # (!\T80s|u0|A~65_combout\ & (((\T80s|u0|TmpAddr\(7) & \T80s|u0|A[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~65_combout\,
	datab => \T80s|u0|R\(7),
	datac => \T80s|u0|TmpAddr\(7),
	datad => \T80s|u0|A[7]~24_combout\,
	combout => \T80s|u0|A~66_combout\);

-- Location: FF_X18_Y18_N13
\T80s|u0|A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~66_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(7));

-- Location: LCCOMB_X15_Y19_N6
\trs_ps2|Key_Data[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[6]~28_combout\ = (\T80s|u0|A\(6) & ((\trs_ps2|Matrix[6][6]~q\) # ((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][6]~q\)))) # (!\T80s|u0|A\(6) & (((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(6),
	datab => \trs_ps2|Matrix[6][6]~q\,
	datac => \T80s|u0|A\(7),
	datad => \trs_ps2|Matrix[7][6]~q\,
	combout => \trs_ps2|Key_Data[6]~28_combout\);

-- Location: LCCOMB_X14_Y19_N28
\trs_ps2|Key_Data[6]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[6]~25_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][6]~q\) # ((\trs_ps2|Matrix[0][6]~q\ & \T80s|u0|A\(0))))) # (!\T80s|u0|A\(1) & (\trs_ps2|Matrix[0][6]~q\ & (\T80s|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_ps2|Matrix[0][6]~q\,
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[1][6]~q\,
	combout => \trs_ps2|Key_Data[6]~25_combout\);

-- Location: LCCOMB_X14_Y19_N26
\trs_ps2|Key_Data[6]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[6]~26_combout\ = (\trs_ps2|Matrix[3][6]~q\ & ((\T80s|u0|A\(3)) # ((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][6]~q\)))) # (!\trs_ps2|Matrix[3][6]~q\ & (((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][6]~q\,
	datab => \T80s|u0|A\(3),
	datac => \T80s|u0|A\(2),
	datad => \trs_ps2|Matrix[2][6]~q\,
	combout => \trs_ps2|Key_Data[6]~26_combout\);

-- Location: LCCOMB_X15_Y19_N18
\trs_ps2|Key_Data[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[6]~27_combout\ = (\T80s|u0|A\(5) & ((\trs_ps2|Matrix[5][6]~q\) # ((\trs_ps2|Matrix[4][6]~q\ & \T80s|u0|A\(4))))) # (!\T80s|u0|A\(5) & (((\trs_ps2|Matrix[4][6]~q\ & \T80s|u0|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(5),
	datab => \trs_ps2|Matrix[5][6]~q\,
	datac => \trs_ps2|Matrix[4][6]~q\,
	datad => \T80s|u0|A\(4),
	combout => \trs_ps2|Key_Data[6]~27_combout\);

-- Location: LCCOMB_X14_Y19_N16
\trs_ps2|Key_Data[6]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[6]~29_combout\ = (\trs_ps2|Key_Data[6]~28_combout\) # ((\trs_ps2|Key_Data[6]~25_combout\) # ((\trs_ps2|Key_Data[6]~26_combout\) # (\trs_ps2|Key_Data[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[6]~28_combout\,
	datab => \trs_ps2|Key_Data[6]~25_combout\,
	datac => \trs_ps2|Key_Data[6]~26_combout\,
	datad => \trs_ps2|Key_Data[6]~27_combout\,
	combout => \trs_ps2|Key_Data[6]~29_combout\);

-- Location: LCCOMB_X24_Y12_N6
\T80s|u0|IR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~11_combout\ = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[6]~9_combout\ & (\trs_ps2|Key_Data[6]~29_combout\)) # (!\trs_glue|DI_CPU[6]~9_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[6]~29_combout\,
	datab => \trs_glue|Equal4~5_combout\,
	datac => \trs_glue|DI_CPU[6]~9_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \T80s|u0|IR~11_combout\);

-- Location: LCCOMB_X24_Y12_N16
\T80s|u0|IR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~12_combout\ = (\T80s|u0|IR~11_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|Halt_FF~q\,
	datad => \T80s|u0|IR~11_combout\,
	combout => \T80s|u0|IR~12_combout\);

-- Location: FF_X24_Y12_N17
\T80s|u0|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~12_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(6));

-- Location: LCCOMB_X21_Y15_N18
\T80s|u0|Equal4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~4_combout\ = (!\T80s|u0|IR\(7) & !\T80s|u0|IR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|Equal4~4_combout\);

-- Location: LCCOMB_X28_Y18_N12
\T80s|u0|Pre_XY_F_M~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Pre_XY_F_M~0_combout\ = (\T80s|u0|MCycle\(1)) # ((\T80s|u0|Equal4~1_combout\ & (\T80s|u0|Equal4~4_combout\ & \T80s|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|Equal4~4_combout\,
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|Pre_XY_F_M~0_combout\);

-- Location: FF_X28_Y18_N13
\T80s|u0|Pre_XY_F_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Pre_XY_F_M~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Pre_XY_F_M\(1));

-- Location: LCCOMB_X28_Y18_N10
\T80s|u0|Pre_XY_F_M~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Pre_XY_F_M~3_combout\ = (\T80s|u0|MCycle\(2) & (((!\T80s|u0|Equal4~1_combout\) # (!\T80s|u0|Equal4~4_combout\)) # (!\T80s|u0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~0_combout\,
	datab => \T80s|u0|Equal4~4_combout\,
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|Equal4~1_combout\,
	combout => \T80s|u0|Pre_XY_F_M~3_combout\);

-- Location: FF_X28_Y18_N11
\T80s|u0|Pre_XY_F_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Pre_XY_F_M~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|Pre_XY_F_M[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Pre_XY_F_M\(2));

-- Location: LCCOMB_X28_Y18_N16
\T80s|u0|Add10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Add10~1_combout\ = \T80s|u0|Pre_XY_F_M\(2) $ (((\T80s|u0|Pre_XY_F_M\(1) & \T80s|u0|Pre_XY_F_M\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Pre_XY_F_M\(1),
	datac => \T80s|u0|Pre_XY_F_M\(0),
	datad => \T80s|u0|Pre_XY_F_M\(2),
	combout => \T80s|u0|Add10~1_combout\);

-- Location: LCCOMB_X28_Y18_N26
\T80s|u0|mcode|Mux147~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~8_combout\ = (!\T80s|u0|MCycle\(0) & \T80s|u0|MCycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux147~8_combout\);

-- Location: LCCOMB_X28_Y18_N18
\T80s|u0|MCycle[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[2]~2_combout\ = (\T80s|u0|MCycle\(2) & ((\T80s|u0|mcode|Mux147~8_combout\ & (\T80s|u0|Add10~1_combout\)) # (!\T80s|u0|mcode|Mux147~8_combout\ & ((!\T80s|u0|process_7~1_combout\))))) # (!\T80s|u0|MCycle\(2) & 
-- (((\T80s|u0|mcode|Mux147~8_combout\ & !\T80s|u0|process_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|Add10~1_combout\,
	datac => \T80s|u0|mcode|Mux147~8_combout\,
	datad => \T80s|u0|process_7~1_combout\,
	combout => \T80s|u0|MCycle[2]~2_combout\);

-- Location: LCCOMB_X28_Y18_N30
\T80s|u0|MCycle[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[2]~3_combout\ = (\T80s|u0|Equal0~2_combout\ & ((\T80s|u0|MCycle[2]~2_combout\) # ((\T80s|u0|NextIs_XY_Fetch~4_combout\)))) # (!\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|MCycle[2]~2_combout\,
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|NextIs_XY_Fetch~4_combout\,
	combout => \T80s|u0|MCycle[2]~3_combout\);

-- Location: FF_X28_Y18_N31
\T80s|u0|MCycle[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|MCycle[2]~3_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycle\(2));

-- Location: LCCOMB_X20_Y18_N30
\T80s|u0|mcode|Mux147~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~1_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|MCycle\(1) & \T80s|u0|MCycle\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux147~1_combout\);

-- Location: LCCOMB_X19_Y20_N12
\T80s|u0|TmpAddr~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~42_combout\ = (\T80s|u0|mcode|Mux267~5_combout\ & (\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|Add5~2_combout\))) # (!\T80s|u0|mcode|Mux267~5_combout\ & (((\T80s|DI_Reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~1_combout\,
	datab => \T80s|u0|Add5~2_combout\,
	datac => \T80s|DI_Reg\(1),
	datad => \T80s|u0|mcode|Mux267~5_combout\,
	combout => \T80s|u0|TmpAddr~42_combout\);

-- Location: LCCOMB_X19_Y20_N28
\T80s|u0|TmpAddr~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~56_combout\ = (\T80s|u0|TState\(0) & (\T80s|u0|TState\(1) & (!\T80s|u0|TState\(2) & \T80s|u0|TmpAddr~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|TState\(2),
	datad => \T80s|u0|TmpAddr~42_combout\,
	combout => \T80s|u0|TmpAddr~56_combout\);

-- Location: FF_X19_Y20_N29
\T80s|u0|TmpAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~56_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(1));

-- Location: LCCOMB_X21_Y20_N20
\T80s|u0|A~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~34_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|DI_Reg\(1)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (\T80s|u0|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~2_combout\,
	datab => \T80s|DI_Reg\(1),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~34_combout\);

-- Location: LCCOMB_X21_Y20_N18
\T80s|u0|A~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~35_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~34_combout\ & ((\T80s|u0|PC\(1)))) # (!\T80s|u0|A~34_combout\ & (!\T80s|u0|SP\(1))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(1),
	datab => \T80s|u0|PC\(1),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|A~34_combout\,
	combout => \T80s|u0|A~35_combout\);

-- Location: LCCOMB_X18_Y19_N4
\T80s|u0|A~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~36_combout\ = (\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A[7]~24_combout\) # ((\T80s|u0|Regs|Mux46~4_combout\)))) # (!\T80s|u0|A[7]~23_combout\ & (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~23_combout\,
	datab => \T80s|u0|A[7]~24_combout\,
	datac => \T80s|u0|Regs|Mux46~4_combout\,
	datad => \T80s|u0|A~35_combout\,
	combout => \T80s|u0|A~36_combout\);

-- Location: LCCOMB_X18_Y19_N16
\T80s|u0|A~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~37_combout\ = (\T80s|u0|A~36_combout\ & (((\T80s|u0|R\(1)) # (!\T80s|u0|A[7]~24_combout\)))) # (!\T80s|u0|A~36_combout\ & (\T80s|u0|TmpAddr\(1) & ((\T80s|u0|A[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(1),
	datab => \T80s|u0|A~36_combout\,
	datac => \T80s|u0|R\(1),
	datad => \T80s|u0|A[7]~24_combout\,
	combout => \T80s|u0|A~37_combout\);

-- Location: FF_X18_Y19_N17
\T80s|u0|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~37_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(1));

-- Location: LCCOMB_X14_Y18_N22
\trs_ps2|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~1_combout\ = (\trs_ps2|Mux14~0_combout\ & \trs_ps2|Mux6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_ps2|Mux14~0_combout\,
	datad => \trs_ps2|Mux6~8_combout\,
	combout => \trs_ps2|Mux14~1_combout\);

-- Location: LCCOMB_X15_Y20_N26
\trs_ps2|Matrix~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~67_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Mux14~1_combout\ & \trs_ps2|Matrix[4][3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~51_combout\,
	datab => \trs_ps2|Mux14~1_combout\,
	datac => \trs_ps2|Matrix~61_combout\,
	datad => \trs_ps2|Matrix[4][3]~52_combout\,
	combout => \trs_ps2|Matrix~67_combout\);

-- Location: FF_X15_Y20_N27
\trs_ps2|Matrix[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~67_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][3]~q\);

-- Location: LCCOMB_X15_Y21_N10
\trs_ps2|Matrix~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~69_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Matrix[6][0]~59_combout\ & \trs_ps2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~61_combout\,
	datab => \trs_ps2|Matrix~58_combout\,
	datac => \trs_ps2|Matrix[6][0]~59_combout\,
	datad => \trs_ps2|Mux14~1_combout\,
	combout => \trs_ps2|Matrix~69_combout\);

-- Location: FF_X15_Y21_N11
\trs_ps2|Matrix[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~69_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][3]~q\);

-- Location: LCCOMB_X14_Y20_N16
\trs_ps2|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux19~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Matrix_Wr_Addr\(3)) # (\trs_ps2|Matrix[6][3]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[4][3]~q\ & (!\trs_ps2|Matrix_Wr_Addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix[4][3]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[6][3]~q\,
	combout => \trs_ps2|Mux19~0_combout\);

-- Location: LCCOMB_X15_Y20_N28
\trs_ps2|Matrix~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~66_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Mux14~1_combout\ & \trs_ps2|Matrix[5][2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~48_combout\,
	datab => \trs_ps2|Mux14~1_combout\,
	datac => \trs_ps2|Matrix~61_combout\,
	datad => \trs_ps2|Matrix[5][2]~49_combout\,
	combout => \trs_ps2|Matrix~66_combout\);

-- Location: FF_X15_Y20_N29
\trs_ps2|Matrix[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~66_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][3]~q\);

-- Location: LCCOMB_X15_Y21_N20
\trs_ps2|Matrix~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~68_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Mux14~1_combout\ & \trs_ps2|Matrix[7][5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~61_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Mux14~1_combout\,
	datad => \trs_ps2|Matrix[7][5]~56_combout\,
	combout => \trs_ps2|Matrix~68_combout\);

-- Location: FF_X15_Y21_N21
\trs_ps2|Matrix[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~68_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][3]~q\);

-- Location: LCCOMB_X11_Y20_N20
\trs_ps2|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux19~1_combout\ = (\trs_ps2|Mux19~0_combout\ & (((\trs_ps2|Matrix[7][3]~q\) # (!\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Mux19~0_combout\ & (\trs_ps2|Matrix[5][3]~q\ & (\trs_ps2|Matrix_Wr_Addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux19~0_combout\,
	datab => \trs_ps2|Matrix[5][3]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[7][3]~q\,
	combout => \trs_ps2|Mux19~1_combout\);

-- Location: LCCOMB_X14_Y18_N20
\trs_ps2|Matrix~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~61_combout\ = (!\trs_ps2|Mux14~1_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux19~1_combout\))) # (!\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~1_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(5),
	datac => \trs_ps2|Mux19~3_combout\,
	datad => \trs_ps2|Mux19~1_combout\,
	combout => \trs_ps2|Matrix~61_combout\);

-- Location: LCCOMB_X15_Y18_N0
\trs_ps2|Matrix~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~62_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Matrix[1][3]~35_combout\ & \trs_ps2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~61_combout\,
	datab => \trs_ps2|Matrix[1][3]~35_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Mux14~1_combout\,
	combout => \trs_ps2|Matrix~62_combout\);

-- Location: FF_X15_Y18_N1
\trs_ps2|Matrix[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~62_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][3]~q\);

-- Location: LCCOMB_X14_Y19_N12
\trs_ps2|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux19~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4)) # ((\trs_ps2|Matrix[1][3]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[0][3]~q\,
	datad => \trs_ps2|Matrix[1][3]~q\,
	combout => \trs_ps2|Mux19~2_combout\);

-- Location: LCCOMB_X15_Y18_N22
\trs_ps2|Matrix~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~64_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Matrix[3][5]~42_combout\ & \trs_ps2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~41_combout\,
	datab => \trs_ps2|Matrix[3][5]~42_combout\,
	datac => \trs_ps2|Matrix~61_combout\,
	datad => \trs_ps2|Mux14~1_combout\,
	combout => \trs_ps2|Matrix~64_combout\);

-- Location: FF_X15_Y18_N23
\trs_ps2|Matrix[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~64_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][3]~q\);

-- Location: LCCOMB_X16_Y19_N10
\trs_ps2|Matrix~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~65_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~61_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~44_combout\,
	datab => \trs_ps2|Matrix~61_combout\,
	datac => \trs_ps2|Matrix[2][6]~45_combout\,
	datad => \trs_ps2|Mux14~1_combout\,
	combout => \trs_ps2|Matrix~65_combout\);

-- Location: FF_X16_Y19_N11
\trs_ps2|Matrix[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~65_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][3]~q\);

-- Location: LCCOMB_X14_Y19_N30
\trs_ps2|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux19~3_combout\ = (\trs_ps2|Mux19~2_combout\ & (((\trs_ps2|Matrix[3][3]~q\)) # (!\trs_ps2|Matrix_Wr_Addr\(4)))) # (!\trs_ps2|Mux19~2_combout\ & (\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux19~2_combout\,
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[3][3]~q\,
	datad => \trs_ps2|Matrix[2][3]~q\,
	combout => \trs_ps2|Mux19~3_combout\);

-- Location: LCCOMB_X14_Y19_N4
\trs_ps2|Matrix~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~63_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~1_combout\ & (\trs_ps2|Matrix[0][3]~38_combout\)) # (!\trs_ps2|Mux14~1_combout\ & ((\trs_ps2|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[0][3]~38_combout\,
	datab => \trs_ps2|Mux14~1_combout\,
	datac => \trs_ps2|Mux19~3_combout\,
	datad => \trs_ps2|Matrix~37_combout\,
	combout => \trs_ps2|Matrix~63_combout\);

-- Location: FF_X14_Y19_N5
\trs_ps2|Matrix[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~63_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][3]~q\);

-- Location: LCCOMB_X14_Y19_N10
\trs_ps2|Key_Data[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[3]~5_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][3]~q\) # ((\trs_ps2|Matrix[0][3]~q\ & \T80s|u0|A\(0))))) # (!\T80s|u0|A\(1) & (\trs_ps2|Matrix[0][3]~q\ & (\T80s|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_ps2|Matrix[0][3]~q\,
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[1][3]~q\,
	combout => \trs_ps2|Key_Data[3]~5_combout\);

-- Location: LCCOMB_X14_Y19_N0
\trs_ps2|Key_Data[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[3]~6_combout\ = (\trs_ps2|Matrix[2][3]~q\ & ((\T80s|u0|A\(2)) # ((\trs_ps2|Matrix[3][3]~q\ & \T80s|u0|A\(3))))) # (!\trs_ps2|Matrix[2][3]~q\ & (((\trs_ps2|Matrix[3][3]~q\ & \T80s|u0|A\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[2][3]~q\,
	datab => \T80s|u0|A\(2),
	datac => \trs_ps2|Matrix[3][3]~q\,
	datad => \T80s|u0|A\(3),
	combout => \trs_ps2|Key_Data[3]~6_combout\);

-- Location: LCCOMB_X14_Y20_N4
\trs_ps2|Key_Data[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[3]~7_combout\ = (\trs_ps2|Matrix[5][3]~q\ & ((\T80s|u0|A\(5)) # ((\trs_ps2|Matrix[4][3]~q\ & \T80s|u0|A\(4))))) # (!\trs_ps2|Matrix[5][3]~q\ & (\trs_ps2|Matrix[4][3]~q\ & ((\T80s|u0|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[5][3]~q\,
	datab => \trs_ps2|Matrix[4][3]~q\,
	datac => \T80s|u0|A\(5),
	datad => \T80s|u0|A\(4),
	combout => \trs_ps2|Key_Data[3]~7_combout\);

-- Location: LCCOMB_X14_Y20_N2
\trs_ps2|Key_Data[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[3]~8_combout\ = (\trs_ps2|Matrix[7][3]~q\ & ((\T80s|u0|A\(7)) # ((\T80s|u0|A\(6) & \trs_ps2|Matrix[6][3]~q\)))) # (!\trs_ps2|Matrix[7][3]~q\ & (\T80s|u0|A\(6) & ((\trs_ps2|Matrix[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][3]~q\,
	datab => \T80s|u0|A\(6),
	datac => \T80s|u0|A\(7),
	datad => \trs_ps2|Matrix[6][3]~q\,
	combout => \trs_ps2|Key_Data[3]~8_combout\);

-- Location: LCCOMB_X14_Y20_N20
\trs_ps2|Key_Data[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[3]~9_combout\ = (\trs_ps2|Key_Data[3]~5_combout\) # ((\trs_ps2|Key_Data[3]~6_combout\) # ((\trs_ps2|Key_Data[3]~7_combout\) # (\trs_ps2|Key_Data[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[3]~5_combout\,
	datab => \trs_ps2|Key_Data[3]~6_combout\,
	datac => \trs_ps2|Key_Data[3]~7_combout\,
	datad => \trs_ps2|Key_Data[3]~8_combout\,
	combout => \trs_ps2|Key_Data[3]~9_combout\);

-- Location: LCCOMB_X21_Y12_N28
\T80s|u0|IR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~3_combout\ = (\trs_glue|DI_CPU[3]~5_combout\ & ((\trs_ps2|Key_Data[3]~9_combout\) # ((!\trs_glue|Equal4~5_combout\)))) # (!\trs_glue|DI_CPU[3]~5_combout\ & (((\trs_glue|Equal4~5_combout\ & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[3]~9_combout\,
	datab => \trs_glue|DI_CPU[3]~5_combout\,
	datac => \trs_glue|Equal4~5_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \T80s|u0|IR~3_combout\);

-- Location: LCCOMB_X21_Y12_N26
\T80s|u0|IR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~4_combout\ = (\T80s|u0|IR~3_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~3_combout\,
	combout => \T80s|u0|IR~4_combout\);

-- Location: FF_X21_Y12_N27
\T80s|u0|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~4_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(3));

-- Location: LCCOMB_X17_Y16_N28
\T80s|u0|alu|Q_t~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~88_combout\ = (\T80s|u0|IR\(2) & \T80s|u0|IR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~88_combout\);

-- Location: LCCOMB_X19_Y16_N22
\T80s|u0|ISet[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[1]~0_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & (\T80s|u0|alu|Q_t~88_combout\ & (\T80s|u0|Equal3~4_combout\ & \T80s|u0|mcode|Mux115~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux258~0_combout\,
	datab => \T80s|u0|alu|Q_t~88_combout\,
	datac => \T80s|u0|Equal3~4_combout\,
	datad => \T80s|u0|mcode|Mux115~4_combout\,
	combout => \T80s|u0|ISet[1]~0_combout\);

-- Location: LCCOMB_X19_Y16_N28
\T80s|u0|ISet[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[0]~1_combout\ = (!\T80s|u0|process_0~1_combout\ & (\T80s|u0|Equal56~1_combout\ & ((!\T80s|u0|XY_State~0_combout\) # (!\T80s|u0|mcode|Mux115~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|Equal56~1_combout\,
	datac => \T80s|u0|mcode|Mux115~5_combout\,
	datad => \T80s|u0|XY_State~0_combout\,
	combout => \T80s|u0|ISet[0]~1_combout\);

-- Location: LCCOMB_X19_Y16_N10
\T80s|u0|ISet[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[0]~2_combout\ = (\T80s|u0|process_0~1_combout\ & (((\T80s|u0|mcode|Mux115~5_combout\) # (!\T80s|u0|XY_State~0_combout\)) # (!\T80s|u0|mcode|Mux147~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|mcode|Mux147~1_combout\,
	datac => \T80s|u0|mcode|Mux115~5_combout\,
	datad => \T80s|u0|XY_State~0_combout\,
	combout => \T80s|u0|ISet[0]~2_combout\);

-- Location: LCCOMB_X19_Y16_N0
\T80s|u0|ISet[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[0]~3_combout\ = (\T80s|u0|ISet[0]~2_combout\) # ((!\T80s|Equal3~0_combout\ & !\T80s|u0|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal3~0_combout\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|ISet[0]~2_combout\,
	combout => \T80s|u0|ISet[0]~3_combout\);

-- Location: LCCOMB_X19_Y16_N12
\T80s|u0|ISet[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[1]~4_combout\ = (\T80s|u0|ISet[0]~3_combout\ & (((\T80s|u0|ISet\(1))))) # (!\T80s|u0|ISet[0]~3_combout\ & (\T80s|u0|ISet[1]~0_combout\ & (\T80s|u0|ISet[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet[1]~0_combout\,
	datab => \T80s|u0|ISet[0]~1_combout\,
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|ISet[0]~3_combout\,
	combout => \T80s|u0|ISet[1]~4_combout\);

-- Location: FF_X19_Y16_N13
\T80s|u0|ISet[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ISet[1]~4_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ISet\(1));

-- Location: LCCOMB_X28_Y16_N14
\T80s|u0|mcode|Mux275~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux275~0_combout\ = (!\T80s|u0|ISet\(1) & (!\T80s|u0|ISet\(0) & \T80s|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux275~0_combout\);

-- Location: LCCOMB_X29_Y15_N2
\T80s|MREQ_n~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|MREQ_n~28_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|IR\(5) & (!\T80s|u0|IR\(2) & \T80s|u0|mcode|Mux275~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|mcode|Mux275~0_combout\,
	combout => \T80s|MREQ_n~28_combout\);

-- Location: LCCOMB_X20_Y19_N24
\T80s|u0|Alternate~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Alternate~0_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|IR\(6) & (!\T80s|u0|IR\(1) & \T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|Alternate~0_combout\);

-- Location: LCCOMB_X20_Y19_N20
\T80s|u0|Alternate~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Alternate~1_combout\ = \T80s|u0|Alternate~q\ $ (((\T80s|MREQ_n~28_combout\ & (\T80s|u0|process_0~1_combout\ & \T80s|u0|Alternate~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|MREQ_n~28_combout\,
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|Alternate~q\,
	datad => \T80s|u0|Alternate~0_combout\,
	combout => \T80s|u0|Alternate~1_combout\);

-- Location: FF_X20_Y19_N21
\T80s|u0|Alternate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Alternate~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Alternate~q\);

-- Location: LCCOMB_X20_Y19_N4
\T80s|u0|RegAddrC~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|RegAddrC~2_combout\ = (\T80s|u0|process_1~12_combout\ & ((\T80s|u0|XY_State\(1)))) # (!\T80s|u0|process_1~12_combout\ & (\T80s|u0|Alternate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Alternate~q\,
	datac => \T80s|u0|XY_State\(1),
	datad => \T80s|u0|process_1~12_combout\,
	combout => \T80s|u0|RegAddrC~2_combout\);

-- Location: FF_X20_Y19_N5
\T80s|u0|RegAddrC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|RegAddrC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|RegAddrC\(2));

-- Location: LCCOMB_X26_Y24_N12
\T80s|u0|Regs|Mux41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux41~0_combout\ = (\T80s|u0|RegAddrC\(1) & ((\T80s|u0|RegAddrC\(0)) # ((\T80s|u0|Regs|RegsL[6][6]~q\)))) # (!\T80s|u0|RegAddrC\(1) & (!\T80s|u0|RegAddrC\(0) & ((\T80s|u0|Regs|RegsL[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(1),
	datab => \T80s|u0|RegAddrC\(0),
	datac => \T80s|u0|Regs|RegsL[6][6]~q\,
	datad => \T80s|u0|Regs|RegsL[4][6]~q\,
	combout => \T80s|u0|Regs|Mux41~0_combout\);

-- Location: LCCOMB_X27_Y24_N18
\T80s|u0|Regs|Mux41~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux41~1_combout\ = (\T80s|u0|Regs|Mux41~0_combout\ & ((\T80s|u0|Regs|RegsL[7][6]~q\) # ((!\T80s|u0|RegAddrC\(0))))) # (!\T80s|u0|Regs|Mux41~0_combout\ & (((\T80s|u0|Regs|RegsL[5][6]~q\ & \T80s|u0|RegAddrC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux41~0_combout\,
	datab => \T80s|u0|Regs|RegsL[7][6]~q\,
	datac => \T80s|u0|Regs|RegsL[5][6]~q\,
	datad => \T80s|u0|RegAddrC\(0),
	combout => \T80s|u0|Regs|Mux41~1_combout\);

-- Location: LCCOMB_X24_Y23_N10
\T80s|u0|Regs|Mux41~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux41~2_combout\ = (\T80s|u0|RegAddrC\(0) & ((\T80s|u0|RegAddrC\(1)) # ((\T80s|u0|Regs|RegsL[1][6]~q\)))) # (!\T80s|u0|RegAddrC\(0) & (!\T80s|u0|RegAddrC\(1) & ((\T80s|u0|Regs|RegsL[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|RegAddrC\(0),
	datab => \T80s|u0|RegAddrC\(1),
	datac => \T80s|u0|Regs|RegsL[1][6]~q\,
	datad => \T80s|u0|Regs|RegsL[0][6]~q\,
	combout => \T80s|u0|Regs|Mux41~2_combout\);

-- Location: LCCOMB_X24_Y23_N24
\T80s|u0|Regs|Mux41~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux41~3_combout\ = (\T80s|u0|Regs|Mux41~2_combout\ & ((\T80s|u0|Regs|RegsL[3][6]~q\) # ((!\T80s|u0|RegAddrC\(1))))) # (!\T80s|u0|Regs|Mux41~2_combout\ & (((\T80s|u0|RegAddrC\(1) & \T80s|u0|Regs|RegsL[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux41~2_combout\,
	datab => \T80s|u0|Regs|RegsL[3][6]~q\,
	datac => \T80s|u0|RegAddrC\(1),
	datad => \T80s|u0|Regs|RegsL[2][6]~q\,
	combout => \T80s|u0|Regs|Mux41~3_combout\);

-- Location: LCCOMB_X24_Y23_N6
\T80s|u0|Regs|Mux41~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Regs|Mux41~4_combout\ = (\T80s|u0|RegAddrC\(2) & (\T80s|u0|Regs|Mux41~1_combout\)) # (!\T80s|u0|RegAddrC\(2) & ((\T80s|u0|Regs|Mux41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|RegAddrC\(2),
	datac => \T80s|u0|Regs|Mux41~1_combout\,
	datad => \T80s|u0|Regs|Mux41~3_combout\,
	combout => \T80s|u0|Regs|Mux41~4_combout\);

-- Location: LCCOMB_X21_Y20_N16
\T80s|u0|A~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~59_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|DI_Reg\(6)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (\T80s|u0|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~12_combout\,
	datab => \T80s|DI_Reg\(6),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~59_combout\);

-- Location: LCCOMB_X21_Y20_N26
\T80s|u0|A~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~60_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~59_combout\ & (\T80s|u0|PC\(6))) # (!\T80s|u0|A~59_combout\ & ((!\T80s|u0|SP\(6)))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|PC\(6),
	datab => \T80s|u0|SP\(6),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|A~59_combout\,
	combout => \T80s|u0|A~60_combout\);

-- Location: LCCOMB_X18_Y19_N2
\T80s|u0|A~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~61_combout\ = (\T80s|u0|A[7]~23_combout\ & (((\T80s|u0|A[7]~24_combout\)))) # (!\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A[7]~24_combout\ & (\T80s|u0|TmpAddr\(6))) # (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~23_combout\,
	datab => \T80s|u0|TmpAddr\(6),
	datac => \T80s|u0|A~60_combout\,
	datad => \T80s|u0|A[7]~24_combout\,
	combout => \T80s|u0|A~61_combout\);

-- Location: LCCOMB_X18_Y19_N12
\T80s|u0|A~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~62_combout\ = (\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|A~61_combout\ & ((\T80s|u0|R\(6)))) # (!\T80s|u0|A~61_combout\ & (\T80s|u0|Regs|Mux41~4_combout\)))) # (!\T80s|u0|A[7]~23_combout\ & (((\T80s|u0|A~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Regs|Mux41~4_combout\,
	datab => \T80s|u0|R\(6),
	datac => \T80s|u0|A[7]~23_combout\,
	datad => \T80s|u0|A~61_combout\,
	combout => \T80s|u0|A~62_combout\);

-- Location: FF_X18_Y19_N13
\T80s|u0|A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~62_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(6));

-- Location: LCCOMB_X16_Y20_N12
\trs_ps2|Key_Data[7]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[7]~23_combout\ = (\trs_ps2|Matrix[7][7]~q\ & ((\T80s|u0|A\(7)) # ((\trs_ps2|Matrix[6][7]~q\ & \T80s|u0|A\(6))))) # (!\trs_ps2|Matrix[7][7]~q\ & (\trs_ps2|Matrix[6][7]~q\ & (\T80s|u0|A\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][7]~q\,
	datab => \trs_ps2|Matrix[6][7]~q\,
	datac => \T80s|u0|A\(6),
	datad => \T80s|u0|A\(7),
	combout => \trs_ps2|Key_Data[7]~23_combout\);

-- Location: LCCOMB_X16_Y20_N18
\trs_ps2|Key_Data[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[7]~22_combout\ = (\trs_ps2|Matrix[5][7]~q\ & ((\T80s|u0|A\(5)) # ((\T80s|u0|A\(4) & \trs_ps2|Matrix[4][7]~q\)))) # (!\trs_ps2|Matrix[5][7]~q\ & (\T80s|u0|A\(4) & ((\trs_ps2|Matrix[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[5][7]~q\,
	datab => \T80s|u0|A\(4),
	datac => \T80s|u0|A\(5),
	datad => \trs_ps2|Matrix[4][7]~q\,
	combout => \trs_ps2|Key_Data[7]~22_combout\);

-- Location: LCCOMB_X16_Y20_N26
\trs_ps2|Key_Data[7]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[7]~20_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][7]~q\) # ((\trs_ps2|Matrix[0][7]~q\ & \T80s|u0|A\(0))))) # (!\T80s|u0|A\(1) & (\trs_ps2|Matrix[0][7]~q\ & (\T80s|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_ps2|Matrix[0][7]~q\,
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[1][7]~q\,
	combout => \trs_ps2|Key_Data[7]~20_combout\);

-- Location: LCCOMB_X16_Y20_N0
\trs_ps2|Key_Data[7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[7]~21_combout\ = (\T80s|u0|A\(2) & ((\trs_ps2|Matrix[2][7]~q\) # ((\T80s|u0|A\(3) & \trs_ps2|Matrix[3][7]~q\)))) # (!\T80s|u0|A\(2) & (\T80s|u0|A\(3) & (\trs_ps2|Matrix[3][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(2),
	datab => \T80s|u0|A\(3),
	datac => \trs_ps2|Matrix[3][7]~q\,
	datad => \trs_ps2|Matrix[2][7]~q\,
	combout => \trs_ps2|Key_Data[7]~21_combout\);

-- Location: LCCOMB_X16_Y20_N6
\trs_ps2|Key_Data[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[7]~24_combout\ = (\trs_ps2|Key_Data[7]~23_combout\) # ((\trs_ps2|Key_Data[7]~22_combout\) # ((\trs_ps2|Key_Data[7]~20_combout\) # (\trs_ps2|Key_Data[7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[7]~23_combout\,
	datab => \trs_ps2|Key_Data[7]~22_combout\,
	datac => \trs_ps2|Key_Data[7]~20_combout\,
	datad => \trs_ps2|Key_Data[7]~21_combout\,
	combout => \trs_ps2|Key_Data[7]~24_combout\);

-- Location: LCCOMB_X21_Y12_N2
\T80s|u0|IR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~9_combout\ = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[7]~8_combout\ & (\trs_ps2|Key_Data[7]~24_combout\)) # (!\trs_glue|DI_CPU[7]~8_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[7]~24_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datad => \trs_glue|DI_CPU[7]~8_combout\,
	combout => \T80s|u0|IR~9_combout\);

-- Location: LCCOMB_X21_Y12_N12
\T80s|u0|IR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~10_combout\ = (\T80s|u0|IR~9_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~9_combout\,
	combout => \T80s|u0|IR~10_combout\);

-- Location: FF_X21_Y12_N13
\T80s|u0|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~10_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(7));

-- Location: LCCOMB_X21_Y19_N22
\T80s|u0|process_0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~5_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|ISet\(1) & \T80s|u0|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|ISet\(1),
	datad => \T80s|u0|IR\(6),
	combout => \T80s|u0|process_0~5_combout\);

-- Location: LCCOMB_X26_Y16_N0
\T80s|u0|mcode|Mux253~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux253~1_combout\ = (\T80s|u0|mcode|Mux258~0_combout\ & ((\T80s|u0|IR\(7) & (\T80s|u0|IR\(6) & \T80s|u0|MCycle\(0))) # (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|mcode|Mux253~1_combout\);

-- Location: LCCOMB_X21_Y19_N2
\T80s|u0|mcode|Mux253~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux253~0_combout\ = (\T80s|u0|mcode|Mux147~6_combout\ & (\T80s|u0|IR\(3) & (\T80s|u0|process_0~5_combout\ & \T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~6_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|process_0~5_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|mcode|Mux253~0_combout\);

-- Location: LCCOMB_X21_Y19_N24
\T80s|u0|mcode|Mux253~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux253~2_combout\ = (\T80s|u0|mcode|Mux253~0_combout\) # ((\T80s|u0|alu|Q_t~257_combout\ & (!\T80s|u0|IR\(3) & \T80s|u0|mcode|Mux253~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~257_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux253~1_combout\,
	datad => \T80s|u0|mcode|Mux253~0_combout\,
	combout => \T80s|u0|mcode|Mux253~2_combout\);

-- Location: LCCOMB_X21_Y19_N14
\T80s|u0|mcode|Mux253~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux253~3_combout\ = (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(0) & (\T80s|u0|IR\(5) & \T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux253~3_combout\);

-- Location: LCCOMB_X21_Y19_N26
\T80s|u0|mcode|Mux253~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux253~4_combout\ = (\T80s|u0|process_0~5_combout\ & ((\T80s|u0|alu|Q_t~273_combout\) # ((\T80s|u0|mcode|Mux253~2_combout\ & \T80s|u0|mcode|Mux253~3_combout\)))) # (!\T80s|u0|process_0~5_combout\ & (\T80s|u0|mcode|Mux253~2_combout\ & 
-- (\T80s|u0|mcode|Mux253~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~5_combout\,
	datab => \T80s|u0|mcode|Mux253~2_combout\,
	datac => \T80s|u0|mcode|Mux253~3_combout\,
	datad => \T80s|u0|alu|Q_t~273_combout\,
	combout => \T80s|u0|mcode|Mux253~4_combout\);

-- Location: LCCOMB_X21_Y19_N20
\T80s|u0|Read_To_Reg_r~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Read_To_Reg_r~4_combout\ = (\T80s|u0|mcode|Mux253~4_combout\ & (\T80s|u0|mcode|Mux266~5_combout\ & \T80s|u0|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux253~4_combout\,
	datab => \T80s|u0|mcode|Mux266~5_combout\,
	datac => \T80s|u0|Equal0~2_combout\,
	combout => \T80s|u0|Read_To_Reg_r~4_combout\);

-- Location: FF_X21_Y19_N21
\T80s|u0|Read_To_Reg_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Read_To_Reg_r~4_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Read_To_Reg_r\(3));

-- Location: LCCOMB_X25_Y18_N12
\T80s|u0|DO[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~12_combout\ = (!\T80s|u0|Read_To_Reg_r\(3) & (\T80s|u0|Read_To_Reg_r\(4) & (\T80s|u0|Read_To_Reg_r\(2) & \T80s|u0|Read_To_Reg_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Read_To_Reg_r\(3),
	datab => \T80s|u0|Read_To_Reg_r\(4),
	datac => \T80s|u0|Read_To_Reg_r\(2),
	datad => \T80s|u0|Read_To_Reg_r\(1),
	combout => \T80s|u0|DO[0]~12_combout\);

-- Location: LCCOMB_X25_Y18_N6
\T80s|u0|ACC[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[4]~18_combout\ = (\T80s|u0|ACC[4]~17_combout\ & (((!\T80s|u0|Read_To_Reg_r\(0)) # (!\T80s|u0|process_0~10_combout\)) # (!\T80s|u0|DO[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~12_combout\,
	datab => \T80s|u0|process_0~10_combout\,
	datac => \T80s|u0|Read_To_Reg_r\(0),
	datad => \T80s|u0|ACC[4]~17_combout\,
	combout => \T80s|u0|ACC[4]~18_combout\);

-- Location: LCCOMB_X26_Y18_N10
\T80s|u0|ACC~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~21_combout\ = (\T80s|u0|ACC[4]~20_combout\ & (((\T80s|u0|ACC[4]~19_combout\)))) # (!\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC[4]~19_combout\ & (\T80s|u0|I\(0))) # (!\T80s|u0|ACC[4]~19_combout\ & ((\T80s|u0|Save_Mux[0]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|I\(0),
	datac => \T80s|u0|ACC[4]~19_combout\,
	datad => \T80s|u0|Save_Mux[0]~7_combout\,
	combout => \T80s|u0|ACC~21_combout\);

-- Location: LCCOMB_X26_Y18_N28
\T80s|u0|ACC~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~22_combout\ = (\T80s|u0|ACC[4]~20_combout\ & ((\T80s|u0|ACC~21_combout\ & ((\T80s|u0|R\(0)))) # (!\T80s|u0|ACC~21_combout\ & (\T80s|u0|ACC\(0))))) # (!\T80s|u0|ACC[4]~20_combout\ & (((\T80s|u0|ACC~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~20_combout\,
	datab => \T80s|u0|ACC\(0),
	datac => \T80s|u0|R\(0),
	datad => \T80s|u0|ACC~21_combout\,
	combout => \T80s|u0|ACC~22_combout\);

-- Location: LCCOMB_X29_Y18_N0
\T80s|u0|Ap[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Ap[0]~feeder_combout\ = \T80s|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(0),
	combout => \T80s|u0|Ap[0]~feeder_combout\);

-- Location: FF_X29_Y18_N1
\T80s|u0|Ap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Ap[0]~feeder_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|F~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Ap\(0));

-- Location: LCCOMB_X29_Y18_N2
\T80s|u0|ACC~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC~39_combout\ = (\T80s|u0|ACC[4]~18_combout\ & ((\T80s|u0|ACC[4]~16_combout\ & ((\T80s|u0|Ap\(0)))) # (!\T80s|u0|ACC[4]~16_combout\ & (!\T80s|u0|ACC~22_combout\)))) # (!\T80s|u0|ACC[4]~18_combout\ & (((!\T80s|u0|ACC~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ACC[4]~18_combout\,
	datab => \T80s|u0|ACC[4]~16_combout\,
	datac => \T80s|u0|ACC~22_combout\,
	datad => \T80s|u0|Ap\(0),
	combout => \T80s|u0|ACC~39_combout\);

-- Location: FF_X29_Y18_N3
\T80s|u0|ACC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ACC~39_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|ACC[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ACC\(0));

-- Location: LCCOMB_X29_Y18_N16
\T80s|u0|ACC[0]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ACC[0]~_wirecell_combout\ = !\T80s|u0|ACC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T80s|u0|ACC\(0),
	combout => \T80s|u0|ACC[0]~_wirecell_combout\);

-- Location: FF_X24_Y18_N15
\T80s|u0|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|R[0]~8_combout\,
	asdata => \T80s|u0|ACC[0]~_wirecell_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|ALT_INV_R[6]~10_combout\,
	ena => \T80s|u0|R[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|R\(0));

-- Location: LCCOMB_X21_Y20_N0
\T80s|u0|A~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~25_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|DI_Reg\(0)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (\T80s|u0|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~0_combout\,
	datab => \T80s|DI_Reg\(0),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~25_combout\);

-- Location: LCCOMB_X21_Y20_N10
\T80s|u0|A~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~26_combout\ = (\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|A~25_combout\ & ((\T80s|u0|PC\(0)))) # (!\T80s|u0|A~25_combout\ & (!\T80s|u0|SP\(0))))) # (!\T80s|u0|A[7]~13_combout\ & (((\T80s|u0|A~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|SP\(0),
	datab => \T80s|u0|PC\(0),
	datac => \T80s|u0|A[7]~13_combout\,
	datad => \T80s|u0|A~25_combout\,
	combout => \T80s|u0|A~26_combout\);

-- Location: LCCOMB_X18_Y18_N18
\T80s|u0|A~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~27_combout\ = (\T80s|u0|A[7]~24_combout\ & (((\T80s|u0|TmpAddr\(0)) # (\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A[7]~24_combout\ & (\T80s|u0|A~26_combout\ & ((!\T80s|u0|A[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~24_combout\,
	datab => \T80s|u0|A~26_combout\,
	datac => \T80s|u0|TmpAddr\(0),
	datad => \T80s|u0|A[7]~23_combout\,
	combout => \T80s|u0|A~27_combout\);

-- Location: LCCOMB_X18_Y18_N8
\T80s|u0|A~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~28_combout\ = (\T80s|u0|A~27_combout\ & ((\T80s|u0|R\(0)) # ((!\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A~27_combout\ & (((\T80s|u0|Regs|Mux47~4_combout\ & \T80s|u0|A[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|R\(0),
	datab => \T80s|u0|A~27_combout\,
	datac => \T80s|u0|Regs|Mux47~4_combout\,
	datad => \T80s|u0|A[7]~23_combout\,
	combout => \T80s|u0|A~28_combout\);

-- Location: FF_X18_Y18_N9
\T80s|u0|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~28_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(0));

-- Location: LCCOMB_X23_Y12_N2
\trs_glue|DI_CPU[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU[5]~10_combout\ = (\trs_glue|DI_CPU[4]~3_combout\ & (\SDRAM_DQ[5]~input_o\ & ((!\trs_glue|DI_CPU[4]~2_combout\)))) # (!\trs_glue|DI_CPU[4]~3_combout\ & (((\rom1|altsyncram_component|auto_generated|q_a\(5)) # 
-- (\trs_glue|DI_CPU[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SDRAM_DQ[5]~input_o\,
	datab => \rom1|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_glue|DI_CPU[4]~3_combout\,
	datad => \trs_glue|DI_CPU[4]~2_combout\,
	combout => \trs_glue|DI_CPU[5]~10_combout\);

-- Location: LCCOMB_X14_Y21_N22
\trs_ps2|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux14~7_combout\ = (!\trs_ps2|Mux5~9_combout\ & (\trs_ps2|Mux6~8_combout\ & \trs_ps2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_ps2|Mux5~9_combout\,
	datac => \trs_ps2|Mux6~8_combout\,
	datad => \trs_ps2|Mux4~9_combout\,
	combout => \trs_ps2|Mux14~7_combout\);

-- Location: LCCOMB_X15_Y20_N14
\trs_ps2|Matrix~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~111_combout\ = (\trs_ps2|Matrix~48_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Matrix[5][2]~49_combout\ & \trs_ps2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~106_combout\,
	datab => \trs_ps2|Matrix[5][2]~49_combout\,
	datac => \trs_ps2|Mux14~7_combout\,
	datad => \trs_ps2|Matrix~48_combout\,
	combout => \trs_ps2|Matrix~111_combout\);

-- Location: FF_X15_Y20_N15
\trs_ps2|Matrix[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~111_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[5][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[5][5]~q\);

-- Location: LCCOMB_X15_Y21_N30
\trs_ps2|Matrix~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~113_combout\ = (\trs_ps2|Matrix~55_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Matrix[7][5]~56_combout\ & \trs_ps2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[7][5]~56_combout\,
	datab => \trs_ps2|Matrix~55_combout\,
	datac => \trs_ps2|Mux14~7_combout\,
	datad => \trs_ps2|Matrix~106_combout\,
	combout => \trs_ps2|Matrix~113_combout\);

-- Location: FF_X15_Y21_N31
\trs_ps2|Matrix[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~113_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[7][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[7][5]~q\);

-- Location: LCCOMB_X15_Y19_N8
\trs_ps2|Matrix~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~112_combout\ = (\trs_ps2|Matrix~51_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Mux14~7_combout\ & \trs_ps2|Matrix[4][3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~51_combout\,
	datab => \trs_ps2|Mux14~7_combout\,
	datac => \trs_ps2|Matrix~106_combout\,
	datad => \trs_ps2|Matrix[4][3]~52_combout\,
	combout => \trs_ps2|Matrix~112_combout\);

-- Location: FF_X15_Y19_N9
\trs_ps2|Matrix[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~112_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[4][3]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[4][5]~q\);

-- Location: LCCOMB_X15_Y19_N16
\trs_ps2|Matrix~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~114_combout\ = (\trs_ps2|Matrix~58_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Matrix[6][0]~59_combout\ & \trs_ps2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~58_combout\,
	datab => \trs_ps2|Matrix[6][0]~59_combout\,
	datac => \trs_ps2|Matrix~106_combout\,
	datad => \trs_ps2|Mux14~7_combout\,
	combout => \trs_ps2|Matrix~114_combout\);

-- Location: FF_X15_Y19_N17
\trs_ps2|Matrix[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~114_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[6][0]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[6][5]~q\);

-- Location: LCCOMB_X15_Y19_N0
\trs_ps2|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux17~0_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix_Wr_Addr\(4))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix[6][5]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & (\trs_ps2|Matrix[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix_Wr_Addr\(4),
	datac => \trs_ps2|Matrix[4][5]~q\,
	datad => \trs_ps2|Matrix[6][5]~q\,
	combout => \trs_ps2|Mux17~0_combout\);

-- Location: LCCOMB_X15_Y19_N26
\trs_ps2|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux17~1_combout\ = (\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Mux17~0_combout\ & ((\trs_ps2|Matrix[7][5]~q\))) # (!\trs_ps2|Mux17~0_combout\ & (\trs_ps2|Matrix[5][5]~q\)))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (((\trs_ps2|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(3),
	datab => \trs_ps2|Matrix[5][5]~q\,
	datac => \trs_ps2|Matrix[7][5]~q\,
	datad => \trs_ps2|Mux17~0_combout\,
	combout => \trs_ps2|Mux17~1_combout\);

-- Location: LCCOMB_X14_Y21_N14
\trs_ps2|Matrix~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~108_combout\ = (\trs_ps2|Matrix~37_combout\ & ((\trs_ps2|Mux14~7_combout\ & (\trs_ps2|Matrix[0][3]~38_combout\)) # (!\trs_ps2|Mux14~7_combout\ & ((\trs_ps2|Mux17~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~7_combout\,
	datab => \trs_ps2|Matrix~37_combout\,
	datac => \trs_ps2|Matrix[0][3]~38_combout\,
	datad => \trs_ps2|Mux17~3_combout\,
	combout => \trs_ps2|Matrix~108_combout\);

-- Location: FF_X14_Y21_N15
\trs_ps2|Matrix[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~108_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[0][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[0][5]~q\);

-- Location: LCCOMB_X15_Y18_N16
\trs_ps2|Matrix~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~107_combout\ = (\trs_ps2|Matrix~33_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Mux14~7_combout\ & \trs_ps2|Matrix[1][3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~7_combout\,
	datab => \trs_ps2|Matrix~106_combout\,
	datac => \trs_ps2|Matrix~33_combout\,
	datad => \trs_ps2|Matrix[1][3]~35_combout\,
	combout => \trs_ps2|Matrix~107_combout\);

-- Location: FF_X15_Y18_N17
\trs_ps2|Matrix[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~107_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[1][3]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[1][5]~q\);

-- Location: LCCOMB_X14_Y21_N18
\trs_ps2|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux17~2_combout\ = (\trs_ps2|Matrix_Wr_Addr\(4) & (((\trs_ps2|Matrix_Wr_Addr\(3))))) # (!\trs_ps2|Matrix_Wr_Addr\(4) & ((\trs_ps2|Matrix_Wr_Addr\(3) & ((\trs_ps2|Matrix[1][5]~q\))) # (!\trs_ps2|Matrix_Wr_Addr\(3) & (\trs_ps2|Matrix[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix_Wr_Addr\(4),
	datab => \trs_ps2|Matrix[0][5]~q\,
	datac => \trs_ps2|Matrix_Wr_Addr\(3),
	datad => \trs_ps2|Matrix[1][5]~q\,
	combout => \trs_ps2|Mux17~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\trs_ps2|Matrix~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~110_combout\ = (\trs_ps2|Matrix~44_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Matrix[2][6]~45_combout\ & \trs_ps2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix~106_combout\,
	datab => \trs_ps2|Matrix[2][6]~45_combout\,
	datac => \trs_ps2|Matrix~44_combout\,
	datad => \trs_ps2|Mux14~7_combout\,
	combout => \trs_ps2|Matrix~110_combout\);

-- Location: FF_X16_Y19_N27
\trs_ps2|Matrix[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~110_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[2][6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[2][5]~q\);

-- Location: LCCOMB_X14_Y21_N0
\trs_ps2|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Mux17~3_combout\ = (\trs_ps2|Mux17~2_combout\ & ((\trs_ps2|Matrix[3][5]~q\) # ((!\trs_ps2|Matrix_Wr_Addr\(4))))) # (!\trs_ps2|Mux17~2_combout\ & (((\trs_ps2|Matrix_Wr_Addr\(4) & \trs_ps2|Matrix[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][5]~q\,
	datab => \trs_ps2|Mux17~2_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(4),
	datad => \trs_ps2|Matrix[2][5]~q\,
	combout => \trs_ps2|Mux17~3_combout\);

-- Location: LCCOMB_X14_Y21_N12
\trs_ps2|Matrix~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~106_combout\ = (!\trs_ps2|Mux14~7_combout\ & ((\trs_ps2|Matrix_Wr_Addr\(5) & (\trs_ps2|Mux17~1_combout\)) # (!\trs_ps2|Matrix_Wr_Addr\(5) & ((\trs_ps2|Mux17~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~7_combout\,
	datab => \trs_ps2|Mux17~1_combout\,
	datac => \trs_ps2|Matrix_Wr_Addr\(5),
	datad => \trs_ps2|Mux17~3_combout\,
	combout => \trs_ps2|Matrix~106_combout\);

-- Location: LCCOMB_X15_Y18_N2
\trs_ps2|Matrix~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Matrix~109_combout\ = (\trs_ps2|Matrix~41_combout\ & ((\trs_ps2|Matrix~106_combout\) # ((\trs_ps2|Mux14~7_combout\ & \trs_ps2|Matrix[3][5]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Mux14~7_combout\,
	datab => \trs_ps2|Matrix~106_combout\,
	datac => \trs_ps2|Matrix~41_combout\,
	datad => \trs_ps2|Matrix[3][5]~42_combout\,
	combout => \trs_ps2|Matrix~109_combout\);

-- Location: FF_X15_Y18_N3
\trs_ps2|Matrix[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_ps2|Matrix~109_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	ena => \trs_ps2|Matrix[3][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_ps2|Matrix[3][5]~q\);

-- Location: LCCOMB_X14_Y21_N30
\trs_ps2|Key_Data[5]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[5]~31_combout\ = (\trs_ps2|Matrix[3][5]~q\ & ((\T80s|u0|A\(3)) # ((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][5]~q\)))) # (!\trs_ps2|Matrix[3][5]~q\ & (((\T80s|u0|A\(2) & \trs_ps2|Matrix[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[3][5]~q\,
	datab => \T80s|u0|A\(3),
	datac => \T80s|u0|A\(2),
	datad => \trs_ps2|Matrix[2][5]~q\,
	combout => \trs_ps2|Key_Data[5]~31_combout\);

-- Location: LCCOMB_X15_Y19_N14
\trs_ps2|Key_Data[5]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[5]~33_combout\ = (\T80s|u0|A\(6) & ((\trs_ps2|Matrix[6][5]~q\) # ((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][5]~q\)))) # (!\T80s|u0|A\(6) & (\T80s|u0|A\(7) & (\trs_ps2|Matrix[7][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(6),
	datab => \T80s|u0|A\(7),
	datac => \trs_ps2|Matrix[7][5]~q\,
	datad => \trs_ps2|Matrix[6][5]~q\,
	combout => \trs_ps2|Key_Data[5]~33_combout\);

-- Location: LCCOMB_X14_Y21_N24
\trs_ps2|Key_Data[5]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[5]~30_combout\ = (\T80s|u0|A\(1) & ((\trs_ps2|Matrix[1][5]~q\) # ((\trs_ps2|Matrix[0][5]~q\ & \T80s|u0|A\(0))))) # (!\T80s|u0|A\(1) & (\trs_ps2|Matrix[0][5]~q\ & (\T80s|u0|A\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(1),
	datab => \trs_ps2|Matrix[0][5]~q\,
	datac => \T80s|u0|A\(0),
	datad => \trs_ps2|Matrix[1][5]~q\,
	combout => \trs_ps2|Key_Data[5]~30_combout\);

-- Location: LCCOMB_X15_Y19_N10
\trs_ps2|Key_Data[5]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[5]~32_combout\ = (\T80s|u0|A\(5) & ((\trs_ps2|Matrix[5][5]~q\) # ((\trs_ps2|Matrix[4][5]~q\ & \T80s|u0|A\(4))))) # (!\T80s|u0|A\(5) & (((\trs_ps2|Matrix[4][5]~q\ & \T80s|u0|A\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(5),
	datab => \trs_ps2|Matrix[5][5]~q\,
	datac => \trs_ps2|Matrix[4][5]~q\,
	datad => \T80s|u0|A\(4),
	combout => \trs_ps2|Key_Data[5]~32_combout\);

-- Location: LCCOMB_X15_Y19_N24
\trs_ps2|Key_Data[5]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[5]~34_combout\ = (\trs_ps2|Key_Data[5]~31_combout\) # ((\trs_ps2|Key_Data[5]~33_combout\) # ((\trs_ps2|Key_Data[5]~30_combout\) # (\trs_ps2|Key_Data[5]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[5]~31_combout\,
	datab => \trs_ps2|Key_Data[5]~33_combout\,
	datac => \trs_ps2|Key_Data[5]~30_combout\,
	datad => \trs_ps2|Key_Data[5]~32_combout\,
	combout => \trs_ps2|Key_Data[5]~34_combout\);

-- Location: LCCOMB_X23_Y12_N10
\trs_glue|DI_CPU[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|DI_CPU\(5) = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[5]~10_combout\ & (\trs_ps2|Key_Data[5]~34_combout\)) # (!\trs_glue|DI_CPU[5]~10_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (\trs_glue|DI_CPU[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_glue|DI_CPU[5]~10_combout\,
	datac => \trs_ps2|Key_Data[5]~34_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_glue|DI_CPU\(5));

-- Location: FF_X23_Y12_N11
\T80s|DI_Reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \trs_glue|DI_CPU\(5),
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|DI_Reg\(5));

-- Location: LCCOMB_X20_Y20_N0
\T80s|u0|TmpAddr~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~35_combout\ = (\T80s|Equal1~0_combout\ & ((\T80s|u0|mcode|Mux147~1_combout\ & ((\T80s|u0|Add5~10_combout\))) # (!\T80s|u0|mcode|Mux147~1_combout\ & (\T80s|u0|IR\(5))))) # (!\T80s|Equal1~0_combout\ & (\T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|Equal1~0_combout\,
	datab => \T80s|u0|IR\(5),
	datac => \T80s|u0|Add5~10_combout\,
	datad => \T80s|u0|mcode|Mux147~1_combout\,
	combout => \T80s|u0|TmpAddr~35_combout\);

-- Location: LCCOMB_X20_Y20_N24
\T80s|u0|TmpAddr~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TmpAddr~36_combout\ = (\T80s|u0|TmpAddr[7]~54_combout\ & (\T80s|DI_Reg\(5))) # (!\T80s|u0|TmpAddr[7]~54_combout\ & ((\T80s|u0|TmpAddr~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|DI_Reg\(5),
	datab => \T80s|u0|TmpAddr~35_combout\,
	datac => \T80s|u0|TmpAddr[7]~54_combout\,
	combout => \T80s|u0|TmpAddr~36_combout\);

-- Location: FF_X20_Y20_N25
\T80s|u0|TmpAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TmpAddr~36_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|TmpAddr[7]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TmpAddr\(5));

-- Location: LCCOMB_X20_Y19_N0
\T80s|u0|A~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~55_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A[7]~13_combout\ & ((!\T80s|u0|SP\(5)))) # (!\T80s|u0|A[7]~13_combout\ & (\T80s|DI_Reg\(5))))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (\T80s|u0|A[7]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|DI_Reg\(5),
	datad => \T80s|u0|SP\(5),
	combout => \T80s|u0|A~55_combout\);

-- Location: LCCOMB_X20_Y20_N16
\T80s|u0|A~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~56_combout\ = (\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & (((\T80s|u0|A~55_combout\)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((\T80s|u0|A~55_combout\ & ((\T80s|u0|PC\(5)))) # (!\T80s|u0|A~55_combout\ & (\T80s|u0|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~10_combout\,
	datab => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datac => \T80s|u0|PC\(5),
	datad => \T80s|u0|A~55_combout\,
	combout => \T80s|u0|A~56_combout\);

-- Location: LCCOMB_X18_Y18_N0
\T80s|u0|A~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~57_combout\ = (\T80s|u0|A[7]~24_combout\ & (((\T80s|u0|A[7]~23_combout\)))) # (!\T80s|u0|A[7]~24_combout\ & ((\T80s|u0|A[7]~23_combout\ & ((\T80s|u0|Regs|Mux42~4_combout\))) # (!\T80s|u0|A[7]~23_combout\ & (\T80s|u0|A~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[7]~24_combout\,
	datab => \T80s|u0|A~56_combout\,
	datac => \T80s|u0|Regs|Mux42~4_combout\,
	datad => \T80s|u0|A[7]~23_combout\,
	combout => \T80s|u0|A~57_combout\);

-- Location: LCCOMB_X18_Y18_N14
\T80s|u0|A~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~58_combout\ = (\T80s|u0|A~57_combout\ & (((\T80s|u0|R\(5)) # (!\T80s|u0|A[7]~24_combout\)))) # (!\T80s|u0|A~57_combout\ & (\T80s|u0|TmpAddr\(5) & ((\T80s|u0|A[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TmpAddr\(5),
	datab => \T80s|u0|A~57_combout\,
	datac => \T80s|u0|R\(5),
	datad => \T80s|u0|A[7]~24_combout\,
	combout => \T80s|u0|A~58_combout\);

-- Location: FF_X18_Y18_N15
\T80s|u0|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~58_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(5));

-- Location: LCCOMB_X14_Y18_N10
\trs_ps2|Key_Data[2]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[2]~17_combout\ = (\trs_ps2|Matrix[5][2]~q\ & ((\T80s|u0|A\(5)) # ((\T80s|u0|A\(4) & \trs_ps2|Matrix[4][2]~q\)))) # (!\trs_ps2|Matrix[5][2]~q\ & (((\T80s|u0|A\(4) & \trs_ps2|Matrix[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[5][2]~q\,
	datab => \T80s|u0|A\(5),
	datac => \T80s|u0|A\(4),
	datad => \trs_ps2|Matrix[4][2]~q\,
	combout => \trs_ps2|Key_Data[2]~17_combout\);

-- Location: LCCOMB_X14_Y18_N0
\trs_ps2|Key_Data[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[2]~16_combout\ = (\T80s|u0|A\(3) & ((\trs_ps2|Matrix[3][2]~q\) # ((\trs_ps2|Matrix[2][2]~q\ & \T80s|u0|A\(2))))) # (!\T80s|u0|A\(3) & (((\trs_ps2|Matrix[2][2]~q\ & \T80s|u0|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(3),
	datab => \trs_ps2|Matrix[3][2]~q\,
	datac => \trs_ps2|Matrix[2][2]~q\,
	datad => \T80s|u0|A\(2),
	combout => \trs_ps2|Key_Data[2]~16_combout\);

-- Location: LCCOMB_X14_Y18_N4
\trs_ps2|Key_Data[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[2]~18_combout\ = (\T80s|u0|A\(6) & ((\trs_ps2|Matrix[6][2]~q\) # ((\T80s|u0|A\(7) & \trs_ps2|Matrix[7][2]~q\)))) # (!\T80s|u0|A\(6) & (\T80s|u0|A\(7) & ((\trs_ps2|Matrix[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(6),
	datab => \T80s|u0|A\(7),
	datac => \trs_ps2|Matrix[6][2]~q\,
	datad => \trs_ps2|Matrix[7][2]~q\,
	combout => \trs_ps2|Key_Data[2]~18_combout\);

-- Location: LCCOMB_X14_Y18_N2
\trs_ps2|Key_Data[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[2]~15_combout\ = (\trs_ps2|Matrix[0][2]~q\ & ((\T80s|u0|A\(0)) # ((\T80s|u0|A\(1) & \trs_ps2|Matrix[1][2]~q\)))) # (!\trs_ps2|Matrix[0][2]~q\ & (((\T80s|u0|A\(1) & \trs_ps2|Matrix[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Matrix[0][2]~q\,
	datab => \T80s|u0|A\(0),
	datac => \T80s|u0|A\(1),
	datad => \trs_ps2|Matrix[1][2]~q\,
	combout => \trs_ps2|Key_Data[2]~15_combout\);

-- Location: LCCOMB_X14_Y18_N26
\trs_ps2|Key_Data[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_ps2|Key_Data[2]~19_combout\ = (\trs_ps2|Key_Data[2]~17_combout\) # ((\trs_ps2|Key_Data[2]~16_combout\) # ((\trs_ps2|Key_Data[2]~18_combout\) # (\trs_ps2|Key_Data[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_ps2|Key_Data[2]~17_combout\,
	datab => \trs_ps2|Key_Data[2]~16_combout\,
	datac => \trs_ps2|Key_Data[2]~18_combout\,
	datad => \trs_ps2|Key_Data[2]~15_combout\,
	combout => \trs_ps2|Key_Data[2]~19_combout\);

-- Location: LCCOMB_X21_Y12_N24
\T80s|u0|IR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~7_combout\ = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[2]~7_combout\ & (\trs_ps2|Key_Data[2]~19_combout\)) # (!\trs_glue|DI_CPU[2]~7_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[2]~19_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_glue|DI_CPU[2]~7_combout\,
	combout => \T80s|u0|IR~7_combout\);

-- Location: LCCOMB_X21_Y12_N6
\T80s|u0|IR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~8_combout\ = (\T80s|u0|IR~7_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~7_combout\,
	combout => \T80s|u0|IR~8_combout\);

-- Location: FF_X21_Y12_N7
\T80s|u0|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~8_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(2));

-- Location: LCCOMB_X23_Y15_N28
\T80s|u0|alu|Q_t~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~78_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|IR\(7) & \T80s|u0|mcode|Mux147~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|alu|Q_t~78_combout\);

-- Location: LCCOMB_X24_Y17_N26
\T80s|u0|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~0_combout\ = (!\T80s|u0|mcode|Mux299~0_combout\ & (((!\T80s|u0|mcode|Mux258~0_combout\) # (!\T80s|u0|mcode|Mux220~1_combout\)) # (!\T80s|u0|alu|Q_t~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~78_combout\,
	datab => \T80s|u0|mcode|Mux299~0_combout\,
	datac => \T80s|u0|mcode|Mux220~1_combout\,
	datad => \T80s|u0|mcode|Mux258~0_combout\,
	combout => \T80s|u0|process_0~0_combout\);

-- Location: LCCOMB_X21_Y18_N2
\T80s|u0|A[8]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~7_combout\ = (!\T80s|u0|mcode|Mux264~9_combout\ & (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & \T80s|u0|A[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux264~9_combout\,
	datac => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	datad => \T80s|u0|A[7]~6_combout\,
	combout => \T80s|u0|A[8]~7_combout\);

-- Location: LCCOMB_X21_Y18_N4
\T80s|u0|A[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~8_combout\ = (!\T80s|u0|mcode|Mux297~0_combout\ & ((\T80s|u0|A[8]~5_combout\) # ((\T80s|u0|process_0~0_combout\ & \T80s|u0|A[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~5_combout\,
	datab => \T80s|u0|mcode|Mux297~0_combout\,
	datac => \T80s|u0|process_0~0_combout\,
	datad => \T80s|u0|A[8]~7_combout\,
	combout => \T80s|u0|A[8]~8_combout\);

-- Location: LCCOMB_X21_Y18_N26
\T80s|u0|A[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A[8]~12_combout\ = ((\T80s|u0|A[8]~8_combout\) # ((!\T80s|u0|process_0~0_combout\ & !\T80s|u0|A[8]~11_combout\))) # (!\T80s|u0|mcode|Mux290~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~0_combout\,
	datab => \T80s|u0|mcode|Mux290~4_combout\,
	datac => \T80s|u0|A[8]~8_combout\,
	datad => \T80s|u0|A[8]~11_combout\,
	combout => \T80s|u0|A[8]~12_combout\);

-- Location: LCCOMB_X23_Y20_N12
\T80s|u0|A~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~87_combout\ = (\T80s|u0|A[7]~13_combout\ & (((!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\)))) # (!\T80s|u0|A[7]~13_combout\ & ((\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & ((!\T80s|u0|ACC\(3)))) # (!\T80s|u0|mcode|Set_Addr_To[1]~3_combout\ & 
-- (\T80s|u0|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Add1~22_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|ACC\(3),
	datad => \T80s|u0|mcode|Set_Addr_To[1]~3_combout\,
	combout => \T80s|u0|A~87_combout\);

-- Location: LCCOMB_X23_Y20_N18
\T80s|u0|A~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~88_combout\ = (\T80s|u0|A~87_combout\ & (((\T80s|u0|PC\(11))) # (!\T80s|u0|A[7]~13_combout\))) # (!\T80s|u0|A~87_combout\ & (\T80s|u0|A[7]~13_combout\ & (!\T80s|u0|SP\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A~87_combout\,
	datab => \T80s|u0|A[7]~13_combout\,
	datac => \T80s|u0|SP\(11),
	datad => \T80s|u0|PC\(11),
	combout => \T80s|u0|A~88_combout\);

-- Location: LCCOMB_X23_Y17_N6
\T80s|u0|A~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~89_combout\ = (\T80s|u0|A[8]~12_combout\ & (\T80s|u0|A[8]~11_combout\)) # (!\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A[8]~11_combout\ & ((\T80s|u0|Regs|Mux36~4_combout\))) # (!\T80s|u0|A[8]~11_combout\ & (\T80s|u0|A~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~12_combout\,
	datab => \T80s|u0|A[8]~11_combout\,
	datac => \T80s|u0|A~88_combout\,
	datad => \T80s|u0|Regs|Mux36~4_combout\,
	combout => \T80s|u0|A~89_combout\);

-- Location: LCCOMB_X23_Y17_N4
\T80s|u0|A~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~90_combout\ = (\T80s|u0|A[8]~12_combout\ & ((\T80s|u0|A~89_combout\ & ((\T80s|DI_Reg\(3)))) # (!\T80s|u0|A~89_combout\ & (\T80s|u0|TmpAddr\(11))))) # (!\T80s|u0|A[8]~12_combout\ & (((\T80s|u0|A~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A[8]~12_combout\,
	datab => \T80s|u0|TmpAddr\(11),
	datac => \T80s|DI_Reg\(3),
	datad => \T80s|u0|A~89_combout\,
	combout => \T80s|u0|A~90_combout\);

-- Location: LCCOMB_X19_Y12_N10
\T80s|u0|A~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|A~91_combout\ = (\T80s|u0|process_0~1_combout\ & (\T80s|u0|A~90_combout\)) # (!\T80s|u0|process_0~1_combout\ & ((\T80s|u0|I\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|process_0~1_combout\,
	datac => \T80s|u0|A~90_combout\,
	datad => \T80s|u0|I\(3),
	combout => \T80s|u0|A~91_combout\);

-- Location: FF_X19_Y12_N11
\T80s|u0|A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|A~91_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|A[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|A\(11));

-- Location: LCCOMB_X19_Y12_N28
\trs_glue|Equal4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_glue|Equal4~5_combout\ = (\T80s|u0|A\(11) & (!\T80s|u0|A\(14) & (!\T80s|u0|A\(15) & \trs_glue|DI_CPU[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(11),
	datab => \T80s|u0|A\(14),
	datac => \T80s|u0|A\(15),
	datad => \trs_glue|DI_CPU[4]~1_combout\,
	combout => \trs_glue|Equal4~5_combout\);

-- Location: LCCOMB_X23_Y12_N12
\T80s|u0|IR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~15_combout\ = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[4]~11_combout\ & (\trs_ps2|Key_Data[4]~39_combout\)) # (!\trs_glue|DI_CPU[4]~11_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (((\trs_glue|DI_CPU[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_ps2|Key_Data[4]~39_combout\,
	datac => \trs_glue|DI_CPU[4]~11_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \T80s|u0|IR~15_combout\);

-- Location: LCCOMB_X23_Y12_N18
\T80s|u0|IR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~16_combout\ = (\T80s|u0|IR~15_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~15_combout\,
	combout => \T80s|u0|IR~16_combout\);

-- Location: FF_X23_Y12_N19
\T80s|u0|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~16_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(4));

-- Location: LCCOMB_X25_Y17_N8
\T80s|u0|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal4~1_combout\ = (\T80s|u0|IR\(4) & (!\T80s|u0|IR\(3) & \T80s|u0|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|Equal4~1_combout\);

-- Location: LCCOMB_X20_Y17_N14
\T80s|u0|mcode|Mux291~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux291~0_combout\ = (\T80s|u0|Equal4~1_combout\ & (\T80s|u0|Equal4~0_combout\ & (\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux250~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal4~1_combout\,
	datab => \T80s|u0|Equal4~0_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux250~0_combout\,
	combout => \T80s|u0|mcode|Mux291~0_combout\);

-- Location: LCCOMB_X21_Y17_N10
\T80s|u0|Halt_FF~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Halt_FF~0_combout\ = (\T80s|u0|Halt_FF~q\) # ((\T80s|u0|Equal0~2_combout\ & \T80s|u0|mcode|Mux291~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datac => \T80s|u0|Halt_FF~q\,
	datad => \T80s|u0|mcode|Mux291~0_combout\,
	combout => \T80s|u0|Halt_FF~0_combout\);

-- Location: FF_X21_Y17_N11
\T80s|u0|Halt_FF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|Halt_FF~0_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|Halt_FF~q\);

-- Location: LCCOMB_X23_Y12_N0
\T80s|u0|IR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~13_combout\ = (\trs_glue|Equal4~5_combout\ & ((\trs_glue|DI_CPU[5]~10_combout\ & (\trs_ps2|Key_Data[5]~34_combout\)) # (!\trs_glue|DI_CPU[5]~10_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))) # 
-- (!\trs_glue|Equal4~5_combout\ & (\trs_glue|DI_CPU[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_glue|Equal4~5_combout\,
	datab => \trs_glue|DI_CPU[5]~10_combout\,
	datac => \trs_ps2|Key_Data[5]~34_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \T80s|u0|IR~13_combout\);

-- Location: LCCOMB_X23_Y12_N16
\T80s|u0|IR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|IR~14_combout\ = (\T80s|u0|IR~13_combout\ & ((\T80s|u0|process_0~1_combout\) # (!\T80s|u0|Halt_FF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Halt_FF~q\,
	datac => \T80s|u0|process_0~1_combout\,
	datad => \T80s|u0|IR~13_combout\,
	combout => \T80s|u0|IR~14_combout\);

-- Location: FF_X23_Y12_N17
\T80s|u0|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|IR~14_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	ena => \T80s|u0|IR[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|IR\(5));

-- Location: LCCOMB_X29_Y13_N0
\T80s|u0|alu|Q_t~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~85_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|IR\(2) $ (((!\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~85_combout\);

-- Location: LCCOMB_X29_Y13_N10
\T80s|u0|alu|Q_t~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~121_combout\ = (\T80s|u0|alu|Q_t~85_combout\ & ((\T80s|u0|alu|Q_t~86_combout\) # ((\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|alu|Q_t~85_combout\ & (((\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~86_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~85_combout\,
	combout => \T80s|u0|alu|Q_t~121_combout\);

-- Location: LCCOMB_X29_Y13_N20
\T80s|u0|mcode|Mux204~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux204~0_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|IR\(6))) # (!\T80s|u0|IR\(5) & ((\T80s|u0|IR\(6) & ((!\T80s|u0|alu|Q_t~121_combout\))) # (!\T80s|u0|IR\(6) & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~121_combout\,
	combout => \T80s|u0|mcode|Mux204~0_combout\);

-- Location: LCCOMB_X29_Y13_N18
\T80s|u0|alu|Q_t~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~119_combout\ = (\T80s|u0|MCycle\(0) & (((\T80s|u0|IR\(0)) # (!\T80s|u0|MCycle\(1))) # (!\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~119_combout\);

-- Location: LCCOMB_X29_Y13_N8
\T80s|u0|alu|Q_t~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~120_combout\ = (\T80s|u0|alu|Q_t~119_combout\ & ((\T80s|u0|MCycle\(1)) # ((!\T80s|u0|MCycle\(2)) # (!\T80s|u0|alu|Q_t~53_combout\)))) # (!\T80s|u0|alu|Q_t~119_combout\ & ((\T80s|u0|MCycle\(2)) # ((\T80s|u0|MCycle\(1) & 
-- !\T80s|u0|alu|Q_t~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|alu|Q_t~119_combout\,
	datac => \T80s|u0|alu|Q_t~53_combout\,
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~120_combout\);

-- Location: LCCOMB_X29_Y13_N4
\T80s|u0|mcode|Mux205~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux205~2_combout\ = (\T80s|u0|MCycle\(1) & (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(2) & \T80s|u0|MCycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|mcode|Mux205~2_combout\);

-- Location: LCCOMB_X29_Y14_N30
\T80s|u0|mcode|Mux205~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux205~1_combout\ = (!\T80s|u0|MCycle\(0) & (((!\T80s|u0|IR\(4) & \T80s|u0|mcode|Mux102~0_combout\)) # (!\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux102~0_combout\,
	combout => \T80s|u0|mcode|Mux205~1_combout\);

-- Location: LCCOMB_X29_Y13_N6
\T80s|u0|mcode|Mux205~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux205~3_combout\ = (!\T80s|u0|MCycle\(2) & ((\T80s|u0|mcode|Mux205~1_combout\) # ((!\T80s|u0|alu|Q_t~86_combout\ & \T80s|u0|mcode|Mux205~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~86_combout\,
	datab => \T80s|u0|mcode|Mux205~2_combout\,
	datac => \T80s|u0|mcode|Mux205~1_combout\,
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux205~3_combout\);

-- Location: LCCOMB_X29_Y13_N30
\T80s|u0|mcode|Mux204~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux204~1_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux204~0_combout\ & ((!\T80s|u0|mcode|Mux205~3_combout\))) # (!\T80s|u0|mcode|Mux204~0_combout\ & (\T80s|u0|alu|Q_t~120_combout\)))) # (!\T80s|u0|IR\(5) & 
-- (\T80s|u0|mcode|Mux204~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux204~0_combout\,
	datac => \T80s|u0|alu|Q_t~120_combout\,
	datad => \T80s|u0|mcode|Mux205~3_combout\,
	combout => \T80s|u0|mcode|Mux204~1_combout\);

-- Location: LCCOMB_X23_Y16_N12
\T80s|u0|mcode|Mux270~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux270~1_combout\ = (\T80s|u0|mcode|Mux204~1_combout\ & (((\T80s|u0|MCycle\(2) & \T80s|u0|mcode|Mux147~8_combout\)))) # (!\T80s|u0|mcode|Mux204~1_combout\ & ((\T80s|u0|ISet\(1)) # ((\T80s|u0|MCycle\(2) & \T80s|u0|mcode|Mux147~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux204~1_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|mcode|Mux147~8_combout\,
	combout => \T80s|u0|mcode|Mux270~1_combout\);

-- Location: LCCOMB_X21_Y16_N20
\T80s|u0|mcode|Mux281~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux281~11_combout\ = (\T80s|u0|mcode|Mux147~3_combout\ & ((\T80s|u0|XY_State\(1)) # ((\T80s|u0|Equal4~0_combout\) # (\T80s|u0|XY_State\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~3_combout\,
	datab => \T80s|u0|XY_State\(1),
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|XY_State\(0),
	combout => \T80s|u0|mcode|Mux281~11_combout\);

-- Location: LCCOMB_X27_Y13_N24
\T80s|u0|mcode|Mux83~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~8_combout\ = (\T80s|u0|IR\(6) & (\T80s|u0|IR\(0) & \T80s|u0|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux83~8_combout\);

-- Location: LCCOMB_X27_Y13_N2
\T80s|u0|mcode|Mux83~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~7_combout\ = (\T80s|u0|MCycle\(2) & (((!\T80s|u0|MCycle\(1) & \T80s|u0|alu|Mux7~1_combout\)))) # (!\T80s|u0|MCycle\(2) & ((\T80s|u0|alu|Mux7~2_combout\) # ((\T80s|u0|alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|alu|Mux7~2_combout\,
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|alu|Mux7~1_combout\,
	combout => \T80s|u0|mcode|Mux83~7_combout\);

-- Location: LCCOMB_X27_Y13_N14
\T80s|u0|mcode|Mux83~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~9_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|mcode|Mux83~8_combout\ & ((\T80s|u0|mcode|Mux83~7_combout\)))) # (!\T80s|u0|MCycle\(2) & (((\T80s|u0|mcode|Mux83~8_combout\ & \T80s|u0|mcode|Mux83~7_combout\)) # (!\T80s|u0|MCycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|mcode|Mux83~8_combout\,
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|mcode|Mux83~7_combout\,
	combout => \T80s|u0|mcode|Mux83~9_combout\);

-- Location: LCCOMB_X27_Y13_N0
\T80s|u0|mcode|Mux83~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~10_combout\ = (\T80s|u0|MCycle\(0) & (((!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux265~8_combout\)))) # (!\T80s|u0|MCycle\(0) & ((\T80s|u0|mcode|Mux83~9_combout\) # ((!\T80s|u0|IR\(6) & \T80s|u0|mcode|Mux265~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|mcode|Mux83~9_combout\,
	datac => \T80s|u0|IR\(6),
	datad => \T80s|u0|mcode|Mux265~8_combout\,
	combout => \T80s|u0|mcode|Mux83~10_combout\);

-- Location: LCCOMB_X26_Y13_N24
\T80s|u0|mcode|Mux83~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~11_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & ((!\T80s|u0|Equal3~3_combout\) # (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|Equal3~3_combout\,
	combout => \T80s|u0|mcode|Mux83~11_combout\);

-- Location: LCCOMB_X26_Y13_N22
\T80s|u0|mcode|Mux83~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~12_combout\ = (\T80s|u0|IR\(3) & (((\T80s|u0|IR\(0))))) # (!\T80s|u0|IR\(3) & ((\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux83~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux83~11_combout\,
	combout => \T80s|u0|mcode|Mux83~12_combout\);

-- Location: LCCOMB_X26_Y13_N0
\T80s|u0|mcode|Mux83~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~18_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|MCycle\(0) & ((!\T80s|u0|Equal3~3_combout\) # (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|Equal3~3_combout\,
	combout => \T80s|u0|mcode|Mux83~18_combout\);

-- Location: LCCOMB_X26_Y13_N12
\T80s|u0|mcode|Mux83~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~13_combout\ = (\T80s|u0|mcode|Mux83~12_combout\ & (((\T80s|u0|mcode|Mux193~0_combout\)) # (!\T80s|u0|IR\(3)))) # (!\T80s|u0|mcode|Mux83~12_combout\ & (\T80s|u0|IR\(3) & ((\T80s|u0|mcode|Mux83~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux83~12_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux193~0_combout\,
	datad => \T80s|u0|mcode|Mux83~18_combout\,
	combout => \T80s|u0|mcode|Mux83~13_combout\);

-- Location: LCCOMB_X26_Y15_N8
\T80s|u0|mcode|Mux83~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~14_combout\ = (\T80s|u0|IR\(7) & (((\T80s|u0|Equal4~5_combout\ & \T80s|u0|Equal3~0_combout\)))) # (!\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux83~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux83~13_combout\,
	datab => \T80s|u0|Equal4~5_combout\,
	datac => \T80s|u0|Equal3~0_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux83~14_combout\);

-- Location: LCCOMB_X26_Y15_N26
\T80s|u0|mcode|Mux83~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~15_combout\ = (\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux147~2_combout\) # ((\T80s|u0|mcode|Mux83~14_combout\ & \T80s|u0|IR\(7))))) # (!\T80s|u0|IR\(6) & ((\T80s|u0|IR\(7) & (\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|IR\(7) & 
-- ((\T80s|u0|mcode|Mux83~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(6),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Mux83~14_combout\,
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|mcode|Mux83~15_combout\);

-- Location: LCCOMB_X23_Y15_N6
\T80s|u0|mcode|Mux83~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~16_combout\ = (\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux83~10_combout\) # ((\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(1) & (((\T80s|u0|mcode|Mux83~15_combout\ & !\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux83~10_combout\,
	datab => \T80s|u0|mcode|Mux83~15_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux83~16_combout\);

-- Location: LCCOMB_X17_Y19_N24
\T80s|u0|mcode|Mux147~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux147~9_combout\ = (!\T80s|u0|MCycle\(0) & !\T80s|u0|MCycle\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|mcode|Mux147~9_combout\);

-- Location: LCCOMB_X23_Y15_N26
\T80s|u0|mcode|Mux83~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~5_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~9_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux45~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux147~9_combout\,
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|mcode|Mux45~2_combout\,
	combout => \T80s|u0|mcode|Mux83~5_combout\);

-- Location: LCCOMB_X23_Y15_N24
\T80s|u0|mcode|Mux83~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~4_combout\ = (!\T80s|u0|MCycle\(2) & (!\T80s|u0|IR\(7) & (\T80s|u0|MCycle\(0) $ (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|MCycle\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|MCycle\(1),
	combout => \T80s|u0|mcode|Mux83~4_combout\);

-- Location: LCCOMB_X20_Y17_N28
\T80s|u0|mcode|Mux83~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~2_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux92~1_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|mcode|Mux147~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux92~1_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux147~5_combout\,
	combout => \T80s|u0|mcode|Mux83~2_combout\);

-- Location: LCCOMB_X23_Y15_N18
\T80s|u0|mcode|Mux83~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~3_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux83~2_combout\))) # (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux83~2_combout\) # (\T80s|u0|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux83~2_combout\,
	datad => \T80s|u0|Equal4~1_combout\,
	combout => \T80s|u0|mcode|Mux83~3_combout\);

-- Location: LCCOMB_X23_Y15_N4
\T80s|u0|mcode|Mux83~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~6_combout\ = (\T80s|u0|mcode|Mux83~3_combout\ & ((\T80s|u0|mcode|Mux83~5_combout\) # ((\T80s|u0|mcode|Mux83~4_combout\)))) # (!\T80s|u0|mcode|Mux83~3_combout\ & (((\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux83~5_combout\,
	datab => \T80s|u0|mcode|Mux83~4_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux83~3_combout\,
	combout => \T80s|u0|mcode|Mux83~6_combout\);

-- Location: LCCOMB_X23_Y15_N0
\T80s|u0|mcode|Mux83~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux83~17_combout\ = (\T80s|u0|mcode|Mux83~16_combout\ & ((\T80s|u0|mcode|Mux147~2_combout\) # ((!\T80s|u0|IR\(2))))) # (!\T80s|u0|mcode|Mux83~16_combout\ & (((\T80s|u0|mcode|Mux83~6_combout\ & \T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux83~16_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Mux83~6_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|mcode|Mux83~17_combout\);

-- Location: LCCOMB_X21_Y16_N28
\T80s|u0|mcode|Mux270~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux270~0_combout\ = (\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux147~2_combout\) # ((\T80s|u0|mcode|Mux281~11_combout\)))) # (!\T80s|u0|ISet\(0) & (((\T80s|u0|mcode|Mux83~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux281~11_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux83~17_combout\,
	combout => \T80s|u0|mcode|Mux270~0_combout\);

-- Location: LCCOMB_X23_Y16_N30
\T80s|u0|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal0~1_combout\ = \T80s|u0|TState\(2) $ (((\T80s|u0|mcode|Mux270~1_combout\) # ((!\T80s|u0|ISet\(1) & \T80s|u0|mcode|Mux270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux270~1_combout\,
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|ISet\(1),
	datad => \T80s|u0|mcode|Mux270~0_combout\,
	combout => \T80s|u0|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y13_N16
\T80s|u0|alu|Q_t~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~109_combout\ = (!\T80s|u0|IR\(7) & (\T80s|u0|IR\(0) & !\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~109_combout\);

-- Location: LCCOMB_X17_Y17_N6
\T80s|u0|alu|Q_t~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~112_combout\ = (\T80s|u0|alu|Q_t~109_combout\ & ((\T80s|u0|IR\(1)) # (\T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~109_combout\,
	combout => \T80s|u0|alu|Q_t~112_combout\);

-- Location: LCCOMB_X17_Y17_N2
\T80s|u0|alu|Q_t~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~139_combout\ = (\T80s|u0|IR\(0) & (((!\T80s|u0|mcode|Mux193~0_combout\) # (!\T80s|u0|alu|Q_t~105_combout\)))) # (!\T80s|u0|IR\(0) & (!\T80s|u0|mcode|Mux147~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~9_combout\,
	datab => \T80s|u0|alu|Q_t~105_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~139_combout\);

-- Location: LCCOMB_X17_Y17_N4
\T80s|u0|alu|Q_t~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~141_combout\ = (\T80s|u0|alu|Q_t~112_combout\ & (((\T80s|u0|alu|Q_t~139_combout\)))) # (!\T80s|u0|alu|Q_t~112_combout\ & ((\T80s|u0|alu|Q_t~140_combout\ & ((\T80s|u0|alu|Q_t~139_combout\))) # (!\T80s|u0|alu|Q_t~140_combout\ & 
-- (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~112_combout\,
	datab => \T80s|u0|alu|Q_t~140_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~139_combout\,
	combout => \T80s|u0|alu|Q_t~141_combout\);

-- Location: LCCOMB_X17_Y17_N14
\T80s|u0|alu|Q_t~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~142_combout\ = (\T80s|u0|alu|Q_t~109_combout\ & ((\T80s|u0|IR\(1)) # ((\T80s|u0|IR\(3) & !\T80s|u0|mcode|Mux193~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|alu|Q_t~109_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~142_combout\);

-- Location: LCCOMB_X17_Y17_N8
\T80s|u0|alu|Q_t~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~143_combout\ = (\T80s|u0|alu|Q_t~142_combout\) # ((!\T80s|u0|mcode|Mux147~2_combout\ & ((!\T80s|u0|mcode|Mux220~0_combout\) # (!\T80s|u0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|Equal3~0_combout\,
	datac => \T80s|u0|alu|Q_t~142_combout\,
	datad => \T80s|u0|mcode|Mux220~0_combout\,
	combout => \T80s|u0|alu|Q_t~143_combout\);

-- Location: LCCOMB_X17_Y17_N26
\T80s|u0|mcode|Mux84~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux84~2_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~141_combout\)) # (!\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~141_combout\,
	datac => \T80s|u0|alu|Q_t~143_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux84~2_combout\);

-- Location: LCCOMB_X27_Y14_N22
\T80s|u0|alu|Q_t~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~134_combout\ = (!\T80s|u0|IR\(7) & (!\T80s|u0|IR\(2) & ((\T80s|u0|IR\(0)) # (!\T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~134_combout\);

-- Location: LCCOMB_X28_Y14_N4
\T80s|u0|alu|Q_t~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~133_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|IR\(1)) # ((!\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|IR\(0) & (((!\T80s|u0|mcode|Mux147~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|mcode|Mux147~9_combout\,
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~133_combout\);

-- Location: LCCOMB_X27_Y14_N12
\T80s|u0|alu|Q_t~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~135_combout\ = (\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~134_combout\ & ((\T80s|u0|alu|Q_t~133_combout\))) # (!\T80s|u0|alu|Q_t~134_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(3),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|alu|Q_t~134_combout\,
	datad => \T80s|u0|alu|Q_t~133_combout\,
	combout => \T80s|u0|alu|Q_t~135_combout\);

-- Location: LCCOMB_X17_Y17_N18
\T80s|u0|alu|Q_t~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~137_combout\ = (!\T80s|u0|mcode|Mux147~2_combout\ & (((!\T80s|u0|mcode|Mux220~0_combout\) # (!\T80s|u0|mcode|Mux92~0_combout\)) # (!\T80s|u0|mcode|Mux147~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~9_combout\,
	datab => \T80s|u0|mcode|Mux92~0_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|mcode|Mux220~0_combout\,
	combout => \T80s|u0|alu|Q_t~137_combout\);

-- Location: LCCOMB_X18_Y16_N4
\T80s|u0|alu|Q_t~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~136_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(7) & \T80s|u0|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~136_combout\);

-- Location: LCCOMB_X17_Y17_N28
\T80s|u0|alu|Q_t~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~138_combout\ = (\T80s|u0|alu|Q_t~135_combout\) # ((!\T80s|u0|IR\(3) & ((\T80s|u0|alu|Q_t~137_combout\) # (\T80s|u0|alu|Q_t~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~135_combout\,
	datab => \T80s|u0|alu|Q_t~137_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~136_combout\,
	combout => \T80s|u0|alu|Q_t~138_combout\);

-- Location: LCCOMB_X26_Y14_N26
\T80s|u0|alu|Q_t~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~144_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|IR\(1)) # (!\T80s|u0|mcode|Mux193~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~144_combout\);

-- Location: LCCOMB_X26_Y14_N4
\T80s|u0|alu|Q_t~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~145_combout\ = (\T80s|u0|IR\(0) & (((\T80s|u0|IR\(2))))) # (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux147~4_combout\ & (\T80s|u0|IR\(2) $ (!\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux147~4_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|MCycle\(0),
	combout => \T80s|u0|alu|Q_t~145_combout\);

-- Location: LCCOMB_X26_Y14_N18
\T80s|u0|alu|Q_t~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~146_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|alu|Q_t~145_combout\)) # (!\T80s|u0|IR\(7) & ((\T80s|u0|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|alu|Q_t~145_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~146_combout\);

-- Location: LCCOMB_X26_Y14_N16
\T80s|u0|alu|Q_t~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~147_combout\ = (\T80s|u0|alu|Q_t~144_combout\ & ((\T80s|u0|alu|Q_t~145_combout\ $ (\T80s|u0|alu|Q_t~146_combout\)) # (!\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|alu|Q_t~144_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\ & 
-- ((\T80s|u0|alu|Q_t~146_combout\) # (!\T80s|u0|alu|Q_t~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~144_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|alu|Q_t~145_combout\,
	datad => \T80s|u0|alu|Q_t~146_combout\,
	combout => \T80s|u0|alu|Q_t~147_combout\);

-- Location: LCCOMB_X17_Y17_N12
\T80s|u0|alu|Q_t~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~148_combout\ = (\T80s|u0|alu|Q_t~135_combout\) # ((\T80s|u0|alu|Q_t~147_combout\ & !\T80s|u0|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|alu|Q_t~147_combout\,
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|alu|Q_t~135_combout\,
	combout => \T80s|u0|alu|Q_t~148_combout\);

-- Location: LCCOMB_X17_Y17_N10
\T80s|u0|mcode|Mux84~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux84~3_combout\ = (\T80s|u0|mcode|Mux84~2_combout\ & (((\T80s|u0|alu|Q_t~148_combout\) # (!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux84~2_combout\ & (\T80s|u0|alu|Q_t~138_combout\ & (\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux84~2_combout\,
	datab => \T80s|u0|alu|Q_t~138_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~148_combout\,
	combout => \T80s|u0|mcode|Mux84~3_combout\);

-- Location: LCCOMB_X18_Y14_N8
\T80s|u0|alu|Q_t~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~122_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~53_combout\ & (\T80s|u0|IR\(1)))) # (!\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(1) & \T80s|u0|alu|Q_t~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~53_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~78_combout\,
	combout => \T80s|u0|alu|Q_t~122_combout\);

-- Location: LCCOMB_X18_Y14_N2
\T80s|u0|alu|Q_t~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~311_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|MCycle\(0)) # ((\T80s|u0|MCycle\(2))))) # (!\T80s|u0|IR\(0) & (((!\T80s|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux45~2_combout\,
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~311_combout\);

-- Location: LCCOMB_X18_Y14_N10
\T80s|u0|alu|Q_t~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~123_combout\ = (\T80s|u0|alu|Q_t~122_combout\ & ((\T80s|u0|alu|Q_t~311_combout\))) # (!\T80s|u0|alu|Q_t~122_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|alu|Q_t~122_combout\,
	datad => \T80s|u0|alu|Q_t~311_combout\,
	combout => \T80s|u0|alu|Q_t~123_combout\);

-- Location: LCCOMB_X17_Y19_N30
\T80s|u0|alu|Q_t~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~130_combout\ = (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(7) & (\T80s|u0|IR\(0) & \T80s|u0|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~130_combout\);

-- Location: LCCOMB_X18_Y14_N6
\T80s|u0|alu|Q_t~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~131_combout\ = (!\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~130_combout\) # ((!\T80s|u0|IR\(0) & \T80s|u0|alu|Q_t~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~130_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~78_combout\,
	combout => \T80s|u0|alu|Q_t~131_combout\);

-- Location: LCCOMB_X18_Y14_N20
\T80s|u0|alu|Q_t~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~132_combout\ = (\T80s|u0|alu|Q_t~131_combout\ & (((\T80s|u0|IR\(0))) # (!\T80s|u0|mcode|Mux45~2_combout\))) # (!\T80s|u0|alu|Q_t~131_combout\ & (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~131_combout\,
	combout => \T80s|u0|alu|Q_t~132_combout\);

-- Location: LCCOMB_X29_Y14_N8
\T80s|u0|alu|Q_t~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~124_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & (!\T80s|u0|IR\(3) & \T80s|u0|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(2),
	datac => \T80s|u0|IR\(3),
	datad => \T80s|u0|IR\(7),
	combout => \T80s|u0|alu|Q_t~124_combout\);

-- Location: LCCOMB_X29_Y14_N6
\T80s|u0|alu|Q_t~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~125_combout\ = (\T80s|u0|MCycle\(0)) # ((\T80s|u0|MCycle\(1) & ((\T80s|u0|MCycle\(2)) # (!\T80s|u0|alu|Q_t~124_combout\))) # (!\T80s|u0|MCycle\(1) & (!\T80s|u0|alu|Q_t~124_combout\ & \T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|alu|Q_t~124_combout\,
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~125_combout\);

-- Location: LCCOMB_X18_Y14_N0
\T80s|u0|alu|Q_t~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~126_combout\ = (\T80s|u0|alu|Q_t~78_combout\ & ((\T80s|u0|IR\(1) & ((!\T80s|u0|mcode|Mux147~2_combout\))) # (!\T80s|u0|IR\(1) & (!\T80s|u0|mcode|Mux45~2_combout\)))) # (!\T80s|u0|alu|Q_t~78_combout\ & 
-- (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|alu|Q_t~78_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~126_combout\);

-- Location: LCCOMB_X18_Y14_N14
\T80s|u0|alu|Q_t~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~127_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|alu|Q_t~125_combout\)) # (!\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(0),
	datac => \T80s|u0|alu|Q_t~125_combout\,
	datad => \T80s|u0|alu|Q_t~126_combout\,
	combout => \T80s|u0|alu|Q_t~127_combout\);

-- Location: LCCOMB_X18_Y14_N12
\T80s|u0|alu|Q_t~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~128_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~88_combout\))) # (!\T80s|u0|IR\(0) & (\T80s|u0|mcode|Mux215~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux215~0_combout\,
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|alu|Q_t~88_combout\,
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~128_combout\);

-- Location: LCCOMB_X18_Y14_N26
\T80s|u0|alu|Q_t~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~129_combout\ = (\T80s|u0|alu|Q_t~128_combout\ & ((\T80s|u0|IR\(1) & (!\T80s|u0|mcode|Mux147~2_combout\)) # (!\T80s|u0|IR\(1) & ((\T80s|u0|alu|Q_t~311_combout\))))) # (!\T80s|u0|alu|Q_t~128_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~128_combout\,
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~311_combout\,
	combout => \T80s|u0|alu|Q_t~129_combout\);

-- Location: LCCOMB_X18_Y14_N16
\T80s|u0|mcode|Mux84~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux84~0_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~127_combout\)) # (!\T80s|u0|IR\(5) & ((\T80s|u0|alu|Q_t~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~127_combout\,
	datac => \T80s|u0|alu|Q_t~129_combout\,
	datad => \T80s|u0|IR\(5),
	combout => \T80s|u0|mcode|Mux84~0_combout\);

-- Location: LCCOMB_X18_Y14_N22
\T80s|u0|mcode|Mux84~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux84~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux84~0_combout\ & ((\T80s|u0|alu|Q_t~132_combout\))) # (!\T80s|u0|mcode|Mux84~0_combout\ & (\T80s|u0|alu|Q_t~123_combout\)))) # (!\T80s|u0|IR\(4) & 
-- (((\T80s|u0|mcode|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~123_combout\,
	datab => \T80s|u0|alu|Q_t~132_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux84~0_combout\,
	combout => \T80s|u0|mcode|Mux84~1_combout\);

-- Location: LCCOMB_X23_Y16_N14
\T80s|u0|mcode|Mux271~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux271~0_combout\ = (!\T80s|u0|ISet\(0) & ((\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux84~1_combout\))) # (!\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux84~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux84~3_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux84~1_combout\,
	combout => \T80s|u0|mcode|Mux271~0_combout\);

-- Location: LCCOMB_X24_Y16_N4
\T80s|u0|mcode|Mux272~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux272~1_combout\ = (\T80s|u0|ISet\(0) & ((\T80s|u0|mcode|Mux127~8_combout\ & ((!\T80s|u0|mcode|Mux193~0_combout\))) # (!\T80s|u0|mcode|Mux127~8_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|mcode|Mux147~2_combout\,
	datac => \T80s|u0|mcode|Mux193~0_combout\,
	datad => \T80s|u0|mcode|Mux127~8_combout\,
	combout => \T80s|u0|mcode|Mux272~1_combout\);

-- Location: LCCOMB_X23_Y16_N4
\T80s|u0|mcode|Mux271~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux271~1_combout\ = (\T80s|u0|ISet\(1) & (\T80s|u0|mcode|Mux204~1_combout\)) # (!\T80s|u0|ISet\(1) & (((\T80s|u0|mcode|Mux271~0_combout\) # (\T80s|u0|mcode|Mux272~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux204~1_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux271~0_combout\,
	datad => \T80s|u0|mcode|Mux272~1_combout\,
	combout => \T80s|u0|mcode|Mux271~1_combout\);

-- Location: LCCOMB_X23_Y16_N18
\T80s|u0|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal0~0_combout\ = \T80s|u0|TState\(1) $ (((\T80s|u0|mcode|Mux271~1_combout\ & !\T80s|u0|mcode|Mux147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|TState\(1),
	datac => \T80s|u0|mcode|Mux271~1_combout\,
	datad => \T80s|u0|mcode|Mux147~0_combout\,
	combout => \T80s|u0|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y13_N28
\T80s|u0|alu|Q_t~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~87_combout\ = (\T80s|u0|alu|Q_t~85_combout\ & ((\T80s|u0|alu|Q_t~86_combout\) # ((!\T80s|u0|mcode|Mux193~0_combout\)))) # (!\T80s|u0|alu|Q_t~85_combout\ & (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~86_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~85_combout\,
	combout => \T80s|u0|alu|Q_t~87_combout\);

-- Location: LCCOMB_X29_Y13_N14
\T80s|u0|mcode|Mux205~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux205~0_combout\ = (\T80s|u0|IR\(5) & (\T80s|u0|IR\(6))) # (!\T80s|u0|IR\(5) & ((\T80s|u0|IR\(6) & ((\T80s|u0|alu|Q_t~87_combout\))) # (!\T80s|u0|IR\(6) & (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~87_combout\,
	combout => \T80s|u0|mcode|Mux205~0_combout\);

-- Location: LCCOMB_X29_Y13_N24
\T80s|u0|alu|Q_t~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~83_combout\ = (\T80s|u0|IR\(1) & (!\T80s|u0|IR\(2) & ((\T80s|u0|MCycle\(1)) # (\T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|MCycle\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(0),
	combout => \T80s|u0|alu|Q_t~83_combout\);

-- Location: LCCOMB_X29_Y13_N2
\T80s|u0|alu|Q_t~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~82_combout\ = (\T80s|u0|MCycle\(2)) # ((\T80s|u0|IR\(0) & ((\T80s|u0|MCycle\(0)) # (!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~82_combout\);

-- Location: LCCOMB_X29_Y13_N22
\T80s|u0|alu|Q_t~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~84_combout\ = (\T80s|u0|IR\(7) & ((\T80s|u0|alu|Q_t~83_combout\ & ((\T80s|u0|alu|Q_t~82_combout\))) # (!\T80s|u0|alu|Q_t~83_combout\ & (!\T80s|u0|mcode|Mux147~2_combout\)))) # (!\T80s|u0|IR\(7) & (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(7),
	datab => \T80s|u0|alu|Q_t~83_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~82_combout\,
	combout => \T80s|u0|alu|Q_t~84_combout\);

-- Location: LCCOMB_X29_Y13_N16
\T80s|u0|mcode|Mux205~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux205~4_combout\ = (\T80s|u0|IR\(5) & ((\T80s|u0|mcode|Mux205~0_combout\ & ((!\T80s|u0|mcode|Mux205~3_combout\))) # (!\T80s|u0|mcode|Mux205~0_combout\ & (\T80s|u0|alu|Q_t~84_combout\)))) # (!\T80s|u0|IR\(5) & 
-- (\T80s|u0|mcode|Mux205~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|mcode|Mux205~0_combout\,
	datac => \T80s|u0|alu|Q_t~84_combout\,
	datad => \T80s|u0|mcode|Mux205~3_combout\,
	combout => \T80s|u0|mcode|Mux205~4_combout\);

-- Location: LCCOMB_X23_Y16_N8
\T80s|u0|mcode|Mux272~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux272~0_combout\ = (\T80s|u0|mcode|Mux205~4_combout\ & ((\T80s|u0|ISet\(1)) # ((\T80s|u0|MCycle\(2) & \T80s|u0|mcode|Mux147~8_combout\)))) # (!\T80s|u0|mcode|Mux205~4_combout\ & (((\T80s|u0|MCycle\(2) & \T80s|u0|mcode|Mux147~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux205~4_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|MCycle\(2),
	datad => \T80s|u0|mcode|Mux147~8_combout\,
	combout => \T80s|u0|mcode|Mux272~0_combout\);

-- Location: LCCOMB_X21_Y15_N20
\T80s|u0|alu|Q_t~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~92_combout\ = (\T80s|u0|IR\(7) & (!\T80s|u0|IR\(1) & ((\T80s|u0|mcode|Mux147~5_combout\) # (!\T80s|u0|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|mcode|Mux147~5_combout\,
	datad => \T80s|u0|IR\(1),
	combout => \T80s|u0|alu|Q_t~92_combout\);

-- Location: LCCOMB_X17_Y19_N10
\T80s|u0|alu|Q_t~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~93_combout\ = (!\T80s|u0|IR\(0) & \T80s|u0|alu|Q_t~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~92_combout\,
	combout => \T80s|u0|alu|Q_t~93_combout\);

-- Location: LCCOMB_X17_Y16_N20
\T80s|u0|alu|Q_t~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~106_combout\ = (\T80s|u0|IR\(7) & (\T80s|u0|IR\(0) & (\T80s|u0|IR\(2) $ (\T80s|u0|alu|Q_t~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~105_combout\,
	combout => \T80s|u0|alu|Q_t~106_combout\);

-- Location: LCCOMB_X17_Y19_N20
\T80s|u0|alu|Q_t~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~103_combout\ = (\T80s|u0|IR\(0) & (((!\T80s|u0|IR\(1) & \T80s|u0|IR\(3))))) # (!\T80s|u0|IR\(0) & (\T80s|u0|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~103_combout\);

-- Location: LCCOMB_X17_Y19_N8
\T80s|u0|alu|Q_t~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~309_combout\ = (\T80s|u0|alu|Q_t~103_combout\ & ((\T80s|u0|mcode|Mux45~2_combout\) # ((\T80s|u0|IR\(3) & \T80s|u0|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~103_combout\,
	combout => \T80s|u0|alu|Q_t~309_combout\);

-- Location: LCCOMB_X17_Y16_N6
\T80s|u0|alu|Q_t~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~107_combout\ = (\T80s|u0|alu|Q_t~93_combout\ & (((!\T80s|u0|alu|Q_t~309_combout\)))) # (!\T80s|u0|alu|Q_t~93_combout\ & ((\T80s|u0|alu|Q_t~106_combout\ & (!\T80s|u0|alu|Q_t~309_combout\)) # (!\T80s|u0|alu|Q_t~106_combout\ & 
-- ((!\T80s|u0|mcode|Mux147~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~93_combout\,
	datab => \T80s|u0|alu|Q_t~106_combout\,
	datac => \T80s|u0|alu|Q_t~309_combout\,
	datad => \T80s|u0|mcode|Mux147~2_combout\,
	combout => \T80s|u0|alu|Q_t~107_combout\);

-- Location: LCCOMB_X20_Y16_N22
\T80s|u0|alu|Q_t~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~90_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~89_combout\) # ((\T80s|u0|alu|Q_t~88_combout\) # (!\T80s|u0|mcode|Mux147~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|alu|Q_t~89_combout\,
	datac => \T80s|u0|alu|Q_t~88_combout\,
	datad => \T80s|u0|mcode|Mux147~9_combout\,
	combout => \T80s|u0|alu|Q_t~90_combout\);

-- Location: LCCOMB_X17_Y16_N2
\T80s|u0|alu|Q_t~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~91_combout\ = (\T80s|u0|alu|Q_t~90_combout\) # ((!\T80s|u0|IR\(0) & ((!\T80s|u0|IR\(2)) # (!\T80s|u0|mcode|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|mcode|Mux45~2_combout\,
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|alu|Q_t~90_combout\,
	combout => \T80s|u0|alu|Q_t~91_combout\);

-- Location: LCCOMB_X17_Y16_N14
\T80s|u0|alu|Q_t~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~95_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(7) & !\T80s|u0|alu|Q_t~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|alu|Q_t~94_combout\,
	combout => \T80s|u0|alu|Q_t~95_combout\);

-- Location: LCCOMB_X17_Y16_N16
\T80s|u0|alu|Q_t~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~96_combout\ = (\T80s|u0|alu|Q_t~95_combout\ & (((\T80s|u0|alu|Q_t~91_combout\)))) # (!\T80s|u0|alu|Q_t~95_combout\ & ((\T80s|u0|alu|Q_t~93_combout\ & ((\T80s|u0|alu|Q_t~91_combout\))) # (!\T80s|u0|alu|Q_t~93_combout\ & 
-- (!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|alu|Q_t~91_combout\,
	datac => \T80s|u0|alu|Q_t~95_combout\,
	datad => \T80s|u0|alu|Q_t~93_combout\,
	combout => \T80s|u0|alu|Q_t~96_combout\);

-- Location: LCCOMB_X17_Y19_N0
\T80s|u0|alu|Q_t~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~101_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(2) & (\T80s|u0|IR\(7)))) # (!\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~92_combout\,
	combout => \T80s|u0|alu|Q_t~101_combout\);

-- Location: LCCOMB_X17_Y19_N2
\T80s|u0|alu|Q_t~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~102_combout\ = (\T80s|u0|IR\(0) & (\T80s|u0|IR\(3) & ((\T80s|u0|MCycle\(0)) # (\T80s|u0|MCycle\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|alu|Q_t~102_combout\);

-- Location: LCCOMB_X17_Y19_N18
\T80s|u0|alu|Q_t~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~104_combout\ = (\T80s|u0|alu|Q_t~101_combout\ & (((\T80s|u0|alu|Q_t~102_combout\)) # (!\T80s|u0|alu|Q_t~309_combout\))) # (!\T80s|u0|alu|Q_t~101_combout\ & (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~309_combout\,
	datab => \T80s|u0|alu|Q_t~101_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~102_combout\,
	combout => \T80s|u0|alu|Q_t~104_combout\);

-- Location: LCCOMB_X17_Y19_N26
\T80s|u0|alu|Q_t~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~98_combout\ = (\T80s|u0|IR\(2) & (\T80s|u0|IR\(7) & ((\T80s|u0|IR\(1)) # (!\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(2),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(7),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~98_combout\);

-- Location: LCCOMB_X17_Y19_N16
\T80s|u0|alu|Q_t~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~97_combout\ = (\T80s|u0|alu|Q_t~92_combout\ & (((!\T80s|u0|IR\(2))) # (!\T80s|u0|mcode|Mux45~2_combout\))) # (!\T80s|u0|alu|Q_t~92_combout\ & (((!\T80s|u0|mcode|Mux147~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux45~2_combout\,
	datab => \T80s|u0|alu|Q_t~92_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|IR\(2),
	combout => \T80s|u0|alu|Q_t~97_combout\);

-- Location: LCCOMB_X17_Y19_N12
\T80s|u0|alu|Q_t~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~99_combout\ = ((\T80s|u0|MCycle\(1) & ((!\T80s|u0|alu|Q_t~75_combout\) # (!\T80s|u0|IR\(1))))) # (!\T80s|u0|mcode|Mux147~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(1),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|alu|Q_t~75_combout\,
	datad => \T80s|u0|mcode|Mux147~9_combout\,
	combout => \T80s|u0|alu|Q_t~99_combout\);

-- Location: LCCOMB_X17_Y19_N22
\T80s|u0|alu|Q_t~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~100_combout\ = (\T80s|u0|IR\(0) & ((\T80s|u0|alu|Q_t~98_combout\) # ((\T80s|u0|alu|Q_t~99_combout\)))) # (!\T80s|u0|IR\(0) & (((\T80s|u0|alu|Q_t~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~98_combout\,
	datab => \T80s|u0|alu|Q_t~97_combout\,
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|alu|Q_t~99_combout\,
	combout => \T80s|u0|alu|Q_t~100_combout\);

-- Location: LCCOMB_X17_Y19_N28
\T80s|u0|mcode|Mux85~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux85~0_combout\ = (\T80s|u0|IR\(5) & (((\T80s|u0|alu|Q_t~100_combout\) # (\T80s|u0|IR\(4))))) # (!\T80s|u0|IR\(5) & (\T80s|u0|alu|Q_t~104_combout\ & ((!\T80s|u0|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(5),
	datab => \T80s|u0|alu|Q_t~104_combout\,
	datac => \T80s|u0|alu|Q_t~100_combout\,
	datad => \T80s|u0|IR\(4),
	combout => \T80s|u0|mcode|Mux85~0_combout\);

-- Location: LCCOMB_X17_Y16_N12
\T80s|u0|mcode|Mux85~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux85~1_combout\ = (\T80s|u0|IR\(4) & ((\T80s|u0|mcode|Mux85~0_combout\ & (\T80s|u0|alu|Q_t~107_combout\)) # (!\T80s|u0|mcode|Mux85~0_combout\ & ((\T80s|u0|alu|Q_t~96_combout\))))) # (!\T80s|u0|IR\(4) & 
-- (((\T80s|u0|mcode|Mux85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~107_combout\,
	datab => \T80s|u0|alu|Q_t~96_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|mcode|Mux85~0_combout\,
	combout => \T80s|u0|mcode|Mux85~1_combout\);

-- Location: LCCOMB_X17_Y17_N22
\T80s|u0|alu|Q_t~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~110_combout\ = (\T80s|u0|IR\(3) & (\T80s|u0|IR\(0) & !\T80s|u0|mcode|Mux193~0_combout\)) # (!\T80s|u0|IR\(3) & (!\T80s|u0|IR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|IR\(0),
	datad => \T80s|u0|mcode|Mux193~0_combout\,
	combout => \T80s|u0|alu|Q_t~110_combout\);

-- Location: LCCOMB_X17_Y17_N24
\T80s|u0|alu|Q_t~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~310_combout\ = (!\T80s|u0|mcode|Mux147~2_combout\ & (((!\T80s|u0|IR\(1) & !\T80s|u0|IR\(3))) # (!\T80s|u0|alu|Q_t~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|IR\(3),
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~109_combout\,
	combout => \T80s|u0|alu|Q_t~310_combout\);

-- Location: LCCOMB_X17_Y17_N20
\T80s|u0|alu|Q_t~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~111_combout\ = (\T80s|u0|alu|Q_t~310_combout\) # ((!\T80s|u0|IR\(1) & (\T80s|u0|mcode|Mux220~0_combout\ & \T80s|u0|alu|Q_t~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|mcode|Mux220~0_combout\,
	datac => \T80s|u0|alu|Q_t~110_combout\,
	datad => \T80s|u0|alu|Q_t~310_combout\,
	combout => \T80s|u0|alu|Q_t~111_combout\);

-- Location: LCCOMB_X17_Y17_N0
\T80s|u0|alu|Q_t~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~113_combout\ = (\T80s|u0|alu|Q_t~112_combout\ & (((\T80s|u0|mcode|Mux193~0_combout\) # (!\T80s|u0|alu|Q_t~105_combout\)))) # (!\T80s|u0|alu|Q_t~112_combout\ & (\T80s|u0|mcode|Mux147~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~2_combout\,
	datab => \T80s|u0|mcode|Mux193~0_combout\,
	datac => \T80s|u0|alu|Q_t~105_combout\,
	datad => \T80s|u0|alu|Q_t~112_combout\,
	combout => \T80s|u0|alu|Q_t~113_combout\);

-- Location: LCCOMB_X18_Y14_N4
\T80s|u0|alu|Q_t~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~115_combout\ = (\T80s|u0|mcode|Mux147~2_combout\) # ((\T80s|u0|alu|Q_t~109_combout\ & ((\T80s|u0|IR\(1)) # (\T80s|u0|alu|Q_t~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(1),
	datab => \T80s|u0|alu|Q_t~109_combout\,
	datac => \T80s|u0|mcode|Mux147~2_combout\,
	datad => \T80s|u0|alu|Q_t~114_combout\,
	combout => \T80s|u0|alu|Q_t~115_combout\);

-- Location: LCCOMB_X17_Y16_N18
\T80s|u0|mcode|Mux85~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux85~2_combout\ = (\T80s|u0|IR\(4) & (((\T80s|u0|IR\(5))))) # (!\T80s|u0|IR\(4) & ((\T80s|u0|IR\(5) & (!\T80s|u0|alu|Q_t~113_combout\)) # (!\T80s|u0|IR\(5) & ((!\T80s|u0|alu|Q_t~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(4),
	datab => \T80s|u0|alu|Q_t~113_combout\,
	datac => \T80s|u0|IR\(5),
	datad => \T80s|u0|alu|Q_t~115_combout\,
	combout => \T80s|u0|mcode|Mux85~2_combout\);

-- Location: LCCOMB_X17_Y18_N30
\T80s|u0|alu|Q_t~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~116_combout\ = (\T80s|u0|IR\(2) & (((!\T80s|u0|IR\(1) & !\T80s|u0|IR\(3))))) # (!\T80s|u0|IR\(2) & (\T80s|u0|IR\(0) & ((\T80s|u0|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|IR\(0),
	datab => \T80s|u0|IR\(1),
	datac => \T80s|u0|IR\(2),
	datad => \T80s|u0|IR\(3),
	combout => \T80s|u0|alu|Q_t~116_combout\);

-- Location: LCCOMB_X18_Y14_N18
\T80s|u0|alu|Q_t~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~117_combout\ = (\T80s|u0|MCycle\(0) & (!\T80s|u0|IR\(7) & (\T80s|u0|MCycle\(1) & \T80s|u0|alu|Q_t~116_combout\))) # (!\T80s|u0|MCycle\(0) & (((!\T80s|u0|MCycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|IR\(7),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|alu|Q_t~116_combout\,
	combout => \T80s|u0|alu|Q_t~117_combout\);

-- Location: LCCOMB_X18_Y14_N28
\T80s|u0|alu|Q_t~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|alu|Q_t~118_combout\ = (\T80s|u0|MCycle\(2) & (\T80s|u0|alu|Q_t~109_combout\ & (\T80s|u0|IR\(1)))) # (!\T80s|u0|MCycle\(2) & ((\T80s|u0|alu|Q_t~117_combout\) # ((\T80s|u0|alu|Q_t~109_combout\ & \T80s|u0|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(2),
	datab => \T80s|u0|alu|Q_t~109_combout\,
	datac => \T80s|u0|IR\(1),
	datad => \T80s|u0|alu|Q_t~117_combout\,
	combout => \T80s|u0|alu|Q_t~118_combout\);

-- Location: LCCOMB_X18_Y14_N30
\T80s|u0|mcode|Mux85~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux85~3_combout\ = (\T80s|u0|mcode|Mux85~2_combout\ & (((!\T80s|u0|alu|Q_t~118_combout\) # (!\T80s|u0|IR\(4))))) # (!\T80s|u0|mcode|Mux85~2_combout\ & (\T80s|u0|alu|Q_t~111_combout\ & (\T80s|u0|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|alu|Q_t~111_combout\,
	datab => \T80s|u0|mcode|Mux85~2_combout\,
	datac => \T80s|u0|IR\(4),
	datad => \T80s|u0|alu|Q_t~118_combout\,
	combout => \T80s|u0|mcode|Mux85~3_combout\);

-- Location: LCCOMB_X23_Y16_N6
\T80s|u0|mcode|Mux272~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux272~2_combout\ = (!\T80s|u0|ISet\(0) & ((\T80s|u0|IR\(6) & (\T80s|u0|mcode|Mux85~1_combout\)) # (!\T80s|u0|IR\(6) & ((\T80s|u0|mcode|Mux85~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux85~1_combout\,
	datab => \T80s|u0|IR\(6),
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|mcode|Mux85~3_combout\,
	combout => \T80s|u0|mcode|Mux272~2_combout\);

-- Location: LCCOMB_X23_Y16_N0
\T80s|u0|mcode|Mux272~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux272~3_combout\ = (\T80s|u0|mcode|Mux272~0_combout\) # ((!\T80s|u0|ISet\(1) & ((\T80s|u0|mcode|Mux272~1_combout\) # (\T80s|u0|mcode|Mux272~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux272~1_combout\,
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|mcode|Mux272~0_combout\,
	datad => \T80s|u0|mcode|Mux272~2_combout\,
	combout => \T80s|u0|mcode|Mux272~3_combout\);

-- Location: LCCOMB_X23_Y16_N10
\T80s|u0|TState~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|TState~1_combout\ = ((!\T80s|u0|Equal0~1_combout\ & (!\T80s|u0|Equal0~0_combout\ & \T80s|u0|mcode|Mux272~3_combout\))) # (!\T80s|u0|TState\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~1_combout\,
	datab => \T80s|u0|Equal0~0_combout\,
	datac => \T80s|u0|TState\(0),
	datad => \T80s|u0|mcode|Mux272~3_combout\,
	combout => \T80s|u0|TState~1_combout\);

-- Location: FF_X23_Y16_N11
\T80s|u0|TState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|TState~1_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|TState\(0));

-- Location: LCCOMB_X23_Y16_N20
\T80s|u0|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|Equal0~2_combout\ = (!\T80s|u0|Equal0~0_combout\ & (!\T80s|u0|Equal0~1_combout\ & (\T80s|u0|TState\(0) $ (!\T80s|u0|mcode|Mux272~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|TState\(0),
	datab => \T80s|u0|Equal0~0_combout\,
	datac => \T80s|u0|Equal0~1_combout\,
	datad => \T80s|u0|mcode|Mux272~3_combout\,
	combout => \T80s|u0|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y18_N8
\T80s|u0|MCycle[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[0]~4_combout\ = (\T80s|u0|mcode|Mux147~0_combout\ & (((!\T80s|u0|Pre_XY_F_M\(0))))) # (!\T80s|u0|mcode|Mux147~0_combout\ & ((\T80s|u0|MCycle\(0)) # ((\T80s|u0|process_7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux147~0_combout\,
	datab => \T80s|u0|MCycle\(0),
	datac => \T80s|u0|Pre_XY_F_M\(0),
	datad => \T80s|u0|process_7~1_combout\,
	combout => \T80s|u0|MCycle[0]~4_combout\);

-- Location: LCCOMB_X28_Y18_N20
\T80s|u0|MCycle[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|MCycle[0]~5_combout\ = (\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|NextIs_XY_Fetch~4_combout\)) # (!\T80s|u0|MCycle[0]~4_combout\))) # (!\T80s|u0|Equal0~2_combout\ & (((\T80s|u0|MCycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|Equal0~2_combout\,
	datab => \T80s|u0|MCycle[0]~4_combout\,
	datac => \T80s|u0|MCycle\(0),
	datad => \T80s|u0|NextIs_XY_Fetch~4_combout\,
	combout => \T80s|u0|MCycle[0]~5_combout\);

-- Location: FF_X28_Y18_N21
\T80s|u0|MCycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|MCycle[0]~5_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|MCycle\(0));

-- Location: LCCOMB_X27_Y16_N28
\T80s|u0|process_0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|process_0~1_combout\ = (\T80s|u0|MCycle\(0)) # ((\T80s|u0|TState\(2)) # ((\T80s|u0|MCycle\(1)) # (\T80s|u0|MCycle\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|MCycle\(0),
	datab => \T80s|u0|TState\(2),
	datac => \T80s|u0|MCycle\(1),
	datad => \T80s|u0|MCycle\(2),
	combout => \T80s|u0|process_0~1_combout\);

-- Location: LCCOMB_X19_Y16_N30
\T80s|u0|ISet[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[0]~5_combout\ = (\T80s|u0|process_0~1_combout\) # ((\T80s|u0|Equal56~1_combout\ & (!\T80s|u0|mcode|Mux115~5_combout\ & \T80s|u0|XY_State~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|process_0~1_combout\,
	datab => \T80s|u0|Equal56~1_combout\,
	datac => \T80s|u0|mcode|Mux115~5_combout\,
	datad => \T80s|u0|XY_State~0_combout\,
	combout => \T80s|u0|ISet[0]~5_combout\);

-- Location: LCCOMB_X19_Y16_N14
\T80s|u0|ISet[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|ISet[0]~6_combout\ = (\T80s|u0|ISet[0]~3_combout\ & ((\T80s|u0|ISet\(0)))) # (!\T80s|u0|ISet[0]~3_combout\ & (\T80s|u0|ISet[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet[0]~5_combout\,
	datac => \T80s|u0|ISet\(0),
	datad => \T80s|u0|ISet[0]~3_combout\,
	combout => \T80s|u0|ISet[0]~6_combout\);

-- Location: FF_X19_Y16_N15
\T80s|u0|ISet[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|ISet[0]~6_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|ISet\(0));

-- Location: LCCOMB_X26_Y17_N30
\T80s|u0|mcode|Mux304~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|mcode|Mux304~4_combout\ = (\T80s|u0|ISet\(0) & (!\T80s|u0|ISet\(1) & (!\T80s|u0|Equal4~0_combout\ & !\T80s|u0|RegAddrA~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|ISet\(0),
	datab => \T80s|u0|ISet\(1),
	datac => \T80s|u0|Equal4~0_combout\,
	datad => \T80s|u0|RegAddrA~2_combout\,
	combout => \T80s|u0|mcode|Mux304~4_combout\);

-- Location: LCCOMB_X27_Y17_N8
\T80s|u0|DO[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO[0]~0_combout\ = (\T80s|u0|mcode|Mux304~4_combout\ & ((\T80s|u0|alu|Mux38~3_combout\))) # (!\T80s|u0|mcode|Mux304~4_combout\ & (\T80s|u0|Save_Mux[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|mcode|Mux304~4_combout\,
	datab => \T80s|u0|Save_Mux[0]~7_combout\,
	datad => \T80s|u0|alu|Mux38~3_combout\,
	combout => \T80s|u0|DO[0]~0_combout\);

-- Location: LCCOMB_X27_Y21_N2
\T80s|u0|DO~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~15_combout\ = (\T80s|u0|DO[0]~13_combout\ & (((\T80s|u0|DO[0]~14_combout\)))) # (!\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|DO[0]~14_combout\ & (\T80s|u0|DO\(0))) # (!\T80s|u0|DO[0]~14_combout\ & ((\T80s|u0|BusB\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO\(0),
	datab => \T80s|u0|BusB\(4),
	datac => \T80s|u0|DO[0]~13_combout\,
	datad => \T80s|u0|DO[0]~14_combout\,
	combout => \T80s|u0|DO~15_combout\);

-- Location: LCCOMB_X27_Y21_N0
\T80s|u0|DO~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \T80s|u0|DO~16_combout\ = (\T80s|u0|DO[0]~13_combout\ & ((\T80s|u0|DO~15_combout\ & (\T80s|u0|BusA\(0))) # (!\T80s|u0|DO~15_combout\ & ((\T80s|u0|BusB\(0)))))) # (!\T80s|u0|DO[0]~13_combout\ & (\T80s|u0|DO~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|DO[0]~13_combout\,
	datab => \T80s|u0|DO~15_combout\,
	datac => \T80s|u0|BusA\(0),
	datad => \T80s|u0|BusB\(0),
	combout => \T80s|u0|DO~16_combout\);

-- Location: FF_X27_Y17_N9
\T80s|u0|DO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \T80s|u0|DO[0]~0_combout\,
	asdata => \T80s|u0|DO~16_combout\,
	clrn => \ALT_INV_Equal0~2clkctrl_outclk\,
	sload => \T80s|u0|DO[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T80s|u0|DO\(0));

-- Location: LCCOMB_X20_Y12_N6
ram_wren : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_wren~combout\ = (!\T80s|u0|A\(11) & (\trs_glue|RAMCS_n_i~0_combout\ & ((!\T80s|WR_n~q\) # (!\T80s|MREQ_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(11),
	datab => \T80s|MREQ_n~q\,
	datac => \T80s|WR_n~q\,
	datad => \trs_glue|RAMCS_n_i~0_combout\,
	combout => \ram_wren~combout\);

-- Location: CLKCTRL_G19
\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X17_Y11_N16
\sdram|reset[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[0]~5_combout\ = \sdram|reset\(0) $ (VCC)
-- \sdram|reset[0]~6\ = CARRY(\sdram|reset\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram|reset\(0),
	datad => VCC,
	combout => \sdram|reset[0]~5_combout\,
	cout => \sdram|reset[0]~6\);

-- Location: LCCOMB_X17_Y11_N18
\sdram|reset[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[1]~9_combout\ = (\sdram|reset\(1) & (\sdram|reset[0]~6\ & VCC)) # (!\sdram|reset\(1) & (!\sdram|reset[0]~6\))
-- \sdram|reset[1]~10\ = CARRY((!\sdram|reset\(1) & !\sdram|reset[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram|reset\(1),
	datad => VCC,
	cin => \sdram|reset[0]~6\,
	combout => \sdram|reset[1]~9_combout\,
	cout => \sdram|reset[1]~10\);

-- Location: LCCOMB_X17_Y11_N20
\sdram|reset[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[2]~11_combout\ = (\sdram|reset\(2) & ((GND) # (!\sdram|reset[1]~10\))) # (!\sdram|reset\(2) & (\sdram|reset[1]~10\ $ (GND)))
-- \sdram|reset[2]~12\ = CARRY((\sdram|reset\(2)) # (!\sdram|reset[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sdram|reset\(2),
	datad => VCC,
	cin => \sdram|reset[1]~10\,
	combout => \sdram|reset[2]~11_combout\,
	cout => \sdram|reset[2]~12\);

-- Location: FF_X17_Y11_N21
\sdram|reset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|reset[2]~11_combout\,
	asdata => VCC,
	sload => \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	ena => \sdram|reset[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|reset\(2));

-- Location: LCCOMB_X17_Y11_N22
\sdram|reset[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[3]~13_combout\ = (\sdram|reset\(3) & (\sdram|reset[2]~12\ & VCC)) # (!\sdram|reset\(3) & (!\sdram|reset[2]~12\))
-- \sdram|reset[3]~14\ = CARRY((!\sdram|reset\(3) & !\sdram|reset[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(3),
	datad => VCC,
	cin => \sdram|reset[2]~12\,
	combout => \sdram|reset[3]~13_combout\,
	cout => \sdram|reset[3]~14\);

-- Location: FF_X17_Y11_N23
\sdram|reset[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|reset[3]~13_combout\,
	asdata => VCC,
	sload => \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	ena => \sdram|reset[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|reset\(3));

-- Location: LCCOMB_X17_Y11_N24
\sdram|reset[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[4]~15_combout\ = \sdram|reset[3]~14\ $ (\sdram|reset\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sdram|reset\(4),
	cin => \sdram|reset[3]~14\,
	combout => \sdram|reset[4]~15_combout\);

-- Location: FF_X17_Y11_N25
\sdram|reset[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|reset[4]~15_combout\,
	asdata => VCC,
	sload => \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	ena => \sdram|reset[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|reset\(4));

-- Location: LCCOMB_X17_Y11_N12
\sdram|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|Equal3~0_combout\ = (!\sdram|reset\(4) & (!\sdram|reset\(0) & (!\sdram|reset\(3) & !\sdram|reset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(4),
	datab => \sdram|reset\(0),
	datac => \sdram|reset\(3),
	datad => \sdram|reset\(2),
	combout => \sdram|Equal3~0_combout\);

-- Location: LCCOMB_X20_Y12_N2
\sdram|q[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|q[1]~1_combout\ = (\sdram|q\(0) & (((\sdram|q\(2) & !GLOBAL(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\))) # (!\sdram|q\(1)))) # (!\sdram|q\(0) & (((\sdram|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datac => \sdram|q\(1),
	datad => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \sdram|q[1]~1_combout\);

-- Location: FF_X20_Y12_N3
\sdram|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|q[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|q\(1));

-- Location: LCCOMB_X20_Y12_N20
\sdram|q[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|q[2]~2_combout\ = (\sdram|q\(0) & ((\sdram|q\(1) & ((!GLOBAL(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)) # (!\sdram|q\(2)))) # (!\sdram|q\(1) & (\sdram|q\(2))))) # (!\sdram|q\(0) & (((\sdram|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(1),
	datac => \sdram|q\(2),
	datad => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \sdram|q[2]~2_combout\);

-- Location: FF_X20_Y12_N21
\sdram|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|q[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|q\(2));

-- Location: LCCOMB_X20_Y12_N12
\sdram|q[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|q[0]~0_combout\ = (\sdram|q\(2) & ((\sdram|q\(1) & ((!GLOBAL(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\)))) # (!\sdram|q\(1) & (!\sdram|q\(0))))) # (!\sdram|q\(2) & (((!\sdram|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(2),
	datab => \sdram|q\(1),
	datac => \sdram|q\(0),
	datad => \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	combout => \sdram|q[0]~0_combout\);

-- Location: FF_X20_Y12_N13
\sdram|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|q\(0));

-- Location: LCCOMB_X20_Y12_N28
\sdram|reset[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[1]~7_combout\ = ((!\sdram|q\(1)) # (!\sdram|q\(2))) # (!\sdram|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datad => \sdram|q\(1),
	combout => \sdram|reset[1]~7_combout\);

-- Location: LCCOMB_X17_Y11_N26
\sdram|reset[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|reset[1]~8_combout\ = ((!\sdram|reset[1]~7_combout\ & ((\sdram|reset\(1)) # (!\sdram|Equal3~0_combout\)))) # (!\pll|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal3~0_combout\,
	datab => \sdram|reset\(1),
	datac => \pll|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \sdram|reset[1]~7_combout\,
	combout => \sdram|reset[1]~8_combout\);

-- Location: FF_X17_Y11_N17
\sdram|reset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|reset[0]~5_combout\,
	asdata => VCC,
	sload => \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	ena => \sdram|reset[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|reset\(0));

-- Location: FF_X17_Y11_N19
\sdram|reset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|reset[1]~9_combout\,
	asdata => VCC,
	sload => \pll|altpll_component|auto_generated|ALT_INV_wire_pll1_locked\,
	ena => \sdram|reset[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|reset\(1));

-- Location: LCCOMB_X17_Y11_N2
\sdram|Equal8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|Equal8~0_combout\ = (!\sdram|reset\(1) & \sdram|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sdram|reset\(1),
	datad => \sdram|Equal3~0_combout\,
	combout => \sdram|Equal8~0_combout\);

-- Location: LCCOMB_X20_Y12_N18
\sdram|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|Equal4~0_combout\ = (\sdram|q\(0) & (!\sdram|q\(2) & !\sdram|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datad => \sdram|q\(1),
	combout => \sdram|Equal4~0_combout\);

-- Location: LCCOMB_X18_Y10_N0
\sdram|sd_addr[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[0]~0_combout\ = (\sdram|Equal8~0_combout\ & ((\sdram|Equal4~0_combout\ & ((\T80s|u0|A\(8)))) # (!\sdram|Equal4~0_combout\ & (\T80s|u0|A\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(0),
	datab => \sdram|Equal8~0_combout\,
	datac => \sdram|Equal4~0_combout\,
	datad => \T80s|u0|A\(8),
	combout => \sdram|sd_addr[0]~0_combout\);

-- Location: LCCOMB_X17_Y11_N4
\sdram|sd_addr[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[1]~1_combout\ = (\sdram|Equal8~0_combout\ & ((\sdram|Equal4~0_combout\ & ((\T80s|u0|A\(9)))) # (!\sdram|Equal4~0_combout\ & (\T80s|u0|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal4~0_combout\,
	datab => \T80s|u0|A\(1),
	datac => \T80s|u0|A\(9),
	datad => \sdram|Equal8~0_combout\,
	combout => \sdram|sd_addr[1]~1_combout\);

-- Location: LCCOMB_X17_Y11_N14
\sdram|sd_addr[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[2]~2_combout\ = (\sdram|Equal8~0_combout\ & ((\sdram|Equal4~0_combout\ & ((\T80s|u0|A\(10)))) # (!\sdram|Equal4~0_combout\ & (\T80s|u0|A\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal4~0_combout\,
	datab => \sdram|Equal8~0_combout\,
	datac => \T80s|u0|A\(2),
	datad => \T80s|u0|A\(10),
	combout => \sdram|sd_addr[2]~2_combout\);

-- Location: LCCOMB_X14_Y15_N12
\sdram|sd_addr[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[3]~3_combout\ = (!\sdram|reset\(1) & (\sdram|Equal3~0_combout\ & (\T80s|u0|A\(3) & !\sdram|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(1),
	datab => \sdram|Equal3~0_combout\,
	datac => \T80s|u0|A\(3),
	datad => \sdram|Equal4~0_combout\,
	combout => \sdram|sd_addr[3]~3_combout\);

-- Location: LCCOMB_X14_Y15_N18
\sdram|sd_addr[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[4]~4_combout\ = (!\sdram|reset\(1) & (\sdram|Equal3~0_combout\ & (\T80s|u0|A\(4) & !\sdram|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(1),
	datab => \sdram|Equal3~0_combout\,
	datac => \T80s|u0|A\(4),
	datad => \sdram|Equal4~0_combout\,
	combout => \sdram|sd_addr[4]~4_combout\);

-- Location: LCCOMB_X17_Y11_N8
\sdram|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|Equal6~0_combout\ = (!\sdram|reset\(1) & (\sdram|reset\(0) & (\sdram|reset\(3) & \sdram|reset\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(1),
	datab => \sdram|reset\(0),
	datac => \sdram|reset\(3),
	datad => \sdram|reset\(2),
	combout => \sdram|Equal6~0_combout\);

-- Location: LCCOMB_X17_Y11_N10
\sdram|sd_addr[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[9]~5_combout\ = (\sdram|Equal3~0_combout\ & (((!\sdram|reset\(4) & \sdram|Equal6~0_combout\)) # (!\sdram|reset\(1)))) # (!\sdram|Equal3~0_combout\ & (!\sdram|reset\(4) & (\sdram|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal3~0_combout\,
	datab => \sdram|reset\(4),
	datac => \sdram|Equal6~0_combout\,
	datad => \sdram|reset\(1),
	combout => \sdram|sd_addr[9]~5_combout\);

-- Location: LCCOMB_X17_Y11_N28
\sdram|sd_addr[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[5]~6_combout\ = ((\T80s|u0|A\(5) & (\sdram|Equal8~0_combout\ & !\sdram|Equal4~0_combout\))) # (!\sdram|sd_addr[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T80s|u0|A\(5),
	datab => \sdram|Equal8~0_combout\,
	datac => \sdram|sd_addr[9]~5_combout\,
	datad => \sdram|Equal4~0_combout\,
	combout => \sdram|sd_addr[5]~6_combout\);

-- Location: LCCOMB_X14_Y15_N4
\sdram|sd_addr[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[6]~7_combout\ = (!\sdram|reset\(1) & (\T80s|u0|A\(6) & (\sdram|Equal3~0_combout\ & !\sdram|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(1),
	datab => \T80s|u0|A\(6),
	datac => \sdram|Equal3~0_combout\,
	datad => \sdram|Equal4~0_combout\,
	combout => \sdram|sd_addr[6]~7_combout\);

-- Location: LCCOMB_X14_Y15_N22
\sdram|sd_addr[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[7]~8_combout\ = (!\sdram|reset\(1) & (\sdram|Equal3~0_combout\ & (\T80s|u0|A\(7) & !\sdram|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|reset\(1),
	datab => \sdram|Equal3~0_combout\,
	datac => \T80s|u0|A\(7),
	datad => \sdram|Equal4~0_combout\,
	combout => \sdram|sd_addr[7]~8_combout\);

-- Location: LCCOMB_X17_Y11_N30
\sdram|sd_addr[10]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_addr[10]~9_combout\ = (\sdram|Equal8~0_combout\ & (!\sdram|Equal4~0_combout\)) # (!\sdram|Equal8~0_combout\ & (((!\sdram|reset\(4) & \sdram|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal4~0_combout\,
	datab => \sdram|reset\(4),
	datac => \sdram|Equal6~0_combout\,
	datad => \sdram|Equal8~0_combout\,
	combout => \sdram|sd_addr[10]~9_combout\);

-- Location: LCCOMB_X17_Y11_N0
\sdram|sd_cmd~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~5_combout\ = (\sdram|Equal3~0_combout\ & (!\sdram|reset\(1) & ((\sdram|reset\(4)) # (!\sdram|Equal6~0_combout\)))) # (!\sdram|Equal3~0_combout\ & ((\sdram|reset\(4)) # ((!\sdram|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal3~0_combout\,
	datab => \sdram|reset\(4),
	datac => \sdram|Equal6~0_combout\,
	datad => \sdram|reset\(1),
	combout => \sdram|sd_cmd~5_combout\);

-- Location: LCCOMB_X20_Y12_N16
\sdram|sd_cmd~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~4_combout\ = (\sdram|q\(0) & (!\sdram|q\(2) & \sdram|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datad => \sdram|q\(1),
	combout => \sdram|sd_cmd~4_combout\);

-- Location: LCCOMB_X20_Y12_N22
\sdram|sd_cmd~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~10_combout\ = (\sdram|Equal3~0_combout\ & ((\sdram|reset\(1) & (\sdram|sd_cmd~5_combout\)) # (!\sdram|reset\(1) & ((!\sdram|sd_cmd~4_combout\))))) # (!\sdram|Equal3~0_combout\ & (\sdram|sd_cmd~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|sd_cmd~5_combout\,
	datab => \sdram|Equal3~0_combout\,
	datac => \sdram|reset\(1),
	datad => \sdram|sd_cmd~4_combout\,
	combout => \sdram|sd_cmd~10_combout\);

-- Location: LCCOMB_X20_Y12_N26
\sdram|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|Equal4~1_combout\ = (!\sdram|q\(0) & (!\sdram|q\(2) & !\sdram|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datad => \sdram|q\(1),
	combout => \sdram|Equal4~1_combout\);

-- Location: LCCOMB_X20_Y12_N4
\sdram|sd_cmd~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~6_combout\ = (\sdram|sd_cmd~10_combout\) # ((\sdram|Equal8~0_combout\ & ((\ram_wren~combout\))) # (!\sdram|Equal8~0_combout\ & (!\sdram|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|sd_cmd~10_combout\,
	datab => \sdram|Equal8~0_combout\,
	datac => \sdram|Equal4~1_combout\,
	datad => \ram_wren~combout\,
	combout => \sdram|sd_cmd~6_combout\);

-- Location: FF_X20_Y12_N5
\sdram|sd_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|sd_cmd~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|sd_cmd\(0));

-- Location: LCCOMB_X20_Y12_N30
\sdram|sd_cmd~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~7_combout\ = ((\sdram|Equal4~1_combout\ & (!\sdram|reset\(1))) # (!\sdram|Equal4~1_combout\ & ((\sdram|reset\(1)) # (!\sdram|sd_cmd~4_combout\)))) # (!\sdram|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|Equal4~1_combout\,
	datab => \sdram|Equal3~0_combout\,
	datac => \sdram|reset\(1),
	datad => \sdram|sd_cmd~4_combout\,
	combout => \sdram|sd_cmd~7_combout\);

-- Location: FF_X20_Y12_N31
\sdram|sd_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|sd_cmd~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|sd_cmd\(1));

-- Location: LCCOMB_X20_Y12_N24
\sdram|sd_cmd~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~11_combout\ = ((\sdram|sd_cmd~5_combout\ & ((\sdram|reset\(1)) # (!\sdram|Equal3~0_combout\)))) # (!\sdram|Equal4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|sd_cmd~5_combout\,
	datab => \sdram|Equal3~0_combout\,
	datac => \sdram|Equal4~1_combout\,
	datad => \sdram|reset\(1),
	combout => \sdram|sd_cmd~11_combout\);

-- Location: FF_X20_Y12_N25
\sdram|sd_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|sd_cmd~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|sd_cmd\(2));

-- Location: LCCOMB_X20_Y12_N10
\sdram|sd_cmd~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~8_combout\ = (\sdram|q\(2)) # (\sdram|q\(0) $ (\sdram|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|q\(0),
	datab => \sdram|q\(2),
	datad => \sdram|q\(1),
	combout => \sdram|sd_cmd~8_combout\);

-- Location: LCCOMB_X20_Y12_N14
\sdram|sd_cmd~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \sdram|sd_cmd~9_combout\ = (\sdram|Equal8~0_combout\ & (((\sdram|sd_cmd~8_combout\)))) # (!\sdram|Equal8~0_combout\ & ((\sdram|sd_cmd~5_combout\) # ((!\sdram|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdram|sd_cmd~5_combout\,
	datab => \sdram|Equal8~0_combout\,
	datac => \sdram|Equal4~1_combout\,
	datad => \sdram|sd_cmd~8_combout\,
	combout => \sdram|sd_cmd~9_combout\);

-- Location: FF_X20_Y12_N15
\sdram|sd_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \sdram|sd_cmd~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sdram|sd_cmd\(3));

-- Location: CLKCTRL_G17
\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y26_N12
\vga|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~0_combout\ = \vga|h_cnt\(0) $ (VCC)
-- \vga|Add2~1\ = CARRY(\vga|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(0),
	datad => VCC,
	combout => \vga|Add2~0_combout\,
	cout => \vga|Add2~1\);

-- Location: FF_X31_Y26_N13
\vga|h_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(0));

-- Location: LCCOMB_X31_Y26_N14
\vga|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~2_combout\ = (\vga|h_cnt\(1) & (!\vga|Add2~1\)) # (!\vga|h_cnt\(1) & ((\vga|Add2~1\) # (GND)))
-- \vga|Add2~3\ = CARRY((!\vga|Add2~1\) # (!\vga|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|h_cnt\(1),
	datad => VCC,
	cin => \vga|Add2~1\,
	combout => \vga|Add2~2_combout\,
	cout => \vga|Add2~3\);

-- Location: FF_X31_Y26_N15
\vga|h_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(1));

-- Location: LCCOMB_X31_Y26_N16
\vga|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~4_combout\ = (\vga|h_cnt\(2) & (\vga|Add2~3\ $ (GND))) # (!\vga|h_cnt\(2) & (!\vga|Add2~3\ & VCC))
-- \vga|Add2~5\ = CARRY((\vga|h_cnt\(2) & !\vga|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|h_cnt\(2),
	datad => VCC,
	cin => \vga|Add2~3\,
	combout => \vga|Add2~4_combout\,
	cout => \vga|Add2~5\);

-- Location: FF_X31_Y26_N17
\vga|h_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(2));

-- Location: LCCOMB_X31_Y26_N18
\vga|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~6_combout\ = (\vga|h_cnt\(3) & (!\vga|Add2~5\)) # (!\vga|h_cnt\(3) & ((\vga|Add2~5\) # (GND)))
-- \vga|Add2~7\ = CARRY((!\vga|Add2~5\) # (!\vga|h_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|h_cnt\(3),
	datad => VCC,
	cin => \vga|Add2~5\,
	combout => \vga|Add2~6_combout\,
	cout => \vga|Add2~7\);

-- Location: FF_X31_Y26_N19
\vga|h_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(3));

-- Location: LCCOMB_X31_Y26_N20
\vga|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~8_combout\ = (\vga|h_cnt\(4) & (\vga|Add2~7\ $ (GND))) # (!\vga|h_cnt\(4) & (!\vga|Add2~7\ & VCC))
-- \vga|Add2~9\ = CARRY((\vga|h_cnt\(4) & !\vga|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|h_cnt\(4),
	datad => VCC,
	cin => \vga|Add2~7\,
	combout => \vga|Add2~8_combout\,
	cout => \vga|Add2~9\);

-- Location: FF_X31_Y26_N21
\vga|h_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(4));

-- Location: LCCOMB_X31_Y26_N22
\vga|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~10_combout\ = (\vga|h_cnt\(5) & (!\vga|Add2~9\)) # (!\vga|h_cnt\(5) & ((\vga|Add2~9\) # (GND)))
-- \vga|Add2~11\ = CARRY((!\vga|Add2~9\) # (!\vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(5),
	datad => VCC,
	cin => \vga|Add2~9\,
	combout => \vga|Add2~10_combout\,
	cout => \vga|Add2~11\);

-- Location: LCCOMB_X32_Y26_N0
\vga|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal0~1_combout\ = (!\vga|h_cnt\(7) & (\vga|h_cnt\(3) & (!\vga|h_cnt\(5) & \vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(7),
	datab => \vga|h_cnt\(3),
	datac => \vga|h_cnt\(5),
	datad => \vga|h_cnt\(6),
	combout => \vga|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y26_N28
\vga|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~16_combout\ = (\vga|h_cnt\(8) & (\vga|Add2~15\ $ (GND))) # (!\vga|h_cnt\(8) & (!\vga|Add2~15\ & VCC))
-- \vga|Add2~17\ = CARRY((\vga|h_cnt\(8) & !\vga|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(8),
	datad => VCC,
	cin => \vga|Add2~15\,
	combout => \vga|Add2~16_combout\,
	cout => \vga|Add2~17\);

-- Location: LCCOMB_X31_Y26_N30
\vga|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~18_combout\ = \vga|h_cnt\(9) $ (\vga|Add2~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|h_cnt\(9),
	cin => \vga|Add2~17\,
	combout => \vga|Add2~18_combout\);

-- Location: LCCOMB_X31_Y26_N8
\vga|h_cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|h_cnt~1_combout\ = (\vga|Add2~18_combout\ & !\vga|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Add2~18_combout\,
	datad => \vga|Equal0~2_combout\,
	combout => \vga|h_cnt~1_combout\);

-- Location: FF_X31_Y26_N9
\vga|h_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|h_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(9));

-- Location: LCCOMB_X32_Y26_N18
\vga|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal0~0_combout\ = (\vga|h_cnt\(8) & (\vga|h_cnt\(4) & (\vga|h_cnt\(1) & \vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(8),
	datab => \vga|h_cnt\(4),
	datac => \vga|h_cnt\(1),
	datad => \vga|h_cnt\(9),
	combout => \vga|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y26_N2
\vga|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal0~2_combout\ = (\vga|h_cnt\(0) & (\vga|Equal0~1_combout\ & (\vga|h_cnt\(2) & \vga|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(0),
	datab => \vga|Equal0~1_combout\,
	datac => \vga|h_cnt\(2),
	datad => \vga|Equal0~0_combout\,
	combout => \vga|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y26_N6
\vga|h_cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|h_cnt~3_combout\ = (\vga|Add2~10_combout\ & !\vga|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Add2~10_combout\,
	datad => \vga|Equal0~2_combout\,
	combout => \vga|h_cnt~3_combout\);

-- Location: FF_X31_Y26_N7
\vga|h_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|h_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(5));

-- Location: LCCOMB_X31_Y26_N24
\vga|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~12_combout\ = (\vga|h_cnt\(6) & (\vga|Add2~11\ $ (GND))) # (!\vga|h_cnt\(6) & (!\vga|Add2~11\ & VCC))
-- \vga|Add2~13\ = CARRY((\vga|h_cnt\(6) & !\vga|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(6),
	datad => VCC,
	cin => \vga|Add2~11\,
	combout => \vga|Add2~12_combout\,
	cout => \vga|Add2~13\);

-- Location: LCCOMB_X32_Y26_N20
\vga|h_cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|h_cnt~0_combout\ = (\vga|Add2~12_combout\ & !\vga|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Add2~12_combout\,
	datad => \vga|Equal0~2_combout\,
	combout => \vga|h_cnt~0_combout\);

-- Location: FF_X32_Y26_N21
\vga|h_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|h_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(6));

-- Location: LCCOMB_X31_Y26_N26
\vga|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add2~14_combout\ = (\vga|h_cnt\(7) & (!\vga|Add2~13\)) # (!\vga|h_cnt\(7) & ((\vga|Add2~13\) # (GND)))
-- \vga|Add2~15\ = CARRY((!\vga|Add2~13\) # (!\vga|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(7),
	datad => VCC,
	cin => \vga|Add2~13\,
	combout => \vga|Add2~14_combout\,
	cout => \vga|Add2~15\);

-- Location: FF_X31_Y26_N27
\vga|h_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(7));

-- Location: LCCOMB_X31_Y26_N10
\vga|h_cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|h_cnt~2_combout\ = (\vga|Add2~16_combout\ & !\vga|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga|Add2~16_combout\,
	datad => \vga|Equal0~2_combout\,
	combout => \vga|h_cnt~2_combout\);

-- Location: FF_X31_Y26_N11
\vga|h_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|h_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|h_cnt\(8));

-- Location: LCCOMB_X31_Y26_N4
\vga|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal1~0_combout\ = (!\vga|h_cnt\(8) & (\vga|h_cnt\(1) & (\vga|h_cnt\(9) & \vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(8),
	datab => \vga|h_cnt\(1),
	datac => \vga|h_cnt\(9),
	datad => \vga|h_cnt\(4),
	combout => \vga|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y26_N0
\vga|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal1~1_combout\ = (\vga|h_cnt\(5) & (!\vga|h_cnt\(3) & (\vga|h_cnt\(7) & !\vga|h_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(5),
	datab => \vga|h_cnt\(3),
	datac => \vga|h_cnt\(7),
	datad => \vga|h_cnt\(2),
	combout => \vga|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y26_N2
\vga|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal1~2_combout\ = (\vga|Equal1~0_combout\ & \vga|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Equal1~0_combout\,
	datad => \vga|Equal1~1_combout\,
	combout => \vga|Equal1~2_combout\);

-- Location: LCCOMB_X30_Y26_N26
\vga|hs~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|hs~0_combout\ = (\vga|Equal1~2_combout\ & ((\vga|h_cnt\(0) & (\vga|hs~q\ & \vga|h_cnt\(6))) # (!\vga|h_cnt\(0) & ((\vga|hs~q\) # (\vga|h_cnt\(6)))))) # (!\vga|Equal1~2_combout\ & (((\vga|hs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|Equal1~2_combout\,
	datab => \vga|h_cnt\(0),
	datac => \vga|hs~q\,
	datad => \vga|h_cnt\(6),
	combout => \vga|hs~0_combout\);

-- Location: FF_X30_Y26_N27
\vga|hs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~q\,
	d => \vga|hs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|hs~q\);

-- Location: LCCOMB_X39_Y17_N16
\user_io|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|Decoder0~2_combout\ = (!\user_io|cmd\(2) & !\user_io|cmd\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|cmd\(2),
	datad => \user_io|cmd\(4),
	combout => \user_io|Decoder0~2_combout\);

-- Location: LCCOMB_X34_Y26_N28
\user_io|but_sw[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \user_io|but_sw[4]~0_combout\ = (\user_io|Decoder0~2_combout\ & ((\user_io|Decoder0~1_combout\ & (\user_io|sbuf\(3))) # (!\user_io|Decoder0~1_combout\ & ((\user_io|but_sw\(4)))))) # (!\user_io|Decoder0~2_combout\ & (((\user_io|but_sw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|sbuf\(3),
	datab => \user_io|Decoder0~2_combout\,
	datac => \user_io|but_sw\(4),
	datad => \user_io|Decoder0~1_combout\,
	combout => \user_io|but_sw[4]~0_combout\);

-- Location: FF_X34_Y26_N29
\user_io|but_sw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~input_o\,
	d => \user_io|but_sw[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|but_sw\(4));

-- Location: LCCOMB_X34_Y25_N10
\scandoubler|sd_hcnt[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[0]~10_combout\ = \scandoubler|sd_hcnt\(0) $ (VCC)
-- \scandoubler|sd_hcnt[0]~11\ = CARRY(\scandoubler|sd_hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(0),
	datad => VCC,
	combout => \scandoubler|sd_hcnt[0]~10_combout\,
	cout => \scandoubler|sd_hcnt[0]~11\);

-- Location: LCCOMB_X34_Y26_N0
\scandoubler|hcnt[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[0]~10_combout\ = \scandoubler|hcnt\(0) $ (VCC)
-- \scandoubler|hcnt[0]~11\ = CARRY(\scandoubler|hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(0),
	datad => VCC,
	combout => \scandoubler|hcnt[0]~10_combout\,
	cout => \scandoubler|hcnt[0]~11\);

-- Location: FF_X32_Y25_N11
\scandoubler|hsD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \vga|hs~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hsD~q\);

-- Location: LCCOMB_X32_Y25_N28
\scandoubler|always4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|always4~0_combout\ = (!\vga|hs~q\ & \scandoubler|hsD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|hs~q\,
	datad => \scandoubler|hsD~q\,
	combout => \scandoubler|always4~0_combout\);

-- Location: FF_X34_Y26_N1
\scandoubler|hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[0]~10_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(0));

-- Location: LCCOMB_X35_Y25_N12
\scandoubler|hs_max[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_max[0]~feeder_combout\ = \scandoubler|hcnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(0),
	combout => \scandoubler|hs_max[0]~feeder_combout\);

-- Location: FF_X35_Y25_N13
\scandoubler|hs_max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_max[0]~feeder_combout\,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(0));

-- Location: LCCOMB_X34_Y26_N2
\scandoubler|hcnt[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[1]~12_combout\ = (\scandoubler|hcnt\(1) & (!\scandoubler|hcnt[0]~11\)) # (!\scandoubler|hcnt\(1) & ((\scandoubler|hcnt[0]~11\) # (GND)))
-- \scandoubler|hcnt[1]~13\ = CARRY((!\scandoubler|hcnt[0]~11\) # (!\scandoubler|hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(1),
	datad => VCC,
	cin => \scandoubler|hcnt[0]~11\,
	combout => \scandoubler|hcnt[1]~12_combout\,
	cout => \scandoubler|hcnt[1]~13\);

-- Location: FF_X34_Y26_N3
\scandoubler|hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[1]~12_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(1));

-- Location: LCCOMB_X34_Y26_N4
\scandoubler|hcnt[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[2]~14_combout\ = (\scandoubler|hcnt\(2) & (\scandoubler|hcnt[1]~13\ $ (GND))) # (!\scandoubler|hcnt\(2) & (!\scandoubler|hcnt[1]~13\ & VCC))
-- \scandoubler|hcnt[2]~15\ = CARRY((\scandoubler|hcnt\(2) & !\scandoubler|hcnt[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(2),
	datad => VCC,
	cin => \scandoubler|hcnt[1]~13\,
	combout => \scandoubler|hcnt[2]~14_combout\,
	cout => \scandoubler|hcnt[2]~15\);

-- Location: FF_X34_Y26_N5
\scandoubler|hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[2]~14_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(2));

-- Location: LCCOMB_X34_Y26_N6
\scandoubler|hcnt[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[3]~16_combout\ = (\scandoubler|hcnt\(3) & (!\scandoubler|hcnt[2]~15\)) # (!\scandoubler|hcnt\(3) & ((\scandoubler|hcnt[2]~15\) # (GND)))
-- \scandoubler|hcnt[3]~17\ = CARRY((!\scandoubler|hcnt[2]~15\) # (!\scandoubler|hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|hcnt\(3),
	datad => VCC,
	cin => \scandoubler|hcnt[2]~15\,
	combout => \scandoubler|hcnt[3]~16_combout\,
	cout => \scandoubler|hcnt[3]~17\);

-- Location: FF_X34_Y26_N7
\scandoubler|hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[3]~16_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(3));

-- Location: LCCOMB_X34_Y26_N8
\scandoubler|hcnt[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[4]~18_combout\ = (\scandoubler|hcnt\(4) & (\scandoubler|hcnt[3]~17\ $ (GND))) # (!\scandoubler|hcnt\(4) & (!\scandoubler|hcnt[3]~17\ & VCC))
-- \scandoubler|hcnt[4]~19\ = CARRY((\scandoubler|hcnt\(4) & !\scandoubler|hcnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(4),
	datad => VCC,
	cin => \scandoubler|hcnt[3]~17\,
	combout => \scandoubler|hcnt[4]~18_combout\,
	cout => \scandoubler|hcnt[4]~19\);

-- Location: FF_X34_Y26_N9
\scandoubler|hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[4]~18_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(4));

-- Location: LCCOMB_X34_Y26_N10
\scandoubler|hcnt[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[5]~20_combout\ = (\scandoubler|hcnt\(5) & (!\scandoubler|hcnt[4]~19\)) # (!\scandoubler|hcnt\(5) & ((\scandoubler|hcnt[4]~19\) # (GND)))
-- \scandoubler|hcnt[5]~21\ = CARRY((!\scandoubler|hcnt[4]~19\) # (!\scandoubler|hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|hcnt\(5),
	datad => VCC,
	cin => \scandoubler|hcnt[4]~19\,
	combout => \scandoubler|hcnt[5]~20_combout\,
	cout => \scandoubler|hcnt[5]~21\);

-- Location: FF_X34_Y26_N11
\scandoubler|hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[5]~20_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(5));

-- Location: LCCOMB_X34_Y26_N12
\scandoubler|hcnt[6]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[6]~22_combout\ = (\scandoubler|hcnt\(6) & (\scandoubler|hcnt[5]~21\ $ (GND))) # (!\scandoubler|hcnt\(6) & (!\scandoubler|hcnt[5]~21\ & VCC))
-- \scandoubler|hcnt[6]~23\ = CARRY((\scandoubler|hcnt\(6) & !\scandoubler|hcnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|hcnt\(6),
	datad => VCC,
	cin => \scandoubler|hcnt[5]~21\,
	combout => \scandoubler|hcnt[6]~22_combout\,
	cout => \scandoubler|hcnt[6]~23\);

-- Location: FF_X34_Y26_N13
\scandoubler|hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[6]~22_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(6));

-- Location: FF_X35_Y25_N31
\scandoubler|hs_max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(6),
	sload => VCC,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(6));

-- Location: LCCOMB_X34_Y26_N14
\scandoubler|hcnt[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[7]~24_combout\ = (\scandoubler|hcnt\(7) & (!\scandoubler|hcnt[6]~23\)) # (!\scandoubler|hcnt\(7) & ((\scandoubler|hcnt[6]~23\) # (GND)))
-- \scandoubler|hcnt[7]~25\ = CARRY((!\scandoubler|hcnt[6]~23\) # (!\scandoubler|hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(7),
	datad => VCC,
	cin => \scandoubler|hcnt[6]~23\,
	combout => \scandoubler|hcnt[7]~24_combout\,
	cout => \scandoubler|hcnt[7]~25\);

-- Location: FF_X34_Y26_N15
\scandoubler|hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[7]~24_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(7));

-- Location: LCCOMB_X36_Y25_N16
\scandoubler|hs_max[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_max[7]~feeder_combout\ = \scandoubler|hcnt\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(7),
	combout => \scandoubler|hs_max[7]~feeder_combout\);

-- Location: FF_X36_Y25_N17
\scandoubler|hs_max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_max[7]~feeder_combout\,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(7));

-- Location: LCCOMB_X35_Y25_N30
\scandoubler|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~5_combout\ = (\scandoubler|sd_hcnt\(6) & (\scandoubler|hs_max\(6) & (\scandoubler|sd_hcnt\(7) $ (!\scandoubler|hs_max\(7))))) # (!\scandoubler|sd_hcnt\(6) & (!\scandoubler|hs_max\(6) & (\scandoubler|sd_hcnt\(7) $ 
-- (!\scandoubler|hs_max\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(6),
	datab => \scandoubler|sd_hcnt\(7),
	datac => \scandoubler|hs_max\(6),
	datad => \scandoubler|hs_max\(7),
	combout => \scandoubler|Equal0~5_combout\);

-- Location: FF_X35_Y25_N15
\scandoubler|hs_max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(4),
	sload => VCC,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(4));

-- Location: LCCOMB_X35_Y25_N20
\scandoubler|hs_max[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_max[5]~feeder_combout\ = \scandoubler|hcnt\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \scandoubler|hcnt\(5),
	combout => \scandoubler|hs_max[5]~feeder_combout\);

-- Location: FF_X35_Y25_N21
\scandoubler|hs_max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_max[5]~feeder_combout\,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(5));

-- Location: LCCOMB_X35_Y25_N14
\scandoubler|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~4_combout\ = (\scandoubler|sd_hcnt\(5) & (\scandoubler|hs_max\(5) & (\scandoubler|sd_hcnt\(4) $ (!\scandoubler|hs_max\(4))))) # (!\scandoubler|sd_hcnt\(5) & (!\scandoubler|hs_max\(5) & (\scandoubler|sd_hcnt\(4) $ 
-- (!\scandoubler|hs_max\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(5),
	datab => \scandoubler|sd_hcnt\(4),
	datac => \scandoubler|hs_max\(4),
	datad => \scandoubler|hs_max\(5),
	combout => \scandoubler|Equal0~4_combout\);

-- Location: LCCOMB_X34_Y25_N26
\scandoubler|sd_hcnt[8]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[8]~26_combout\ = (\scandoubler|sd_hcnt\(8) & (\scandoubler|sd_hcnt[7]~25\ $ (GND))) # (!\scandoubler|sd_hcnt\(8) & (!\scandoubler|sd_hcnt[7]~25\ & VCC))
-- \scandoubler|sd_hcnt[8]~27\ = CARRY((\scandoubler|sd_hcnt\(8) & !\scandoubler|sd_hcnt[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(8),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[7]~25\,
	combout => \scandoubler|sd_hcnt[8]~26_combout\,
	cout => \scandoubler|sd_hcnt[8]~27\);

-- Location: LCCOMB_X34_Y25_N28
\scandoubler|sd_hcnt[9]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[9]~28_combout\ = \scandoubler|sd_hcnt[8]~27\ $ (\scandoubler|sd_hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|sd_hcnt\(9),
	cin => \scandoubler|sd_hcnt[8]~27\,
	combout => \scandoubler|sd_hcnt[9]~28_combout\);

-- Location: LCCOMB_X34_Y26_N16
\scandoubler|hcnt[8]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[8]~26_combout\ = (\scandoubler|hcnt\(8) & (\scandoubler|hcnt[7]~25\ $ (GND))) # (!\scandoubler|hcnt\(8) & (!\scandoubler|hcnt[7]~25\ & VCC))
-- \scandoubler|hcnt[8]~27\ = CARRY((\scandoubler|hcnt\(8) & !\scandoubler|hcnt[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|hcnt\(8),
	datad => VCC,
	cin => \scandoubler|hcnt[7]~25\,
	combout => \scandoubler|hcnt[8]~26_combout\,
	cout => \scandoubler|hcnt[8]~27\);

-- Location: FF_X34_Y26_N17
\scandoubler|hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[8]~26_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(8));

-- Location: LCCOMB_X34_Y26_N18
\scandoubler|hcnt[9]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hcnt[9]~28_combout\ = \scandoubler|hcnt[8]~27\ $ (\scandoubler|hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(9),
	cin => \scandoubler|hcnt[8]~27\,
	combout => \scandoubler|hcnt[9]~28_combout\);

-- Location: FF_X34_Y26_N19
\scandoubler|hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hcnt[9]~28_combout\,
	sclr => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hcnt\(9));

-- Location: LCCOMB_X36_Y25_N2
\scandoubler|hs_max[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_max[9]~feeder_combout\ = \scandoubler|hcnt\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(9),
	combout => \scandoubler|hs_max[9]~feeder_combout\);

-- Location: FF_X36_Y25_N3
\scandoubler|hs_max[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_max[9]~feeder_combout\,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(9));

-- Location: FF_X34_Y25_N29
\scandoubler|sd_hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[9]~28_combout\,
	asdata => \scandoubler|hs_max\(9),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(9));

-- Location: FF_X35_Y25_N9
\scandoubler|hs_max[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(8),
	sload => VCC,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(8));

-- Location: LCCOMB_X35_Y25_N8
\scandoubler|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~0_combout\ = (\scandoubler|sd_hcnt\(9) & (\scandoubler|hs_max\(9) & (\scandoubler|sd_hcnt\(8) $ (!\scandoubler|hs_max\(8))))) # (!\scandoubler|sd_hcnt\(9) & (!\scandoubler|hs_max\(9) & (\scandoubler|sd_hcnt\(8) $ 
-- (!\scandoubler|hs_max\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(9),
	datab => \scandoubler|sd_hcnt\(8),
	datac => \scandoubler|hs_max\(8),
	datad => \scandoubler|hs_max\(9),
	combout => \scandoubler|Equal0~0_combout\);

-- Location: FF_X35_Y25_N3
\scandoubler|hs_max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(2),
	sload => VCC,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(2));

-- Location: LCCOMB_X35_Y25_N0
\scandoubler|hs_max[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_max[3]~feeder_combout\ = \scandoubler|hcnt\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \scandoubler|hcnt\(3),
	combout => \scandoubler|hs_max[3]~feeder_combout\);

-- Location: FF_X35_Y25_N1
\scandoubler|hs_max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_max[3]~feeder_combout\,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(3));

-- Location: LCCOMB_X35_Y25_N2
\scandoubler|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~1_combout\ = (\scandoubler|sd_hcnt\(2) & (\scandoubler|hs_max\(2) & (\scandoubler|sd_hcnt\(3) $ (!\scandoubler|hs_max\(3))))) # (!\scandoubler|sd_hcnt\(2) & (!\scandoubler|hs_max\(2) & (\scandoubler|sd_hcnt\(3) $ 
-- (!\scandoubler|hs_max\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(2),
	datab => \scandoubler|sd_hcnt\(3),
	datac => \scandoubler|hs_max\(2),
	datad => \scandoubler|hs_max\(3),
	combout => \scandoubler|Equal0~1_combout\);

-- Location: FF_X35_Y25_N19
\scandoubler|hs_max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(1),
	sload => VCC,
	ena => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_max\(1));

-- Location: LCCOMB_X35_Y25_N10
\scandoubler|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~2_combout\ = \scandoubler|sd_hcnt\(0) $ (\scandoubler|hs_max\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(0),
	datad => \scandoubler|hs_max\(0),
	combout => \scandoubler|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y25_N18
\scandoubler|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~3_combout\ = (\scandoubler|Equal0~1_combout\ & (!\scandoubler|Equal0~2_combout\ & (\scandoubler|sd_hcnt\(1) $ (!\scandoubler|hs_max\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(1),
	datab => \scandoubler|Equal0~1_combout\,
	datac => \scandoubler|hs_max\(1),
	datad => \scandoubler|Equal0~2_combout\,
	combout => \scandoubler|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y25_N0
\scandoubler|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal0~6_combout\ = (\scandoubler|Equal0~5_combout\ & (\scandoubler|Equal0~4_combout\ & (\scandoubler|Equal0~0_combout\ & \scandoubler|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|Equal0~5_combout\,
	datab => \scandoubler|Equal0~4_combout\,
	datac => \scandoubler|Equal0~0_combout\,
	datad => \scandoubler|Equal0~3_combout\,
	combout => \scandoubler|Equal0~6_combout\);

-- Location: FF_X34_Y25_N11
\scandoubler|sd_hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[0]~10_combout\,
	asdata => \scandoubler|hs_max\(0),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(0));

-- Location: LCCOMB_X34_Y25_N12
\scandoubler|sd_hcnt[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[1]~12_combout\ = (\scandoubler|sd_hcnt\(1) & (!\scandoubler|sd_hcnt[0]~11\)) # (!\scandoubler|sd_hcnt\(1) & ((\scandoubler|sd_hcnt[0]~11\) # (GND)))
-- \scandoubler|sd_hcnt[1]~13\ = CARRY((!\scandoubler|sd_hcnt[0]~11\) # (!\scandoubler|sd_hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(1),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[0]~11\,
	combout => \scandoubler|sd_hcnt[1]~12_combout\,
	cout => \scandoubler|sd_hcnt[1]~13\);

-- Location: FF_X34_Y25_N13
\scandoubler|sd_hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[1]~12_combout\,
	asdata => \scandoubler|hs_max\(1),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(1));

-- Location: LCCOMB_X34_Y25_N14
\scandoubler|sd_hcnt[2]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[2]~14_combout\ = (\scandoubler|sd_hcnt\(2) & (\scandoubler|sd_hcnt[1]~13\ $ (GND))) # (!\scandoubler|sd_hcnt\(2) & (!\scandoubler|sd_hcnt[1]~13\ & VCC))
-- \scandoubler|sd_hcnt[2]~15\ = CARRY((\scandoubler|sd_hcnt\(2) & !\scandoubler|sd_hcnt[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_hcnt\(2),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[1]~13\,
	combout => \scandoubler|sd_hcnt[2]~14_combout\,
	cout => \scandoubler|sd_hcnt[2]~15\);

-- Location: FF_X34_Y25_N15
\scandoubler|sd_hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[2]~14_combout\,
	asdata => \scandoubler|hs_max\(2),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(2));

-- Location: LCCOMB_X34_Y25_N16
\scandoubler|sd_hcnt[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[3]~16_combout\ = (\scandoubler|sd_hcnt\(3) & (!\scandoubler|sd_hcnt[2]~15\)) # (!\scandoubler|sd_hcnt\(3) & ((\scandoubler|sd_hcnt[2]~15\) # (GND)))
-- \scandoubler|sd_hcnt[3]~17\ = CARRY((!\scandoubler|sd_hcnt[2]~15\) # (!\scandoubler|sd_hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_hcnt\(3),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[2]~15\,
	combout => \scandoubler|sd_hcnt[3]~16_combout\,
	cout => \scandoubler|sd_hcnt[3]~17\);

-- Location: FF_X34_Y25_N17
\scandoubler|sd_hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[3]~16_combout\,
	asdata => \scandoubler|hs_max\(3),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(3));

-- Location: LCCOMB_X34_Y25_N18
\scandoubler|sd_hcnt[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[4]~18_combout\ = (\scandoubler|sd_hcnt\(4) & (\scandoubler|sd_hcnt[3]~17\ $ (GND))) # (!\scandoubler|sd_hcnt\(4) & (!\scandoubler|sd_hcnt[3]~17\ & VCC))
-- \scandoubler|sd_hcnt[4]~19\ = CARRY((\scandoubler|sd_hcnt\(4) & !\scandoubler|sd_hcnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_hcnt\(4),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[3]~17\,
	combout => \scandoubler|sd_hcnt[4]~18_combout\,
	cout => \scandoubler|sd_hcnt[4]~19\);

-- Location: FF_X34_Y25_N19
\scandoubler|sd_hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[4]~18_combout\,
	asdata => \scandoubler|hs_max\(4),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(4));

-- Location: LCCOMB_X34_Y25_N20
\scandoubler|sd_hcnt[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[5]~20_combout\ = (\scandoubler|sd_hcnt\(5) & (!\scandoubler|sd_hcnt[4]~19\)) # (!\scandoubler|sd_hcnt\(5) & ((\scandoubler|sd_hcnt[4]~19\) # (GND)))
-- \scandoubler|sd_hcnt[5]~21\ = CARRY((!\scandoubler|sd_hcnt[4]~19\) # (!\scandoubler|sd_hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_hcnt\(5),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[4]~19\,
	combout => \scandoubler|sd_hcnt[5]~20_combout\,
	cout => \scandoubler|sd_hcnt[5]~21\);

-- Location: FF_X34_Y25_N21
\scandoubler|sd_hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[5]~20_combout\,
	asdata => \scandoubler|hs_max\(5),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(5));

-- Location: LCCOMB_X34_Y25_N22
\scandoubler|sd_hcnt[6]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[6]~22_combout\ = (\scandoubler|sd_hcnt\(6) & (\scandoubler|sd_hcnt[5]~21\ $ (GND))) # (!\scandoubler|sd_hcnt\(6) & (!\scandoubler|sd_hcnt[5]~21\ & VCC))
-- \scandoubler|sd_hcnt[6]~23\ = CARRY((\scandoubler|sd_hcnt\(6) & !\scandoubler|sd_hcnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(6),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[5]~21\,
	combout => \scandoubler|sd_hcnt[6]~22_combout\,
	cout => \scandoubler|sd_hcnt[6]~23\);

-- Location: FF_X34_Y25_N23
\scandoubler|sd_hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[6]~22_combout\,
	asdata => \scandoubler|hs_max\(6),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(6));

-- Location: LCCOMB_X34_Y25_N24
\scandoubler|sd_hcnt[7]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|sd_hcnt[7]~24_combout\ = (\scandoubler|sd_hcnt\(7) & (!\scandoubler|sd_hcnt[6]~23\)) # (!\scandoubler|sd_hcnt\(7) & ((\scandoubler|sd_hcnt[6]~23\) # (GND)))
-- \scandoubler|sd_hcnt[7]~25\ = CARRY((!\scandoubler|sd_hcnt[6]~23\) # (!\scandoubler|sd_hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_hcnt\(7),
	datad => VCC,
	cin => \scandoubler|sd_hcnt[6]~23\,
	combout => \scandoubler|sd_hcnt[7]~24_combout\,
	cout => \scandoubler|sd_hcnt[7]~25\);

-- Location: FF_X34_Y25_N25
\scandoubler|sd_hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[7]~24_combout\,
	asdata => \scandoubler|hs_max\(7),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(7));

-- Location: FF_X34_Y25_N27
\scandoubler|sd_hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|sd_hcnt[8]~26_combout\,
	asdata => \scandoubler|hs_max\(8),
	sclr => \scandoubler|Equal0~6_combout\,
	sload => \scandoubler|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|sd_hcnt\(8));

-- Location: LCCOMB_X34_Y25_N8
\scandoubler|hs_rise[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_rise[8]~feeder_combout\ = \scandoubler|hcnt\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(8),
	combout => \scandoubler|hs_rise[8]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N10
\scandoubler|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|always3~0_combout\ = (\vga|hs~q\ & !\scandoubler|hsD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga|hs~q\,
	datac => \scandoubler|hsD~q\,
	combout => \scandoubler|always3~0_combout\);

-- Location: FF_X34_Y25_N9
\scandoubler|hs_rise[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_rise[8]~feeder_combout\,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(8));

-- Location: LCCOMB_X34_Y25_N6
\scandoubler|hs_rise[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_rise[9]~feeder_combout\ = \scandoubler|hcnt\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(9),
	combout => \scandoubler|hs_rise[9]~feeder_combout\);

-- Location: FF_X34_Y25_N7
\scandoubler|hs_rise[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_rise[9]~feeder_combout\,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(9));

-- Location: LCCOMB_X34_Y25_N30
\scandoubler|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~0_combout\ = (\scandoubler|sd_hcnt\(8) & (\scandoubler|hs_rise\(8) & (\scandoubler|sd_hcnt\(9) $ (!\scandoubler|hs_rise\(9))))) # (!\scandoubler|sd_hcnt\(8) & (!\scandoubler|hs_rise\(8) & (\scandoubler|sd_hcnt\(9) $ 
-- (!\scandoubler|hs_rise\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(8),
	datab => \scandoubler|sd_hcnt\(9),
	datac => \scandoubler|hs_rise\(8),
	datad => \scandoubler|hs_rise\(9),
	combout => \scandoubler|Equal1~0_combout\);

-- Location: FF_X35_Y25_N23
\scandoubler|hs_rise[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(5),
	sload => VCC,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(5));

-- Location: LCCOMB_X35_Y25_N24
\scandoubler|hs_rise[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_rise[4]~feeder_combout\ = \scandoubler|hcnt\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \scandoubler|hcnt\(4),
	combout => \scandoubler|hs_rise[4]~feeder_combout\);

-- Location: FF_X35_Y25_N25
\scandoubler|hs_rise[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_rise[4]~feeder_combout\,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(4));

-- Location: LCCOMB_X35_Y25_N22
\scandoubler|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~3_combout\ = (\scandoubler|sd_hcnt\(5) & (\scandoubler|hs_rise\(5) & (\scandoubler|sd_hcnt\(4) $ (!\scandoubler|hs_rise\(4))))) # (!\scandoubler|sd_hcnt\(5) & (!\scandoubler|hs_rise\(5) & (\scandoubler|sd_hcnt\(4) $ 
-- (!\scandoubler|hs_rise\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(5),
	datab => \scandoubler|sd_hcnt\(4),
	datac => \scandoubler|hs_rise\(5),
	datad => \scandoubler|hs_rise\(4),
	combout => \scandoubler|Equal1~3_combout\);

-- Location: FF_X35_Y25_N17
\scandoubler|hs_rise[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(3),
	sload => VCC,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(3));

-- Location: LCCOMB_X36_Y25_N4
\scandoubler|hs_rise[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_rise[2]~feeder_combout\ = \scandoubler|hcnt\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|hcnt\(2),
	combout => \scandoubler|hs_rise[2]~feeder_combout\);

-- Location: FF_X36_Y25_N5
\scandoubler|hs_rise[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_rise[2]~feeder_combout\,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(2));

-- Location: LCCOMB_X35_Y25_N16
\scandoubler|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~2_combout\ = (\scandoubler|sd_hcnt\(2) & (\scandoubler|hs_rise\(2) & (\scandoubler|sd_hcnt\(3) $ (!\scandoubler|hs_rise\(3))))) # (!\scandoubler|sd_hcnt\(2) & (!\scandoubler|hs_rise\(2) & (\scandoubler|sd_hcnt\(3) $ 
-- (!\scandoubler|hs_rise\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(2),
	datab => \scandoubler|sd_hcnt\(3),
	datac => \scandoubler|hs_rise\(3),
	datad => \scandoubler|hs_rise\(2),
	combout => \scandoubler|Equal1~2_combout\);

-- Location: FF_X35_Y25_N5
\scandoubler|hs_rise[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(6),
	sload => VCC,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(6));

-- Location: LCCOMB_X35_Y25_N6
\scandoubler|hs_rise[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_rise[7]~feeder_combout\ = \scandoubler|hcnt\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \scandoubler|hcnt\(7),
	combout => \scandoubler|hs_rise[7]~feeder_combout\);

-- Location: FF_X35_Y25_N7
\scandoubler|hs_rise[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|hs_rise[7]~feeder_combout\,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(7));

-- Location: LCCOMB_X35_Y25_N4
\scandoubler|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~4_combout\ = (\scandoubler|sd_hcnt\(6) & (\scandoubler|hs_rise\(6) & (\scandoubler|sd_hcnt\(7) $ (!\scandoubler|hs_rise\(7))))) # (!\scandoubler|sd_hcnt\(6) & (!\scandoubler|hs_rise\(6) & (\scandoubler|sd_hcnt\(7) $ 
-- (!\scandoubler|hs_rise\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(6),
	datab => \scandoubler|sd_hcnt\(7),
	datac => \scandoubler|hs_rise\(6),
	datad => \scandoubler|hs_rise\(7),
	combout => \scandoubler|Equal1~4_combout\);

-- Location: FF_X35_Y25_N29
\scandoubler|hs_rise[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(1),
	sload => VCC,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(1));

-- Location: FF_X35_Y25_N11
\scandoubler|hs_rise[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	asdata => \scandoubler|hcnt\(0),
	sload => VCC,
	ena => \scandoubler|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_rise\(0));

-- Location: LCCOMB_X35_Y25_N28
\scandoubler|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~1_combout\ = (\scandoubler|sd_hcnt\(0) & (\scandoubler|hs_rise\(0) & (\scandoubler|sd_hcnt\(1) $ (!\scandoubler|hs_rise\(1))))) # (!\scandoubler|sd_hcnt\(0) & (!\scandoubler|hs_rise\(0) & (\scandoubler|sd_hcnt\(1) $ 
-- (!\scandoubler|hs_rise\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_hcnt\(0),
	datab => \scandoubler|sd_hcnt\(1),
	datac => \scandoubler|hs_rise\(1),
	datad => \scandoubler|hs_rise\(0),
	combout => \scandoubler|Equal1~1_combout\);

-- Location: LCCOMB_X35_Y25_N26
\scandoubler|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|Equal1~5_combout\ = (\scandoubler|Equal1~3_combout\ & (\scandoubler|Equal1~2_combout\ & (\scandoubler|Equal1~4_combout\ & \scandoubler|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|Equal1~3_combout\,
	datab => \scandoubler|Equal1~2_combout\,
	datac => \scandoubler|Equal1~4_combout\,
	datad => \scandoubler|Equal1~1_combout\,
	combout => \scandoubler|Equal1~5_combout\);

-- Location: LCCOMB_X34_Y25_N4
\scandoubler|hs_sd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|hs_sd~0_combout\ = (\scandoubler|Equal1~0_combout\ & ((\scandoubler|Equal1~5_combout\) # ((\scandoubler|hs_sd~q\ & !\scandoubler|Equal0~6_combout\)))) # (!\scandoubler|Equal1~0_combout\ & (((\scandoubler|hs_sd~q\ & 
-- !\scandoubler|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|Equal1~0_combout\,
	datab => \scandoubler|Equal1~5_combout\,
	datac => \scandoubler|hs_sd~q\,
	datad => \scandoubler|Equal0~6_combout\,
	combout => \scandoubler|hs_sd~0_combout\);

-- Location: FF_X34_Y25_N5
\scandoubler|hs_sd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|hs_sd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_sd~q\);

-- Location: FF_X30_Y26_N31
\scandoubler|hs_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	asdata => \scandoubler|hs_sd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|hs_out~q\);

-- Location: LCCOMB_X36_Y26_N4
\vga|Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~0_combout\ = \vga|v_cnt\(0) $ (VCC)
-- \vga|Add9~1\ = CARRY(\vga|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(0),
	datad => VCC,
	combout => \vga|Add9~0_combout\,
	cout => \vga|Add9~1\);

-- Location: LCCOMB_X32_Y26_N14
\vga|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal1~3_combout\ = (\vga|Equal1~1_combout\ & (!\vga|h_cnt\(6) & (\vga|Equal1~0_combout\ & \vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|Equal1~1_combout\,
	datab => \vga|h_cnt\(6),
	datac => \vga|Equal1~0_combout\,
	datad => \vga|h_cnt\(0),
	combout => \vga|Equal1~3_combout\);

-- Location: FF_X36_Y26_N5
\vga|v_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~0_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(0));

-- Location: LCCOMB_X36_Y26_N6
\vga|Add9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~2_combout\ = (\vga|v_cnt\(1) & (!\vga|Add9~1\)) # (!\vga|v_cnt\(1) & ((\vga|Add9~1\) # (GND)))
-- \vga|Add9~3\ = CARRY((!\vga|Add9~1\) # (!\vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(1),
	datad => VCC,
	cin => \vga|Add9~1\,
	combout => \vga|Add9~2_combout\,
	cout => \vga|Add9~3\);

-- Location: FF_X36_Y26_N7
\vga|v_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~2_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(1));

-- Location: LCCOMB_X36_Y26_N16
\vga|Add9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~12_combout\ = (\vga|v_cnt\(6) & (\vga|Add9~11\ $ (GND))) # (!\vga|v_cnt\(6) & (!\vga|Add9~11\ & VCC))
-- \vga|Add9~13\ = CARRY((\vga|v_cnt\(6) & !\vga|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(6),
	datad => VCC,
	cin => \vga|Add9~11\,
	combout => \vga|Add9~12_combout\,
	cout => \vga|Add9~13\);

-- Location: LCCOMB_X36_Y26_N18
\vga|Add9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~14_combout\ = (\vga|v_cnt\(7) & (!\vga|Add9~13\)) # (!\vga|v_cnt\(7) & ((\vga|Add9~13\) # (GND)))
-- \vga|Add9~15\ = CARRY((!\vga|Add9~13\) # (!\vga|v_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(7),
	datad => VCC,
	cin => \vga|Add9~13\,
	combout => \vga|Add9~14_combout\,
	cout => \vga|Add9~15\);

-- Location: FF_X36_Y26_N19
\vga|v_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~14_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(7));

-- Location: LCCOMB_X36_Y26_N20
\vga|Add9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~16_combout\ = (\vga|v_cnt\(8) & (\vga|Add9~15\ $ (GND))) # (!\vga|v_cnt\(8) & (!\vga|Add9~15\ & VCC))
-- \vga|Add9~17\ = CARRY((\vga|v_cnt\(8) & !\vga|Add9~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(8),
	datad => VCC,
	cin => \vga|Add9~15\,
	combout => \vga|Add9~16_combout\,
	cout => \vga|Add9~17\);

-- Location: LCCOMB_X36_Y26_N0
\vga|v_cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|v_cnt~2_combout\ = (!\vga|Equal3~2_combout\ & \vga|Add9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Equal3~2_combout\,
	datad => \vga|Add9~16_combout\,
	combout => \vga|v_cnt~2_combout\);

-- Location: FF_X36_Y26_N1
\vga|v_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|v_cnt~2_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(8));

-- Location: LCCOMB_X36_Y26_N22
\vga|Add9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~18_combout\ = \vga|Add9~17\ $ (\vga|v_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \vga|v_cnt\(9),
	cin => \vga|Add9~17\,
	combout => \vga|Add9~18_combout\);

-- Location: FF_X36_Y26_N23
\vga|v_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~18_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(9));

-- Location: LCCOMB_X36_Y26_N8
\vga|Add9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~4_combout\ = (\vga|v_cnt\(2) & (\vga|Add9~3\ $ (GND))) # (!\vga|v_cnt\(2) & (!\vga|Add9~3\ & VCC))
-- \vga|Add9~5\ = CARRY((\vga|v_cnt\(2) & !\vga|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(2),
	datad => VCC,
	cin => \vga|Add9~3\,
	combout => \vga|Add9~4_combout\,
	cout => \vga|Add9~5\);

-- Location: FF_X36_Y26_N9
\vga|v_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~4_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(2));

-- Location: LCCOMB_X36_Y26_N10
\vga|Add9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~6_combout\ = (\vga|v_cnt\(3) & (!\vga|Add9~5\)) # (!\vga|v_cnt\(3) & ((\vga|Add9~5\) # (GND)))
-- \vga|Add9~7\ = CARRY((!\vga|Add9~5\) # (!\vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(3),
	datad => VCC,
	cin => \vga|Add9~5\,
	combout => \vga|Add9~6_combout\,
	cout => \vga|Add9~7\);

-- Location: LCCOMB_X36_Y26_N30
\vga|v_cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|v_cnt~3_combout\ = (!\vga|Equal3~2_combout\ & \vga|Add9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Equal3~2_combout\,
	datad => \vga|Add9~6_combout\,
	combout => \vga|v_cnt~3_combout\);

-- Location: FF_X36_Y26_N31
\vga|v_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|v_cnt~3_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(3));

-- Location: LCCOMB_X36_Y26_N12
\vga|Add9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~8_combout\ = (\vga|v_cnt\(4) & (\vga|Add9~7\ $ (GND))) # (!\vga|v_cnt\(4) & (!\vga|Add9~7\ & VCC))
-- \vga|Add9~9\ = CARRY((\vga|v_cnt\(4) & !\vga|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(4),
	datad => VCC,
	cin => \vga|Add9~7\,
	combout => \vga|Add9~8_combout\,
	cout => \vga|Add9~9\);

-- Location: LCCOMB_X36_Y26_N28
\vga|v_cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|v_cnt~1_combout\ = (!\vga|Equal3~2_combout\ & \vga|Add9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|Equal3~2_combout\,
	datad => \vga|Add9~8_combout\,
	combout => \vga|v_cnt~1_combout\);

-- Location: FF_X36_Y26_N29
\vga|v_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|v_cnt~1_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(4));

-- Location: LCCOMB_X35_Y26_N28
\vga|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal3~0_combout\ = (\vga|v_cnt\(5) & (!\vga|v_cnt\(9) & (\vga|v_cnt\(8) & \vga|v_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(5),
	datab => \vga|v_cnt\(9),
	datac => \vga|v_cnt\(8),
	datad => \vga|v_cnt\(4),
	combout => \vga|Equal3~0_combout\);

-- Location: LCCOMB_X35_Y26_N26
\vga|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal3~1_combout\ = (\vga|v_cnt\(1) & (!\vga|v_cnt\(7) & (\vga|v_cnt\(2) & !\vga|v_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(1),
	datab => \vga|v_cnt\(7),
	datac => \vga|v_cnt\(2),
	datad => \vga|v_cnt\(3),
	combout => \vga|Equal3~1_combout\);

-- Location: LCCOMB_X35_Y26_N0
\vga|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal3~2_combout\ = (\vga|v_cnt\(0) & (\vga|Equal3~0_combout\ & (\vga|Equal3~1_combout\ & !\vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(0),
	datab => \vga|Equal3~0_combout\,
	datac => \vga|Equal3~1_combout\,
	datad => \vga|v_cnt\(6),
	combout => \vga|Equal3~2_combout\);

-- Location: LCCOMB_X36_Y26_N14
\vga|Add9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Add9~10_combout\ = (\vga|v_cnt\(5) & (!\vga|Add9~9\)) # (!\vga|v_cnt\(5) & ((\vga|Add9~9\) # (GND)))
-- \vga|Add9~11\ = CARRY((!\vga|Add9~9\) # (!\vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(5),
	datad => VCC,
	cin => \vga|Add9~9\,
	combout => \vga|Add9~10_combout\,
	cout => \vga|Add9~11\);

-- Location: LCCOMB_X36_Y26_N2
\vga|v_cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|v_cnt~0_combout\ = (!\vga|Equal3~2_combout\ & \vga|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|Equal3~2_combout\,
	datac => \vga|Add9~10_combout\,
	combout => \vga|v_cnt~0_combout\);

-- Location: FF_X36_Y26_N3
\vga|v_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|v_cnt~0_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(5));

-- Location: FF_X36_Y26_N17
\vga|v_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|Add9~12_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|v_cnt\(6));

-- Location: LCCOMB_X35_Y26_N4
\vga|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|Equal5~0_combout\ = (\vga|v_cnt\(5) & (!\vga|v_cnt\(9) & (!\vga|v_cnt\(8) & \vga|v_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(5),
	datab => \vga|v_cnt\(9),
	datac => \vga|v_cnt\(8),
	datad => \vga|v_cnt\(4),
	combout => \vga|Equal5~0_combout\);

-- Location: LCCOMB_X35_Y26_N6
\vga|vs~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|vs~4_combout\ = (!\vga|v_cnt\(0) & (\vga|v_cnt\(6) & (\vga|Equal5~0_combout\ & \vga|v_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(0),
	datab => \vga|v_cnt\(6),
	datac => \vga|Equal5~0_combout\,
	datad => \vga|v_cnt\(7),
	combout => \vga|vs~4_combout\);

-- Location: LCCOMB_X36_Y26_N24
\vga|vs~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|vs~2_combout\ = (\vga|v_cnt\(3) & (!\vga|v_cnt\(2) & \vga|vs~q\)) # (!\vga|v_cnt\(3) & (\vga|v_cnt\(2) & !\vga|vs~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(3),
	datab => \vga|v_cnt\(2),
	datac => \vga|vs~q\,
	combout => \vga|vs~2_combout\);

-- Location: LCCOMB_X36_Y26_N26
\vga|vs~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|vs~3_combout\ = (\vga|vs~4_combout\ & ((\vga|vs~2_combout\ & (\vga|v_cnt\(1))) # (!\vga|vs~2_combout\ & ((\vga|vs~q\))))) # (!\vga|vs~4_combout\ & (((\vga|vs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(1),
	datab => \vga|vs~4_combout\,
	datac => \vga|vs~q\,
	datad => \vga|vs~2_combout\,
	combout => \vga|vs~3_combout\);

-- Location: FF_X36_Y26_N27
\vga|vs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|vs~3_combout\,
	ena => \vga|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|vs~q\);

-- Location: LCCOMB_X30_Y26_N30
\VGA_HS~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_HS~0_combout\ = (\user_io|but_sw\(4) & (\vga|hs~q\ $ (((!\vga|vs~q\))))) # (!\user_io|but_sw\(4) & (((\scandoubler|hs_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|hs~q\,
	datab => \user_io|but_sw\(4),
	datac => \scandoubler|hs_out~q\,
	datad => \vga|vs~q\,
	combout => \VGA_HS~0_combout\);

-- Location: FF_X36_Y26_N25
\scandoubler|vs_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	asdata => \vga|vs~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|vs_out~q\);

-- Location: LCCOMB_X30_Y26_N24
\VGA_VS~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_VS~0_combout\ = (\scandoubler|vs_out~q\) # (\user_io|but_sw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|vs_out~q\,
	datad => \user_io|but_sw\(4),
	combout => \VGA_VS~0_combout\);

-- Location: LCCOMB_X30_Y26_N16
\scandoubler|scanline~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|scanline~0_combout\ = \scandoubler|vs_out~q\ $ (!\vga|vs~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \scandoubler|vs_out~q\,
	datad => \vga|vs~q\,
	combout => \scandoubler|scanline~0_combout\);

-- Location: LCCOMB_X30_Y26_N20
\scandoubler|scanline~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|scanline~1_combout\ = (\scandoubler|scanline~q\ & (\scandoubler|scanline~0_combout\ & ((\scandoubler|hs_sd~q\) # (!\scandoubler|hs_out~q\)))) # (!\scandoubler|scanline~q\ & (\scandoubler|hs_out~q\ & (!\scandoubler|hs_sd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|hs_out~q\,
	datab => \scandoubler|hs_sd~q\,
	datac => \scandoubler|scanline~q\,
	datad => \scandoubler|scanline~0_combout\,
	combout => \scandoubler|scanline~1_combout\);

-- Location: FF_X30_Y26_N21
\scandoubler|scanline\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|scanline~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|scanline~q\);

-- Location: LCCOMB_X19_Y9_N22
\trs_vid|Shift~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~0_combout\ = (!\trs_vid|ChrR_Cnt\(3) & ((\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(3),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|Shift~0_combout\);

-- Location: LCCOMB_X19_Y9_N24
\trs_vid|Shift~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & ((\trs_vid|Shift~0_combout\) # ((\trs_vid|ChrR_Cnt\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|Shift~0_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	combout => \trs_vid|Shift~1_combout\);

-- Location: FF_X19_Y12_N7
\trs_vid|Blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	asdata => \trs_glue|Equal4~4_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Blank~q\);

-- Location: LCCOMB_X20_Y11_N0
\trs_vid|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Equal5~0_combout\ = (!\trs_vid|ChrC_Cnt\(1) & (\trs_vid|ChrC_Cnt\(0) & !\trs_vid|ChrC_Cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|ChrC_Cnt\(0),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|Equal5~0_combout\);

-- Location: LCCOMB_X19_Y12_N6
\trs_vid|Shift~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~2_combout\ = (!\trs_vid|Hor_Cnt\(6) & (!\trs_vid|Ver_Cnt\(4) & (!\trs_vid|Blank~q\ & \trs_vid|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Hor_Cnt\(6),
	datab => \trs_vid|Ver_Cnt\(4),
	datac => \trs_vid|Blank~q\,
	datad => \trs_vid|Equal5~0_combout\,
	combout => \trs_vid|Shift~2_combout\);

-- Location: LCCOMB_X19_Y10_N6
\trs_vid|Shift~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~28_combout\ = (!\trs_vid|ChrR_Cnt\(3) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|ChrR_Cnt\(3),
	combout => \trs_vid|Shift~28_combout\);

-- Location: LCCOMB_X20_Y10_N0
\trs_vid|Shift~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & ((\trs_vid|Shift~28_combout\) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & \trs_vid|ChrR_Cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|Shift~28_combout\,
	datad => \trs_vid|ChrR_Cnt\(3),
	combout => \trs_vid|Shift~29_combout\);

-- Location: LCCOMB_X20_Y10_N28
\trs_vid|Shift~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~4_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|ChrR_Cnt\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|Shift~4_combout\);

-- Location: LCCOMB_X19_Y10_N12
\trs_vid|Shift~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~5_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|Shift~5_combout\);

-- Location: LCCOMB_X20_Y10_N14
\trs_vid|Shift~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~6_combout\ = (\trs_vid|ChrR_Cnt\(3) & (\trs_vid|Shift~4_combout\ & (!\trs_vid|ChrR_Cnt\(1) & \trs_vid|Shift~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(3),
	datab => \trs_vid|Shift~4_combout\,
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|Shift~5_combout\,
	combout => \trs_vid|Shift~6_combout\);

-- Location: LCCOMB_X19_Y10_N10
\trs_vid|z25|Mux4~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~69_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|ChrR_Cnt\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (((!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~69_combout\);

-- Location: LCCOMB_X19_Y10_N22
\trs_vid|z25|Mux4~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~65_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~65_combout\);

-- Location: LCCOMB_X19_Y10_N16
\trs_vid|z25|Mux4~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~66_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~66_combout\);

-- Location: LCCOMB_X19_Y10_N14
\trs_vid|z25|Mux4~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~67_combout\ = (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~67_combout\);

-- Location: LCCOMB_X19_Y10_N0
\trs_vid|z25|Mux4~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~68_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux4~66_combout\) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z25|Mux4~67_combout\ & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z25|Mux4~66_combout\,
	datac => \trs_vid|z25|Mux4~67_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux4~68_combout\);

-- Location: LCCOMB_X19_Y10_N24
\trs_vid|z25|Mux4~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~70_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux4~68_combout\ & (\trs_vid|z25|Mux4~69_combout\)) # (!\trs_vid|z25|Mux4~68_combout\ & ((\trs_vid|z25|Mux4~65_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux4~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~69_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~65_combout\,
	datad => \trs_vid|z25|Mux4~68_combout\,
	combout => \trs_vid|z25|Mux4~70_combout\);

-- Location: LCCOMB_X19_Y10_N8
\trs_vid|z25|Mux4~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~82_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~82_combout\);

-- Location: LCCOMB_X19_Y10_N30
\trs_vid|z25|Mux4~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~79_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~79_combout\);

-- Location: LCCOMB_X19_Y10_N28
\trs_vid|z25|Mux4~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~80_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~80_combout\);

-- Location: LCCOMB_X19_Y10_N2
\trs_vid|z25|Mux4~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~81_combout\ = (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z25|Mux4~80_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z25|Mux4~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~79_combout\,
	datad => \trs_vid|z25|Mux4~80_combout\,
	combout => \trs_vid|z25|Mux4~81_combout\);

-- Location: LCCOMB_X19_Y10_N26
\trs_vid|z25|Mux4~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~83_combout\ = (\trs_vid|z25|Mux4~81_combout\) # ((\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z25|Mux4~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~82_combout\,
	datad => \trs_vid|z25|Mux4~81_combout\,
	combout => \trs_vid|z25|Mux4~83_combout\);

-- Location: LCCOMB_X19_Y10_N18
\trs_vid|z25|Mux4~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~71_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~71_combout\);

-- Location: LCCOMB_X19_Y10_N20
\trs_vid|z25|Mux4~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~72_combout\ = (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z25|Mux4~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z25|Mux4~71_combout\,
	combout => \trs_vid|z25|Mux4~72_combout\);

-- Location: LCCOMB_X25_Y10_N4
\trs_vid|z25|Mux4~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~76_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~76_combout\);

-- Location: LCCOMB_X25_Y10_N14
\trs_vid|z25|Mux4~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~73_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~73_combout\);

-- Location: LCCOMB_X25_Y10_N28
\trs_vid|z25|Mux4~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~74_combout\ = (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~74_combout\);

-- Location: LCCOMB_X25_Y10_N2
\trs_vid|z25|Mux4~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~75_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux4~73_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) 
-- & ((\trs_vid|z25|Mux4~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~73_combout\,
	datad => \trs_vid|z25|Mux4~74_combout\,
	combout => \trs_vid|z25|Mux4~75_combout\);

-- Location: LCCOMB_X25_Y10_N18
\trs_vid|z25|Mux4~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~77_combout\ = (\trs_vid|z25|Mux4~75_combout\) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z25|Mux4~76_combout\ & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z25|Mux4~76_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux4~75_combout\,
	combout => \trs_vid|z25|Mux4~77_combout\);

-- Location: LCCOMB_X20_Y10_N12
\trs_vid|z25|Mux4~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~78_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|ChrR_Cnt\(2))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux4~72_combout\)) # 
-- (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux4~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux4~72_combout\,
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z25|Mux4~77_combout\,
	combout => \trs_vid|z25|Mux4~78_combout\);

-- Location: LCCOMB_X20_Y10_N26
\trs_vid|z25|Mux4~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~84_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~78_combout\ & ((\trs_vid|z25|Mux4~83_combout\))) # (!\trs_vid|z25|Mux4~78_combout\ & (\trs_vid|z25|Mux4~70_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux4~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux4~70_combout\,
	datac => \trs_vid|z25|Mux4~83_combout\,
	datad => \trs_vid|z25|Mux4~78_combout\,
	combout => \trs_vid|z25|Mux4~84_combout\);

-- Location: LCCOMB_X18_Y10_N30
\trs_vid|z25|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~4_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~4_combout\);

-- Location: LCCOMB_X18_Y10_N14
\trs_vid|z25|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~0_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~0_combout\);

-- Location: LCCOMB_X18_Y10_N4
\trs_vid|z25|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~1_combout\);

-- Location: LCCOMB_X18_Y10_N10
\trs_vid|z25|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~2_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~2_combout\);

-- Location: LCCOMB_X18_Y10_N28
\trs_vid|z25|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~3_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux4~1_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z25|Mux4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~1_combout\,
	datad => \trs_vid|z25|Mux4~2_combout\,
	combout => \trs_vid|z25|Mux4~3_combout\);

-- Location: LCCOMB_X18_Y10_N16
\trs_vid|z25|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~5_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~3_combout\ & (!\trs_vid|z25|Mux4~4_combout\)) # (!\trs_vid|z25|Mux4~3_combout\ & ((!\trs_vid|z25|Mux4~0_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~4_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~0_combout\,
	datad => \trs_vid|z25|Mux4~3_combout\,
	combout => \trs_vid|z25|Mux4~5_combout\);

-- Location: LCCOMB_X18_Y10_N2
\trs_vid|z25|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~10_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~10_combout\);

-- Location: LCCOMB_X18_Y10_N26
\trs_vid|z25|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~6_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~6_combout\);

-- Location: LCCOMB_X18_Y10_N8
\trs_vid|z25|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~7_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~7_combout\);

-- Location: LCCOMB_X18_Y10_N6
\trs_vid|z25|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~8_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux4~8_combout\);

-- Location: LCCOMB_X18_Y10_N20
\trs_vid|z25|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~9_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z25|Mux4~7_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((!\trs_vid|z25|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~7_combout\,
	datad => \trs_vid|z25|Mux4~8_combout\,
	combout => \trs_vid|z25|Mux4~9_combout\);

-- Location: LCCOMB_X18_Y10_N24
\trs_vid|z25|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~9_combout\ & (!\trs_vid|z25|Mux4~10_combout\)) # (!\trs_vid|z25|Mux4~9_combout\ & ((!\trs_vid|z25|Mux4~6_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux4~10_combout\,
	datac => \trs_vid|z25|Mux4~6_combout\,
	datad => \trs_vid|z25|Mux4~9_combout\,
	combout => \trs_vid|z25|Mux4~11_combout\);

-- Location: LCCOMB_X19_Y10_N4
\trs_vid|z25|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~12_combout\ = (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z25|Mux4~5_combout\)) # (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux4~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux4~5_combout\,
	datad => \trs_vid|z25|Mux4~11_combout\,
	combout => \trs_vid|z25|Mux4~12_combout\);

-- Location: LCCOMB_X20_Y10_N18
\trs_vid|z25|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~17_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~17_combout\);

-- Location: LCCOMB_X20_Y10_N4
\trs_vid|z25|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~13_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~13_combout\);

-- Location: LCCOMB_X23_Y10_N22
\trs_vid|z25|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~15_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~15_combout\);

-- Location: LCCOMB_X23_Y10_N0
\trs_vid|z25|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~14_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~14_combout\);

-- Location: LCCOMB_X23_Y10_N12
\trs_vid|z25|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~16_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # ((!\trs_vid|z25|Mux4~14_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z25|Mux4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux4~15_combout\,
	datad => \trs_vid|z25|Mux4~14_combout\,
	combout => \trs_vid|z25|Mux4~16_combout\);

-- Location: LCCOMB_X20_Y10_N16
\trs_vid|z25|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~18_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z25|Mux4~16_combout\ & (\trs_vid|z25|Mux4~17_combout\)) # (!\trs_vid|z25|Mux4~16_combout\ & ((!\trs_vid|z25|Mux4~13_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z25|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z25|Mux4~17_combout\,
	datac => \trs_vid|z25|Mux4~13_combout\,
	datad => \trs_vid|z25|Mux4~16_combout\,
	combout => \trs_vid|z25|Mux4~18_combout\);

-- Location: LCCOMB_X20_Y10_N22
\trs_vid|z25|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~19_combout\ = (\trs_vid|z25|Mux4~12_combout\) # ((\trs_vid|ChrR_Cnt\(2) & (!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z25|Mux4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux4~12_combout\,
	datad => \trs_vid|z25|Mux4~18_combout\,
	combout => \trs_vid|z25|Mux4~19_combout\);

-- Location: LCCOMB_X20_Y8_N6
\trs_vid|z25|Mux4~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~40_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|ChrR_Cnt\(2) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~40_combout\);

-- Location: LCCOMB_X19_Y8_N14
\trs_vid|z25|Mux4~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~44_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~44_combout\);

-- Location: LCCOMB_X19_Y8_N8
\trs_vid|z25|Mux4~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~41_combout\ = (\trs_vid|ChrR_Cnt\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~41_combout\);

-- Location: LCCOMB_X19_Y8_N18
\trs_vid|z25|Mux4~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~42_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((\trs_vid|ChrR_Cnt\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~42_combout\);

-- Location: LCCOMB_X19_Y8_N24
\trs_vid|z25|Mux4~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~43_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((!\trs_vid|z25|Mux4~41_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~41_combout\,
	datad => \trs_vid|z25|Mux4~42_combout\,
	combout => \trs_vid|z25|Mux4~43_combout\);

-- Location: LCCOMB_X19_Y8_N12
\trs_vid|z25|Mux4~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~45_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux4~43_combout\ & ((\trs_vid|z25|Mux4~44_combout\))) # (!\trs_vid|z25|Mux4~43_combout\ & (!\trs_vid|z25|Mux4~40_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux4~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~40_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux4~44_combout\,
	datad => \trs_vid|z25|Mux4~43_combout\,
	combout => \trs_vid|z25|Mux4~45_combout\);

-- Location: LCCOMB_X19_Y8_N28
\trs_vid|z25|Mux4~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~58_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|ChrR_Cnt\(2)) # (!\trs_vid|ChrR_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~58_combout\);

-- Location: LCCOMB_X20_Y8_N2
\trs_vid|z25|Mux4~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~59_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|ChrR_Cnt\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~59_combout\);

-- Location: LCCOMB_X20_Y8_N8
\trs_vid|z25|Mux4~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~60_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z25|Mux4~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux4~59_combout\,
	combout => \trs_vid|z25|Mux4~60_combout\);

-- Location: LCCOMB_X19_Y8_N6
\trs_vid|z25|Mux4~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~61_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((!\trs_vid|ChrR_Cnt\(0) & !\trs_vid|ChrR_Cnt\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|ChrR_Cnt\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux4~61_combout\);

-- Location: LCCOMB_X19_Y8_N4
\trs_vid|z25|Mux4~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~62_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~60_combout\ & ((!\trs_vid|z25|Mux4~61_combout\))) # (!\trs_vid|z25|Mux4~60_combout\ & (\trs_vid|z25|Mux4~58_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux4~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux4~58_combout\,
	datac => \trs_vid|z25|Mux4~60_combout\,
	datad => \trs_vid|z25|Mux4~61_combout\,
	combout => \trs_vid|z25|Mux4~62_combout\);

-- Location: LCCOMB_X20_Y8_N28
\trs_vid|z25|Mux4~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~46_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|ChrR_Cnt\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(0)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~46_combout\);

-- Location: LCCOMB_X20_Y8_N26
\trs_vid|z25|Mux4~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~47_combout\ = (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~47_combout\);

-- Location: LCCOMB_X20_Y8_N12
\trs_vid|z25|Mux4~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~48_combout\ = (\trs_vid|ChrR_Cnt\(0)) # (\trs_vid|ChrR_Cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|ChrR_Cnt\(0),
	datad => \trs_vid|ChrR_Cnt\(2),
	combout => \trs_vid|z25|Mux4~48_combout\);

-- Location: LCCOMB_X20_Y8_N18
\trs_vid|z25|Mux4~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~49_combout\ = (\trs_vid|z25|Mux4~48_combout\ & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # (!\trs_vid|z25|Mux4~48_combout\ & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~48_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~49_combout\);

-- Location: LCCOMB_X20_Y8_N20
\trs_vid|z25|Mux4~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~50_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux4~46_combout\) # ((\trs_vid|z25|Mux4~47_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (((\trs_vid|z25|Mux4~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z25|Mux4~46_combout\,
	datac => \trs_vid|z25|Mux4~47_combout\,
	datad => \trs_vid|z25|Mux4~49_combout\,
	combout => \trs_vid|z25|Mux4~50_combout\);

-- Location: LCCOMB_X19_Y8_N22
\trs_vid|z25|Mux4~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~55_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~55_combout\);

-- Location: LCCOMB_X19_Y8_N2
\trs_vid|z25|Mux4~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~51_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|ChrR_Cnt\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~51_combout\);

-- Location: LCCOMB_X19_Y8_N26
\trs_vid|z25|Mux4~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~53_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~53_combout\);

-- Location: LCCOMB_X19_Y8_N0
\trs_vid|z25|Mux4~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~52_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~52_combout\);

-- Location: LCCOMB_X19_Y8_N16
\trs_vid|z25|Mux4~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~54_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|ChrR_Cnt\(0)) # ((\trs_vid|z25|Mux4~52_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|ChrR_Cnt\(0) & 
-- (!\trs_vid|z25|Mux4~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux4~53_combout\,
	datad => \trs_vid|z25|Mux4~52_combout\,
	combout => \trs_vid|z25|Mux4~54_combout\);

-- Location: LCCOMB_X19_Y8_N20
\trs_vid|z25|Mux4~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~56_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux4~54_combout\ & (\trs_vid|z25|Mux4~55_combout\)) # (!\trs_vid|z25|Mux4~54_combout\ & ((!\trs_vid|z25|Mux4~51_combout\))))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (((\trs_vid|z25|Mux4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~55_combout\,
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux4~51_combout\,
	datad => \trs_vid|z25|Mux4~54_combout\,
	combout => \trs_vid|z25|Mux4~56_combout\);

-- Location: LCCOMB_X19_Y8_N10
\trs_vid|z25|Mux4~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~57_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|z25|Mux4~50_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux4~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux4~50_combout\,
	datad => \trs_vid|z25|Mux4~56_combout\,
	combout => \trs_vid|z25|Mux4~57_combout\);

-- Location: LCCOMB_X19_Y8_N30
\trs_vid|z25|Mux4~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~63_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux4~57_combout\ & ((\trs_vid|z25|Mux4~62_combout\))) # (!\trs_vid|z25|Mux4~57_combout\ & (\trs_vid|z25|Mux4~45_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z25|Mux4~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~45_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux4~62_combout\,
	datad => \trs_vid|z25|Mux4~57_combout\,
	combout => \trs_vid|z25|Mux4~63_combout\);

-- Location: LCCOMB_X19_Y9_N14
\trs_vid|z25|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~20_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # ((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|ChrR_Cnt\(0) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~20_combout\);

-- Location: LCCOMB_X19_Y9_N28
\trs_vid|z25|Mux4~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~21_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(0) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~21_combout\);

-- Location: LCCOMB_X19_Y9_N30
\trs_vid|z25|Mux4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~22_combout\ = (\trs_vid|z25|Mux4~21_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z25|Mux4~20_combout\))))) # 
-- (!\trs_vid|z25|Mux4~21_combout\ & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z25|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~20_combout\,
	datad => \trs_vid|z25|Mux4~21_combout\,
	combout => \trs_vid|z25|Mux4~22_combout\);

-- Location: LCCOMB_X19_Y9_N16
\trs_vid|z25|Mux4~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~23_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z25|Mux4~21_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z25|Mux4~20_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux4~20_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z25|Mux4~21_combout\)) # (!\trs_vid|z25|Mux4~20_combout\ & 
-- ((\trs_vid|z25|Mux4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~20_combout\,
	datad => \trs_vid|z25|Mux4~21_combout\,
	combout => \trs_vid|z25|Mux4~23_combout\);

-- Location: LCCOMB_X19_Y9_N26
\trs_vid|z25|Mux4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~24_combout\ = \trs_vid|z25|Mux4~23_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z25|Mux4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux4~22_combout\,
	datad => \trs_vid|z25|Mux4~23_combout\,
	combout => \trs_vid|z25|Mux4~24_combout\);

-- Location: LCCOMB_X19_Y9_N8
\trs_vid|z25|Mux4~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~30_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|ChrR_Cnt\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~30_combout\);

-- Location: LCCOMB_X19_Y9_N18
\trs_vid|z25|Mux4~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~31_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~31_combout\);

-- Location: LCCOMB_X19_Y9_N4
\trs_vid|z25|Mux4~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~32_combout\ = (\trs_vid|z25|Mux4~31_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux4~30_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z25|Mux4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux4~30_combout\,
	datad => \trs_vid|z25|Mux4~31_combout\,
	combout => \trs_vid|z25|Mux4~32_combout\);

-- Location: LCCOMB_X18_Y9_N26
\trs_vid|z25|Mux4~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~25_combout\ = (\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~25_combout\);

-- Location: LCCOMB_X18_Y9_N22
\trs_vid|z25|Mux4~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~27_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux4~27_combout\);

-- Location: LCCOMB_X18_Y9_N16
\trs_vid|z25|Mux4~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~26_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux4~26_combout\);

-- Location: LCCOMB_X18_Y9_N12
\trs_vid|z25|Mux4~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~28_combout\ = (\trs_vid|z25|Mux4~26_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~27_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(0)) 
-- # (!\trs_vid|z25|Mux4~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~27_combout\,
	datad => \trs_vid|z25|Mux4~26_combout\,
	combout => \trs_vid|z25|Mux4~28_combout\);

-- Location: LCCOMB_X18_Y9_N2
\trs_vid|z25|Mux4~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z25|Mux4~28_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux4~28_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux4~25_combout\,
	datad => \trs_vid|z25|Mux4~28_combout\,
	combout => \trs_vid|z25|Mux4~29_combout\);

-- Location: LCCOMB_X19_Y9_N6
\trs_vid|z25|Mux4~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~33_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux4~29_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux4~32_combout\,
	datad => \trs_vid|z25|Mux4~29_combout\,
	combout => \trs_vid|z25|Mux4~33_combout\);

-- Location: LCCOMB_X25_Y10_N16
\trs_vid|z25|Mux4~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~34_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|ChrR_Cnt\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~34_combout\);

-- Location: LCCOMB_X25_Y10_N26
\trs_vid|z25|Mux4~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~37_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~37_combout\);

-- Location: LCCOMB_X25_Y10_N6
\trs_vid|z25|Mux4~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~35_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux4~35_combout\);

-- Location: LCCOMB_X25_Y10_N24
\trs_vid|z25|Mux4~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~36_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (\trs_vid|z25|Mux4~35_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & !\trs_vid|z25|Mux4~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z25|Mux4~35_combout\,
	combout => \trs_vid|z25|Mux4~36_combout\);

-- Location: LCCOMB_X25_Y10_N12
\trs_vid|z25|Mux4~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~38_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux4~36_combout\ & ((!\trs_vid|z25|Mux4~37_combout\))) # (!\trs_vid|z25|Mux4~36_combout\ & (\trs_vid|z25|Mux4~34_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux4~34_combout\,
	datac => \trs_vid|z25|Mux4~37_combout\,
	datad => \trs_vid|z25|Mux4~36_combout\,
	combout => \trs_vid|z25|Mux4~38_combout\);

-- Location: LCCOMB_X20_Y10_N20
\trs_vid|z25|Mux4~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~39_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux4~33_combout\ & ((\trs_vid|z25|Mux4~38_combout\))) # (!\trs_vid|z25|Mux4~33_combout\ & (\trs_vid|z25|Mux4~24_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (((\trs_vid|z25|Mux4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~24_combout\,
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux4~33_combout\,
	datad => \trs_vid|z25|Mux4~38_combout\,
	combout => \trs_vid|z25|Mux4~39_combout\);

-- Location: LCCOMB_X20_Y10_N6
\trs_vid|z25|Mux4~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~64_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|ChrR_Cnt\(1)) # ((\trs_vid|z25|Mux4~39_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|ChrR_Cnt\(1) & 
-- (\trs_vid|z25|Mux4~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux4~63_combout\,
	datad => \trs_vid|z25|Mux4~39_combout\,
	combout => \trs_vid|z25|Mux4~64_combout\);

-- Location: LCCOMB_X20_Y10_N24
\trs_vid|z25|Mux4~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux4~85_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux4~64_combout\ & (\trs_vid|z25|Mux4~84_combout\)) # (!\trs_vid|z25|Mux4~64_combout\ & ((\trs_vid|z25|Mux4~19_combout\))))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux4~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux4~84_combout\,
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux4~19_combout\,
	datad => \trs_vid|z25|Mux4~64_combout\,
	combout => \trs_vid|z25|Mux4~85_combout\);

-- Location: LCCOMB_X20_Y10_N10
\trs_vid|Shift~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~37_combout\ = (\trs_vid|ChrR_Cnt\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|Shift~6_combout\))) # (!\trs_vid|ChrR_Cnt\(3) & ((\trs_vid|z25|Mux4~85_combout\) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|Shift~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|Shift~6_combout\,
	datad => \trs_vid|z25|Mux4~85_combout\,
	combout => \trs_vid|Shift~37_combout\);

-- Location: LCCOMB_X20_Y10_N2
\trs_vid|Shift~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~38_combout\ = (\trs_vid|Shift~2_combout\ & ((\trs_vid|Shift~29_combout\) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & \trs_vid|Shift~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~2_combout\,
	datab => \trs_vid|Shift~29_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datad => \trs_vid|Shift~37_combout\,
	combout => \trs_vid|Shift~38_combout\);

-- Location: FF_X20_Y10_N3
\trs_vid|Shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~38_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(0));

-- Location: LCCOMB_X20_Y11_N30
\trs_vid|Shift~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~33_combout\ = (\trs_vid|Shift\(0) & (((\trs_vid|ChrC_Cnt\(1)) # (\trs_vid|ChrC_Cnt\(2))) # (!\trs_vid|ChrC_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(0),
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|Shift\(0),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|Shift~33_combout\);

-- Location: LCCOMB_X20_Y10_N30
\trs_vid|Shift~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~23_combout\ = (\trs_vid|Shift~4_combout\ & (!\trs_vid|ChrR_Cnt\(1) & \trs_vid|ChrR_Cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Shift~4_combout\,
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|ChrR_Cnt\(3),
	combout => \trs_vid|Shift~23_combout\);

-- Location: LCCOMB_X21_Y9_N0
\trs_vid|z25|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~0_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) 
-- & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y9_N6
\trs_vid|Shift~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~34_combout\ = (\trs_vid|Shift~23_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z25|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~23_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux3~0_combout\,
	combout => \trs_vid|Shift~34_combout\);

-- Location: LCCOMB_X21_Y9_N2
\trs_vid|z25|Mux0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~78_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~78_combout\);

-- Location: LCCOMB_X21_Y9_N12
\trs_vid|z25|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~2_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- (\trs_vid|z25|Mux0~78_combout\ & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z25|Mux0~78_combout\,
	combout => \trs_vid|z25|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y9_N14
\trs_vid|z25|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~3_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~3_combout\);

-- Location: LCCOMB_X21_Y9_N16
\trs_vid|z25|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~1_combout\);

-- Location: LCCOMB_X21_Y9_N4
\trs_vid|z25|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~4_combout\ = (\trs_vid|z25|Mux3~2_combout\ & (((!\trs_vid|z25|Mux3~3_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))) # (!\trs_vid|z25|Mux3~2_combout\ & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((!\trs_vid|z25|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~2_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~3_combout\,
	datad => \trs_vid|z25|Mux3~1_combout\,
	combout => \trs_vid|z25|Mux3~4_combout\);

-- Location: LCCOMB_X21_Y9_N26
\trs_vid|z25|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~5_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~5_combout\);

-- Location: LCCOMB_X21_Y9_N8
\trs_vid|z25|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~9_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~9_combout\);

-- Location: LCCOMB_X23_Y9_N0
\trs_vid|z25|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~7_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~7_combout\);

-- Location: LCCOMB_X21_Y9_N28
\trs_vid|z25|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~6_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux3~6_combout\);

-- Location: LCCOMB_X21_Y9_N10
\trs_vid|z25|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~8_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z25|Mux3~6_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z25|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~7_combout\,
	datad => \trs_vid|z25|Mux3~6_combout\,
	combout => \trs_vid|z25|Mux3~8_combout\);

-- Location: LCCOMB_X21_Y9_N30
\trs_vid|z25|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~10_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~8_combout\ & ((!\trs_vid|z25|Mux3~9_combout\))) # (!\trs_vid|z25|Mux3~8_combout\ & (\trs_vid|z25|Mux3~5_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~5_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~9_combout\,
	datad => \trs_vid|z25|Mux3~8_combout\,
	combout => \trs_vid|z25|Mux3~10_combout\);

-- Location: LCCOMB_X24_Y10_N10
\trs_vid|z25|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~15_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~15_combout\);

-- Location: LCCOMB_X24_Y10_N22
\trs_vid|z25|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) 
-- & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~11_combout\);

-- Location: LCCOMB_X24_Y10_N14
\trs_vid|z25|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~13_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~13_combout\);

-- Location: LCCOMB_X24_Y10_N16
\trs_vid|z25|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~12_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux3~12_combout\);

-- Location: LCCOMB_X24_Y10_N12
\trs_vid|z25|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~14_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux3~12_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux3~13_combout\,
	datad => \trs_vid|z25|Mux3~12_combout\,
	combout => \trs_vid|z25|Mux3~14_combout\);

-- Location: LCCOMB_X24_Y10_N4
\trs_vid|z25|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~16_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux3~14_combout\ & (\trs_vid|z25|Mux3~15_combout\)) # (!\trs_vid|z25|Mux3~14_combout\ & ((\trs_vid|z25|Mux3~11_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z25|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~15_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux3~11_combout\,
	datad => \trs_vid|z25|Mux3~14_combout\,
	combout => \trs_vid|z25|Mux3~16_combout\);

-- Location: LCCOMB_X20_Y9_N26
\trs_vid|z25|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~17_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|ChrR_Cnt\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux3~10_combout\)) # 
-- (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux3~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux3~10_combout\,
	datad => \trs_vid|z25|Mux3~16_combout\,
	combout => \trs_vid|z25|Mux3~17_combout\);

-- Location: LCCOMB_X23_Y9_N6
\trs_vid|z25|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~19_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~19_combout\);

-- Location: LCCOMB_X24_Y9_N24
\trs_vid|z25|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~18_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux3~18_combout\);

-- Location: LCCOMB_X24_Y9_N8
\trs_vid|z25|Mux3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~21_combout\ = \trs_vid|z25|Mux3~18_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z25|Mux3~19_combout\)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (\trs_vid|z25|Mux3~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux3~19_combout\,
	datad => \trs_vid|z25|Mux3~18_combout\,
	combout => \trs_vid|z25|Mux3~21_combout\);

-- Location: LCCOMB_X24_Y9_N6
\trs_vid|z25|Mux3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~20_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\trs_vid|z25|Mux3~19_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z25|Mux3~18_combout\)) # (!\trs_vid|z25|Mux3~19_combout\ & ((\trs_vid|z25|Mux3~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux3~19_combout\,
	datad => \trs_vid|z25|Mux3~18_combout\,
	combout => \trs_vid|z25|Mux3~20_combout\);

-- Location: LCCOMB_X24_Y9_N18
\trs_vid|z25|Mux3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~22_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z25|Mux3~20_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z25|Mux3~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux3~21_combout\,
	datad => \trs_vid|z25|Mux3~20_combout\,
	combout => \trs_vid|z25|Mux3~22_combout\);

-- Location: LCCOMB_X20_Y9_N20
\trs_vid|z25|Mux3~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~23_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux3~17_combout\ & ((\trs_vid|z25|Mux3~22_combout\))) # (!\trs_vid|z25|Mux3~17_combout\ & (\trs_vid|z25|Mux3~4_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~4_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux3~17_combout\,
	datad => \trs_vid|z25|Mux3~22_combout\,
	combout => \trs_vid|z25|Mux3~23_combout\);

-- Location: LCCOMB_X21_Y11_N28
\trs_vid|z25|Mux3~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~40_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~40_combout\);

-- Location: LCCOMB_X21_Y11_N14
\trs_vid|z25|Mux3~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~39_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~39_combout\);

-- Location: LCCOMB_X21_Y11_N24
\trs_vid|z25|Mux3~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~75_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z25|Mux3~39_combout\)) # (!\trs_vid|z25|Mux3~40_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z25|Mux3~39_combout\ & !\trs_vid|z25|Mux3~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux3~39_combout\,
	datad => \trs_vid|z25|Mux3~40_combout\,
	combout => \trs_vid|z25|Mux3~75_combout\);

-- Location: LCCOMB_X21_Y11_N30
\trs_vid|z25|Mux3~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~76_combout\ = (\trs_vid|z25|Mux3~40_combout\ & (\trs_vid|z25|Mux3~75_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # (!\trs_vid|z25|Mux3~39_combout\)))) # (!\trs_vid|z25|Mux3~40_combout\ & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux3~39_combout\ & !\trs_vid|z25|Mux3~75_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux3~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~40_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux3~39_combout\,
	datad => \trs_vid|z25|Mux3~75_combout\,
	combout => \trs_vid|z25|Mux3~76_combout\);

-- Location: LCCOMB_X23_Y10_N28
\trs_vid|z25|Mux3~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~54_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~54_combout\);

-- Location: LCCOMB_X23_Y10_N26
\trs_vid|z25|Mux3~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~55_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~55_combout\);

-- Location: LCCOMB_X23_Y10_N20
\trs_vid|z25|Mux3~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~56_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~56_combout\);

-- Location: LCCOMB_X23_Y10_N2
\trs_vid|z25|Mux3~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~57_combout\ = (\trs_vid|z25|Mux3~55_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux3~54_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (!\trs_vid|z25|Mux3~54_combout\ & \trs_vid|z25|Mux3~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux3~54_combout\,
	datac => \trs_vid|z25|Mux3~55_combout\,
	datad => \trs_vid|z25|Mux3~56_combout\,
	combout => \trs_vid|z25|Mux3~57_combout\);

-- Location: LCCOMB_X21_Y10_N12
\trs_vid|z25|Mux3~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~45_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~45_combout\);

-- Location: LCCOMB_X21_Y10_N8
\trs_vid|z25|Mux3~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~41_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~41_combout\);

-- Location: LCCOMB_X21_Y10_N22
\trs_vid|z25|Mux3~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~42_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~42_combout\);

-- Location: LCCOMB_X21_Y10_N0
\trs_vid|z25|Mux3~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~43_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~43_combout\);

-- Location: LCCOMB_X21_Y10_N2
\trs_vid|z25|Mux3~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~44_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z25|Mux3~42_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux3~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux3~42_combout\,
	datad => \trs_vid|z25|Mux3~43_combout\,
	combout => \trs_vid|z25|Mux3~44_combout\);

-- Location: LCCOMB_X21_Y10_N14
\trs_vid|z25|Mux3~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~46_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux3~44_combout\ & (\trs_vid|z25|Mux3~45_combout\)) # (!\trs_vid|z25|Mux3~44_combout\ & ((\trs_vid|z25|Mux3~41_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~45_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux3~41_combout\,
	datad => \trs_vid|z25|Mux3~44_combout\,
	combout => \trs_vid|z25|Mux3~46_combout\);

-- Location: LCCOMB_X21_Y10_N16
\trs_vid|z25|Mux3~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~47_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) 
-- & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~47_combout\);

-- Location: LCCOMB_X21_Y10_N4
\trs_vid|z25|Mux3~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~51_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~51_combout\);

-- Location: LCCOMB_X21_Y10_N26
\trs_vid|z25|Mux3~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~48_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~48_combout\);

-- Location: LCCOMB_X21_Y10_N20
\trs_vid|z25|Mux3~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~49_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~49_combout\);

-- Location: LCCOMB_X21_Y10_N10
\trs_vid|z25|Mux3~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~50_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z25|Mux3~48_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z25|Mux3~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux3~48_combout\,
	datad => \trs_vid|z25|Mux3~49_combout\,
	combout => \trs_vid|z25|Mux3~50_combout\);

-- Location: LCCOMB_X21_Y10_N18
\trs_vid|z25|Mux3~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~52_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux3~50_combout\ & ((\trs_vid|z25|Mux3~51_combout\))) # (!\trs_vid|z25|Mux3~50_combout\ & (!\trs_vid|z25|Mux3~47_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux3~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux3~47_combout\,
	datac => \trs_vid|z25|Mux3~51_combout\,
	datad => \trs_vid|z25|Mux3~50_combout\,
	combout => \trs_vid|z25|Mux3~52_combout\);

-- Location: LCCOMB_X21_Y10_N24
\trs_vid|z25|Mux3~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~53_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z25|Mux3~46_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z25|Mux3~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~46_combout\,
	datad => \trs_vid|z25|Mux3~52_combout\,
	combout => \trs_vid|z25|Mux3~53_combout\);

-- Location: LCCOMB_X21_Y10_N30
\trs_vid|z25|Mux3~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~58_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~53_combout\ & ((\trs_vid|z25|Mux3~57_combout\))) # (!\trs_vid|z25|Mux3~53_combout\ & (\trs_vid|z25|Mux3~76_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux3~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~76_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~57_combout\,
	datad => \trs_vid|z25|Mux3~53_combout\,
	combout => \trs_vid|z25|Mux3~58_combout\);

-- Location: LCCOMB_X23_Y11_N30
\trs_vid|z25|Mux3~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~35_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~35_combout\);

-- Location: LCCOMB_X23_Y11_N16
\trs_vid|z25|Mux3~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~36_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~36_combout\);

-- Location: LCCOMB_X23_Y11_N14
\trs_vid|z25|Mux3~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~37_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z25|Mux3~35_combout\ & !\trs_vid|z25|Mux3~36_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z25|Mux3~35_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z25|Mux3~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux3~35_combout\,
	datad => \trs_vid|z25|Mux3~36_combout\,
	combout => \trs_vid|z25|Mux3~37_combout\);

-- Location: LCCOMB_X23_Y11_N26
\trs_vid|z25|Mux3~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~27_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux3~27_combout\);

-- Location: LCCOMB_X23_Y11_N24
\trs_vid|z25|Mux3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~24_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) 
-- $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux3~24_combout\);

-- Location: LCCOMB_X23_Y11_N10
\trs_vid|z25|Mux3~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~25_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~25_combout\);

-- Location: LCCOMB_X23_Y11_N28
\trs_vid|z25|Mux3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~26_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- (\trs_vid|z25|Mux3~25_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z25|Mux3~25_combout\,
	combout => \trs_vid|z25|Mux3~26_combout\);

-- Location: LCCOMB_X23_Y11_N4
\trs_vid|z25|Mux3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~28_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~26_combout\ & (\trs_vid|z25|Mux3~27_combout\)) # (!\trs_vid|z25|Mux3~26_combout\ & ((\trs_vid|z25|Mux3~24_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~27_combout\,
	datab => \trs_vid|z25|Mux3~24_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z25|Mux3~26_combout\,
	combout => \trs_vid|z25|Mux3~28_combout\);

-- Location: LCCOMB_X23_Y11_N2
\trs_vid|z25|Mux3~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~29_combout\);

-- Location: LCCOMB_X23_Y11_N8
\trs_vid|z25|Mux3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~30_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z25|Mux3~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux3~29_combout\,
	combout => \trs_vid|z25|Mux3~30_combout\);

-- Location: LCCOMB_X23_Y11_N22
\trs_vid|z25|Mux3~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~31_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~31_combout\);

-- Location: LCCOMB_X23_Y11_N20
\trs_vid|z25|Mux3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~32_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) 
-- $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~32_combout\);

-- Location: LCCOMB_X23_Y11_N6
\trs_vid|z25|Mux3~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~33_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux3~31_combout\ & !\trs_vid|z25|Mux3~32_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux3~32_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (!\trs_vid|z25|Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux3~31_combout\,
	datad => \trs_vid|z25|Mux3~32_combout\,
	combout => \trs_vid|z25|Mux3~33_combout\);

-- Location: LCCOMB_X23_Y11_N0
\trs_vid|z25|Mux3~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~34_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux3~30_combout\)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux3~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux3~30_combout\,
	datad => \trs_vid|z25|Mux3~33_combout\,
	combout => \trs_vid|z25|Mux3~34_combout\);

-- Location: LCCOMB_X23_Y11_N12
\trs_vid|z25|Mux3~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~38_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux3~34_combout\ & (\trs_vid|z25|Mux3~37_combout\)) # (!\trs_vid|z25|Mux3~34_combout\ & ((\trs_vid|z25|Mux3~28_combout\))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (((\trs_vid|z25|Mux3~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z25|Mux3~37_combout\,
	datac => \trs_vid|z25|Mux3~28_combout\,
	datad => \trs_vid|z25|Mux3~34_combout\,
	combout => \trs_vid|z25|Mux3~38_combout\);

-- Location: LCCOMB_X20_Y9_N14
\trs_vid|z25|Mux3~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~59_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|ChrR_Cnt\(0))) # (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux3~38_combout\))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z25|Mux3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux3~58_combout\,
	datad => \trs_vid|z25|Mux3~38_combout\,
	combout => \trs_vid|z25|Mux3~59_combout\);

-- Location: LCCOMB_X21_Y11_N20
\trs_vid|z25|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~0_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y11_N4
\trs_vid|z25|Mux3~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~72_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|ChrR_Cnt\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux3~72_combout\);

-- Location: LCCOMB_X21_Y11_N6
\trs_vid|z25|Mux3~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~60_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux3~60_combout\);

-- Location: LCCOMB_X21_Y11_N8
\trs_vid|z25|Mux3~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~61_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~61_combout\);

-- Location: LCCOMB_X21_Y11_N10
\trs_vid|z25|Mux3~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~62_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~62_combout\);

-- Location: LCCOMB_X21_Y11_N16
\trs_vid|z25|Mux3~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~63_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z25|Mux3~61_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((!\trs_vid|z25|Mux3~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~61_combout\,
	datad => \trs_vid|z25|Mux3~62_combout\,
	combout => \trs_vid|z25|Mux3~63_combout\);

-- Location: LCCOMB_X21_Y11_N22
\trs_vid|z25|Mux3~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~64_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~63_combout\ & ((\trs_vid|z25|Mux2~0_combout\))) # (!\trs_vid|z25|Mux3~63_combout\ & (\trs_vid|z25|Mux3~60_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux3~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~60_combout\,
	datab => \trs_vid|z25|Mux2~0_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z25|Mux3~63_combout\,
	combout => \trs_vid|z25|Mux3~64_combout\);

-- Location: LCCOMB_X21_Y11_N12
\trs_vid|z25|Mux3~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~65_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~65_combout\);

-- Location: LCCOMB_X21_Y11_N26
\trs_vid|z25|Mux3~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~69_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux3~69_combout\);

-- Location: LCCOMB_X24_Y12_N8
\trs_vid|z25|Mux3~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~66_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~66_combout\);

-- Location: LCCOMB_X24_Y12_N18
\trs_vid|z25|Mux3~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~67_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux3~67_combout\);

-- Location: LCCOMB_X24_Y12_N4
\trs_vid|z25|Mux3~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~68_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((!\trs_vid|z25|Mux3~66_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~66_combout\,
	datad => \trs_vid|z25|Mux3~67_combout\,
	combout => \trs_vid|z25|Mux3~68_combout\);

-- Location: LCCOMB_X21_Y11_N0
\trs_vid|z25|Mux3~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~70_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux3~68_combout\ & ((\trs_vid|z25|Mux3~69_combout\))) # (!\trs_vid|z25|Mux3~68_combout\ & (\trs_vid|z25|Mux3~65_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux3~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux3~65_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux3~69_combout\,
	datad => \trs_vid|z25|Mux3~68_combout\,
	combout => \trs_vid|z25|Mux3~70_combout\);

-- Location: LCCOMB_X21_Y11_N2
\trs_vid|z25|Mux3~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~71_combout\ = (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux3~64_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z25|Mux3~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux3~64_combout\,
	datad => \trs_vid|z25|Mux3~70_combout\,
	combout => \trs_vid|z25|Mux3~71_combout\);

-- Location: LCCOMB_X21_Y11_N18
\trs_vid|z25|Mux3~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~73_combout\ = (\trs_vid|z25|Mux3~71_combout\) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux2~0_combout\ & \trs_vid|z25|Mux3~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux2~0_combout\,
	datac => \trs_vid|z25|Mux3~72_combout\,
	datad => \trs_vid|z25|Mux3~71_combout\,
	combout => \trs_vid|z25|Mux3~73_combout\);

-- Location: LCCOMB_X20_Y9_N28
\trs_vid|z25|Mux3~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux3~74_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux3~59_combout\ & ((\trs_vid|z25|Mux3~73_combout\))) # (!\trs_vid|z25|Mux3~59_combout\ & (\trs_vid|z25|Mux3~23_combout\)))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux3~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux3~23_combout\,
	datac => \trs_vid|z25|Mux3~59_combout\,
	datad => \trs_vid|z25|Mux3~73_combout\,
	combout => \trs_vid|z25|Mux3~74_combout\);

-- Location: LCCOMB_X20_Y9_N2
\trs_vid|Shift~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~35_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & ((\trs_vid|Shift~34_combout\) # ((!\trs_vid|ChrR_Cnt\(3) & \trs_vid|z25|Mux3~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~34_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datac => \trs_vid|ChrR_Cnt\(3),
	datad => \trs_vid|z25|Mux3~74_combout\,
	combout => \trs_vid|Shift~35_combout\);

-- Location: LCCOMB_X20_Y9_N4
\trs_vid|Shift~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~36_combout\ = (\trs_vid|Shift~33_combout\) # ((\trs_vid|Shift~2_combout\ & ((\trs_vid|Shift~29_combout\) # (\trs_vid|Shift~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~33_combout\,
	datab => \trs_vid|Shift~2_combout\,
	datac => \trs_vid|Shift~29_combout\,
	datad => \trs_vid|Shift~35_combout\,
	combout => \trs_vid|Shift~36_combout\);

-- Location: FF_X20_Y9_N5
\trs_vid|Shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~36_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(1));

-- Location: LCCOMB_X20_Y11_N12
\trs_vid|Shift~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~27_combout\ = (\trs_vid|Shift\(1) & (((\trs_vid|ChrC_Cnt\(1)) # (\trs_vid|ChrC_Cnt\(2))) # (!\trs_vid|ChrC_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(0),
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|Shift\(1),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|Shift~27_combout\);

-- Location: LCCOMB_X20_Y11_N22
\trs_vid|z25|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) 
-- & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~1_combout\);

-- Location: LCCOMB_X20_Y11_N16
\trs_vid|Shift~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~30_combout\ = (\trs_vid|Shift~23_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux2~1_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z25|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~0_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~1_combout\,
	datad => \trs_vid|Shift~23_combout\,
	combout => \trs_vid|Shift~30_combout\);

-- Location: LCCOMB_X25_Y11_N22
\trs_vid|z25|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~18_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~18_combout\);

-- Location: LCCOMB_X26_Y11_N6
\trs_vid|z25|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~19_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~19_combout\);

-- Location: LCCOMB_X25_Y11_N28
\trs_vid|z25|Mux2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~20_combout\ = (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux2~18_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z25|Mux2~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux2~18_combout\,
	datad => \trs_vid|z25|Mux2~19_combout\,
	combout => \trs_vid|z25|Mux2~20_combout\);

-- Location: LCCOMB_X25_Y11_N20
\trs_vid|z25|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~6_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y11_N8
\trs_vid|z25|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~2_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~2_combout\);

-- Location: LCCOMB_X25_Y11_N26
\trs_vid|z25|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~3_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~3_combout\);

-- Location: LCCOMB_X25_Y11_N0
\trs_vid|z25|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~4_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~4_combout\);

-- Location: LCCOMB_X25_Y11_N6
\trs_vid|z25|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~5_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))) # (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux2~3_combout\)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux2~3_combout\,
	datad => \trs_vid|z25|Mux2~4_combout\,
	combout => \trs_vid|z25|Mux2~5_combout\);

-- Location: LCCOMB_X25_Y11_N30
\trs_vid|z25|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~7_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux2~5_combout\ & (\trs_vid|z25|Mux2~6_combout\)) # (!\trs_vid|z25|Mux2~5_combout\ & ((\trs_vid|z25|Mux2~2_combout\))))) # (!\trs_vid|ChrR_Cnt\(1) & (((\trs_vid|z25|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux2~6_combout\,
	datac => \trs_vid|z25|Mux2~2_combout\,
	datad => \trs_vid|z25|Mux2~5_combout\,
	combout => \trs_vid|z25|Mux2~7_combout\);

-- Location: LCCOMB_X24_Y12_N14
\trs_vid|z25|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~8_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~8_combout\);

-- Location: LCCOMB_X24_Y12_N20
\trs_vid|z25|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~9_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~9_combout\);

-- Location: LCCOMB_X24_Y12_N22
\trs_vid|z25|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~10_combout\ = (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux2~8_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux2~8_combout\,
	datad => \trs_vid|z25|Mux2~9_combout\,
	combout => \trs_vid|z25|Mux2~10_combout\);

-- Location: LCCOMB_X25_Y11_N12
\trs_vid|z25|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~11_combout\);

-- Location: LCCOMB_X25_Y11_N4
\trs_vid|z25|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~15_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~15_combout\);

-- Location: LCCOMB_X25_Y11_N14
\trs_vid|z25|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~12_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~12_combout\);

-- Location: LCCOMB_X25_Y11_N24
\trs_vid|z25|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~13_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) 
-- $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~13_combout\);

-- Location: LCCOMB_X25_Y11_N10
\trs_vid|z25|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~14_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux2~12_combout\)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux2~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux2~12_combout\,
	datad => \trs_vid|z25|Mux2~13_combout\,
	combout => \trs_vid|z25|Mux2~14_combout\);

-- Location: LCCOMB_X25_Y11_N2
\trs_vid|z25|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~16_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux2~14_combout\ & ((\trs_vid|z25|Mux2~15_combout\))) # (!\trs_vid|z25|Mux2~14_combout\ & (\trs_vid|z25|Mux2~11_combout\)))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~11_combout\,
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux2~15_combout\,
	datad => \trs_vid|z25|Mux2~14_combout\,
	combout => \trs_vid|z25|Mux2~16_combout\);

-- Location: LCCOMB_X25_Y11_N16
\trs_vid|z25|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~17_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z25|Mux2~10_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z25|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux2~10_combout\,
	datad => \trs_vid|z25|Mux2~16_combout\,
	combout => \trs_vid|z25|Mux2~17_combout\);

-- Location: LCCOMB_X25_Y11_N18
\trs_vid|z25|Mux2~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~21_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux2~17_combout\ & (\trs_vid|z25|Mux2~20_combout\)) # (!\trs_vid|z25|Mux2~17_combout\ & ((\trs_vid|z25|Mux2~7_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux2~20_combout\,
	datac => \trs_vid|z25|Mux2~7_combout\,
	datad => \trs_vid|z25|Mux2~17_combout\,
	combout => \trs_vid|z25|Mux2~21_combout\);

-- Location: LCCOMB_X24_Y11_N20
\trs_vid|z25|Mux2~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~71_combout\ = (!\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~71_combout\);

-- Location: LCCOMB_X24_Y11_N6
\trs_vid|z25|Mux2~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~72_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z25|Mux2~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux2~71_combout\,
	combout => \trs_vid|z25|Mux2~72_combout\);

-- Location: LCCOMB_X24_Y11_N16
\trs_vid|z25|Mux2~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~81_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~81_combout\);

-- Location: LCCOMB_X24_Y11_N10
\trs_vid|z25|Mux2~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~82_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~82_combout\);

-- Location: LCCOMB_X24_Y11_N4
\trs_vid|z25|Mux2~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~83_combout\ = (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z25|Mux2~82_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (\trs_vid|z25|Mux2~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux2~81_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z25|Mux2~82_combout\,
	combout => \trs_vid|z25|Mux2~83_combout\);

-- Location: LCCOMB_X24_Y11_N28
\trs_vid|z25|Mux2~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~73_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) 
-- & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~73_combout\);

-- Location: LCCOMB_X24_Y11_N22
\trs_vid|z25|Mux2~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~74_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~74_combout\);

-- Location: LCCOMB_X24_Y11_N0
\trs_vid|z25|Mux2~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~86_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z25|Mux2~74_combout\ $ (\trs_vid|z25|Mux2~73_combout\)))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux2~74_combout\ & \trs_vid|z25|Mux2~73_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux2~74_combout\) # 
-- (\trs_vid|z25|Mux2~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~74_combout\,
	datad => \trs_vid|z25|Mux2~73_combout\,
	combout => \trs_vid|z25|Mux2~86_combout\);

-- Location: LCCOMB_X24_Y11_N14
\trs_vid|z25|Mux2~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~87_combout\ = (\trs_vid|z25|Mux2~86_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ ((!\trs_vid|z25|Mux2~73_combout\)))) # (!\trs_vid|z25|Mux2~86_combout\ & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z25|Mux2~73_combout\ & \trs_vid|ChrR_Cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z25|Mux2~73_combout\,
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|z25|Mux2~86_combout\,
	combout => \trs_vid|z25|Mux2~87_combout\);

-- Location: LCCOMB_X24_Y11_N8
\trs_vid|z25|Mux2~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~75_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux2~75_combout\);

-- Location: LCCOMB_X24_Y11_N30
\trs_vid|z25|Mux2~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~78_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux2~78_combout\);

-- Location: LCCOMB_X24_Y11_N26
\trs_vid|z25|Mux2~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~76_combout\ = (\trs_vid|ChrR_Cnt\(1) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))))) # (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~76_combout\);

-- Location: LCCOMB_X24_Y11_N12
\trs_vid|z25|Mux2~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~77_combout\ = (\trs_vid|z25|Mux2~76_combout\ & ((\trs_vid|ChrR_Cnt\(1)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux2~76_combout\,
	datad => \trs_vid|ChrR_Cnt\(1),
	combout => \trs_vid|z25|Mux2~77_combout\);

-- Location: LCCOMB_X24_Y11_N24
\trs_vid|z25|Mux2~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~79_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux2~77_combout\ & ((\trs_vid|z25|Mux2~78_combout\))) # (!\trs_vid|z25|Mux2~77_combout\ & (!\trs_vid|z25|Mux2~75_combout\)))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux2~75_combout\,
	datac => \trs_vid|z25|Mux2~78_combout\,
	datad => \trs_vid|z25|Mux2~77_combout\,
	combout => \trs_vid|z25|Mux2~79_combout\);

-- Location: LCCOMB_X24_Y11_N18
\trs_vid|z25|Mux2~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~80_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|z25|Mux2~87_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|z25|Mux2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux2~87_combout\,
	datad => \trs_vid|z25|Mux2~79_combout\,
	combout => \trs_vid|z25|Mux2~80_combout\);

-- Location: LCCOMB_X24_Y11_N2
\trs_vid|z25|Mux2~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~84_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux2~80_combout\ & ((\trs_vid|z25|Mux2~83_combout\))) # (!\trs_vid|z25|Mux2~80_combout\ & (\trs_vid|z25|Mux2~72_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (((\trs_vid|z25|Mux2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~72_combout\,
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux2~83_combout\,
	datad => \trs_vid|z25|Mux2~80_combout\,
	combout => \trs_vid|z25|Mux2~84_combout\);

-- Location: LCCOMB_X17_Y12_N16
\trs_vid|z25|Mux2~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~43_combout\ = ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|ChrR_Cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux2~43_combout\);

-- Location: LCCOMB_X17_Y12_N10
\trs_vid|z25|Mux2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~40_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|ChrR_Cnt\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux2~40_combout\);

-- Location: LCCOMB_X17_Y12_N4
\trs_vid|z25|Mux2~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~41_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(2) $ (\trs_vid|z25|Mux2~40_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|z25|Mux2~40_combout\) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z25|Mux2~40_combout\,
	combout => \trs_vid|z25|Mux2~41_combout\);

-- Location: LCCOMB_X17_Y12_N18
\trs_vid|z25|Mux2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~42_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z25|Mux2~40_combout\)) 
-- # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z25|Mux2~40_combout\) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z25|Mux2~40_combout\,
	combout => \trs_vid|z25|Mux2~42_combout\);

-- Location: LCCOMB_X17_Y12_N30
\trs_vid|z25|Mux2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~44_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux2~42_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux2~43_combout\ & 
-- (\trs_vid|z25|Mux2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux2~43_combout\,
	datac => \trs_vid|z25|Mux2~41_combout\,
	datad => \trs_vid|z25|Mux2~42_combout\,
	combout => \trs_vid|z25|Mux2~44_combout\);

-- Location: LCCOMB_X17_Y12_N2
\trs_vid|z25|Mux2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~22_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~22_combout\);

-- Location: LCCOMB_X17_Y12_N14
\trs_vid|z25|Mux2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~26_combout\ = (\trs_vid|ChrR_Cnt\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~26_combout\);

-- Location: LCCOMB_X17_Y12_N22
\trs_vid|z25|Mux2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~24_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|ChrR_Cnt\(2)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~24_combout\);

-- Location: LCCOMB_X17_Y12_N0
\trs_vid|z25|Mux2~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~23_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|ChrR_Cnt\(2) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~23_combout\);

-- Location: LCCOMB_X17_Y12_N20
\trs_vid|z25|Mux2~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~25_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux2~23_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z25|Mux2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux2~24_combout\,
	datad => \trs_vid|z25|Mux2~23_combout\,
	combout => \trs_vid|z25|Mux2~25_combout\);

-- Location: LCCOMB_X17_Y12_N28
\trs_vid|z25|Mux2~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~27_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux2~25_combout\ & ((!\trs_vid|z25|Mux2~26_combout\))) # (!\trs_vid|z25|Mux2~25_combout\ & (\trs_vid|z25|Mux2~22_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux2~22_combout\,
	datac => \trs_vid|z25|Mux2~26_combout\,
	datad => \trs_vid|z25|Mux2~25_combout\,
	combout => \trs_vid|z25|Mux2~27_combout\);

-- Location: LCCOMB_X18_Y12_N20
\trs_vid|z25|Mux2~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~37_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|ChrR_Cnt\(2)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|ChrR_Cnt\(2),
	combout => \trs_vid|z25|Mux2~37_combout\);

-- Location: LCCOMB_X18_Y12_N24
\trs_vid|z25|Mux2~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~33_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|ChrR_Cnt\(2),
	combout => \trs_vid|z25|Mux2~33_combout\);

-- Location: LCCOMB_X18_Y12_N26
\trs_vid|z25|Mux2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~34_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((\trs_vid|ChrR_Cnt\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~34_combout\);

-- Location: LCCOMB_X18_Y12_N0
\trs_vid|z25|Mux2~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~35_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~35_combout\);

-- Location: LCCOMB_X18_Y12_N18
\trs_vid|z25|Mux2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~36_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z25|Mux2~34_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((!\trs_vid|z25|Mux2~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~34_combout\,
	datad => \trs_vid|z25|Mux2~35_combout\,
	combout => \trs_vid|z25|Mux2~36_combout\);

-- Location: LCCOMB_X18_Y12_N22
\trs_vid|z25|Mux2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~38_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux2~36_combout\ & (\trs_vid|z25|Mux2~37_combout\)) # (!\trs_vid|z25|Mux2~36_combout\ & ((\trs_vid|z25|Mux2~33_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux2~37_combout\,
	datac => \trs_vid|z25|Mux2~33_combout\,
	datad => \trs_vid|z25|Mux2~36_combout\,
	combout => \trs_vid|z25|Mux2~38_combout\);

-- Location: LCCOMB_X18_Y11_N22
\trs_vid|z25|Mux2~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux2~29_combout\);

-- Location: LCCOMB_X18_Y11_N12
\trs_vid|z25|Mux2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~28_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux2~28_combout\);

-- Location: LCCOMB_X18_Y11_N30
\trs_vid|z25|Mux2~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~31_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux2~29_combout\ $ (\trs_vid|z25|Mux2~28_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z25|Mux2~29_combout\ & \trs_vid|z25|Mux2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~29_combout\,
	datad => \trs_vid|z25|Mux2~28_combout\,
	combout => \trs_vid|z25|Mux2~31_combout\);

-- Location: LCCOMB_X18_Y11_N24
\trs_vid|z25|Mux2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~30_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux2~29_combout\) # (!\trs_vid|z25|Mux2~28_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- & ((\trs_vid|z25|Mux2~28_combout\) # (!\trs_vid|z25|Mux2~29_combout\))))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux2~28_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|z25|Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~29_combout\,
	datad => \trs_vid|z25|Mux2~28_combout\,
	combout => \trs_vid|z25|Mux2~30_combout\);

-- Location: LCCOMB_X18_Y11_N28
\trs_vid|z25|Mux2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~32_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux2~31_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((!\trs_vid|z25|Mux2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux2~31_combout\,
	datad => \trs_vid|z25|Mux2~30_combout\,
	combout => \trs_vid|z25|Mux2~32_combout\);

-- Location: LCCOMB_X19_Y11_N0
\trs_vid|z25|Mux2~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~39_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(1)) # ((\trs_vid|z25|Mux2~32_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|ChrR_Cnt\(1) & 
-- (\trs_vid|z25|Mux2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux2~38_combout\,
	datad => \trs_vid|z25|Mux2~32_combout\,
	combout => \trs_vid|z25|Mux2~39_combout\);

-- Location: LCCOMB_X19_Y11_N14
\trs_vid|z25|Mux2~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~45_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux2~39_combout\ & (\trs_vid|z25|Mux2~44_combout\)) # (!\trs_vid|z25|Mux2~39_combout\ & ((\trs_vid|z25|Mux2~27_combout\))))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux2~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~44_combout\,
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux2~27_combout\,
	datad => \trs_vid|z25|Mux2~39_combout\,
	combout => \trs_vid|z25|Mux2~45_combout\);

-- Location: LCCOMB_X18_Y11_N16
\trs_vid|z25|Mux2~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~63_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|ChrR_Cnt\(2) $ (!\trs_vid|ChrR_Cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~63_combout\);

-- Location: LCCOMB_X19_Y11_N28
\trs_vid|z25|Mux2~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~67_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|ChrR_Cnt\(2)))))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|ChrR_Cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~67_combout\);

-- Location: LCCOMB_X18_Y11_N8
\trs_vid|z25|Mux2~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~65_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|ChrR_Cnt\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~65_combout\);

-- Location: LCCOMB_X18_Y11_N2
\trs_vid|z25|Mux2~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~64_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(1))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (!\trs_vid|ChrR_Cnt\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(2)) # (!\trs_vid|ChrR_Cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux2~64_combout\);

-- Location: LCCOMB_X18_Y11_N26
\trs_vid|z25|Mux2~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~66_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z25|Mux2~64_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux2~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux2~65_combout\,
	datad => \trs_vid|z25|Mux2~64_combout\,
	combout => \trs_vid|z25|Mux2~66_combout\);

-- Location: LCCOMB_X19_Y11_N2
\trs_vid|z25|Mux2~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~68_combout\ = (\trs_vid|z25|Mux2~66_combout\ & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # (!\trs_vid|z25|Mux2~67_combout\)))) # (!\trs_vid|z25|Mux2~66_combout\ & (\trs_vid|z25|Mux2~63_combout\ & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~63_combout\,
	datab => \trs_vid|z25|Mux2~67_combout\,
	datac => \trs_vid|z25|Mux2~66_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~68_combout\);

-- Location: LCCOMB_X19_Y11_N20
\trs_vid|z25|Mux2~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~47_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~47_combout\);

-- Location: LCCOMB_X18_Y11_N18
\trs_vid|z25|Mux2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~46_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) 
-- & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~46_combout\);

-- Location: LCCOMB_X19_Y11_N8
\trs_vid|z25|Mux2~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~49_combout\ = (\trs_vid|z25|Mux2~47_combout\ & (((!\trs_vid|ChrR_Cnt\(1) & !\trs_vid|z25|Mux2~46_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z25|Mux2~47_combout\ & 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z25|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux2~47_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z25|Mux2~46_combout\,
	combout => \trs_vid|z25|Mux2~49_combout\);

-- Location: LCCOMB_X19_Y11_N10
\trs_vid|z25|Mux2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~48_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z25|Mux2~46_combout\ $ (((\trs_vid|z25|Mux2~47_combout\) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z25|Mux2~47_combout\ & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z25|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux2~47_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z25|Mux2~46_combout\,
	combout => \trs_vid|z25|Mux2~48_combout\);

-- Location: LCCOMB_X19_Y11_N26
\trs_vid|z25|Mux2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~50_combout\ = \trs_vid|z25|Mux2~48_combout\ $ (((\trs_vid|z25|Mux2~49_combout\) # (!\trs_vid|ChrR_Cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux2~49_combout\,
	datad => \trs_vid|z25|Mux2~48_combout\,
	combout => \trs_vid|z25|Mux2~50_combout\);

-- Location: LCCOMB_X19_Y11_N12
\trs_vid|z25|Mux2~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~51_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~51_combout\);

-- Location: LCCOMB_X19_Y11_N6
\trs_vid|z25|Mux2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~52_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(1) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (\trs_vid|ChrR_Cnt\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux2~52_combout\);

-- Location: LCCOMB_X19_Y11_N30
\trs_vid|z25|Mux2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~54_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (\trs_vid|z25|Mux2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux2~52_combout\,
	combout => \trs_vid|z25|Mux2~54_combout\);

-- Location: LCCOMB_X19_Y11_N16
\trs_vid|z25|Mux2~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~53_combout\ = \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # (\trs_vid|z25|Mux2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux2~52_combout\,
	combout => \trs_vid|z25|Mux2~53_combout\);

-- Location: LCCOMB_X19_Y11_N4
\trs_vid|z25|Mux2~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~55_combout\ = (\trs_vid|z25|Mux2~51_combout\ & (\trs_vid|z25|Mux2~54_combout\ & ((\trs_vid|z25|Mux2~53_combout\) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z25|Mux2~51_combout\ & 
-- (\trs_vid|z25|Mux2~53_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z25|Mux2~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux2~51_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux2~54_combout\,
	datad => \trs_vid|z25|Mux2~53_combout\,
	combout => \trs_vid|z25|Mux2~55_combout\);

-- Location: LCCOMB_X18_Y11_N20
\trs_vid|z25|Mux2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~56_combout\ = (\trs_vid|ChrR_Cnt\(2) & (((!\trs_vid|ChrR_Cnt\(1))))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~56_combout\);

-- Location: LCCOMB_X18_Y11_N4
\trs_vid|z25|Mux2~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~60_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|ChrR_Cnt\(2) $ (!\trs_vid|ChrR_Cnt\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|ChrR_Cnt\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~60_combout\);

-- Location: LCCOMB_X18_Y11_N14
\trs_vid|z25|Mux2~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~57_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(1) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # (!\trs_vid|ChrR_Cnt\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~57_combout\);

-- Location: LCCOMB_X18_Y11_N0
\trs_vid|z25|Mux2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~58_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|ChrR_Cnt\(1)))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	combout => \trs_vid|z25|Mux2~58_combout\);

-- Location: LCCOMB_X18_Y11_N6
\trs_vid|z25|Mux2~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~59_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z25|Mux2~57_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((!\trs_vid|z25|Mux2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux2~57_combout\,
	datad => \trs_vid|z25|Mux2~58_combout\,
	combout => \trs_vid|z25|Mux2~59_combout\);

-- Location: LCCOMB_X18_Y11_N10
\trs_vid|z25|Mux2~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~61_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux2~59_combout\ & ((!\trs_vid|z25|Mux2~60_combout\))) # (!\trs_vid|z25|Mux2~59_combout\ & (!\trs_vid|z25|Mux2~56_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z25|Mux2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z25|Mux2~56_combout\,
	datac => \trs_vid|z25|Mux2~60_combout\,
	datad => \trs_vid|z25|Mux2~59_combout\,
	combout => \trs_vid|z25|Mux2~61_combout\);

-- Location: LCCOMB_X19_Y11_N18
\trs_vid|z25|Mux2~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~62_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z25|Mux2~55_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux2~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux2~55_combout\,
	datad => \trs_vid|z25|Mux2~61_combout\,
	combout => \trs_vid|z25|Mux2~62_combout\);

-- Location: LCCOMB_X19_Y11_N24
\trs_vid|z25|Mux2~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~69_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux2~62_combout\ & (\trs_vid|z25|Mux2~68_combout\)) # (!\trs_vid|z25|Mux2~62_combout\ & ((\trs_vid|z25|Mux2~50_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z25|Mux2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z25|Mux2~68_combout\,
	datac => \trs_vid|z25|Mux2~50_combout\,
	datad => \trs_vid|z25|Mux2~62_combout\,
	combout => \trs_vid|z25|Mux2~69_combout\);

-- Location: LCCOMB_X19_Y11_N22
\trs_vid|z25|Mux2~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~70_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(0)) # ((\trs_vid|z25|Mux2~45_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|ChrR_Cnt\(0) & 
-- ((\trs_vid|z25|Mux2~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux2~45_combout\,
	datad => \trs_vid|z25|Mux2~69_combout\,
	combout => \trs_vid|z25|Mux2~70_combout\);

-- Location: LCCOMB_X20_Y11_N18
\trs_vid|z25|Mux2~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux2~85_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux2~70_combout\ & ((\trs_vid|z25|Mux2~84_combout\))) # (!\trs_vid|z25|Mux2~70_combout\ & (\trs_vid|z25|Mux2~21_combout\)))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (((\trs_vid|z25|Mux2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z25|Mux2~21_combout\,
	datac => \trs_vid|z25|Mux2~84_combout\,
	datad => \trs_vid|z25|Mux2~70_combout\,
	combout => \trs_vid|z25|Mux2~85_combout\);

-- Location: LCCOMB_X20_Y11_N28
\trs_vid|Shift~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~31_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & ((\trs_vid|Shift~30_combout\) # ((!\trs_vid|ChrR_Cnt\(3) & \trs_vid|z25|Mux2~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(3),
	datab => \trs_vid|Shift~30_combout\,
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datad => \trs_vid|z25|Mux2~85_combout\,
	combout => \trs_vid|Shift~31_combout\);

-- Location: LCCOMB_X20_Y11_N14
\trs_vid|Shift~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~32_combout\ = (\trs_vid|Shift~27_combout\) # ((\trs_vid|Shift~2_combout\ & ((\trs_vid|Shift~29_combout\) # (\trs_vid|Shift~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~27_combout\,
	datab => \trs_vid|Shift~29_combout\,
	datac => \trs_vid|Shift~2_combout\,
	datad => \trs_vid|Shift~31_combout\,
	combout => \trs_vid|Shift~32_combout\);

-- Location: FF_X20_Y11_N15
\trs_vid|Shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~32_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(2));

-- Location: LCCOMB_X20_Y11_N4
\trs_vid|Shift~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~22_combout\ = (\trs_vid|Shift\(2) & (((\trs_vid|ChrC_Cnt\(1)) # (\trs_vid|ChrC_Cnt\(2))) # (!\trs_vid|ChrC_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrC_Cnt\(0),
	datab => \trs_vid|ChrC_Cnt\(1),
	datac => \trs_vid|Shift\(2),
	datad => \trs_vid|ChrC_Cnt\(2),
	combout => \trs_vid|Shift~22_combout\);

-- Location: LCCOMB_X20_Y11_N10
\trs_vid|Shift~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~24_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux2~0_combout\ & \trs_vid|Shift~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux2~0_combout\,
	datad => \trs_vid|Shift~23_combout\,
	combout => \trs_vid|Shift~24_combout\);

-- Location: LCCOMB_X24_Y9_N16
\trs_vid|z25|Mux1~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~65_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~65_combout\);

-- Location: LCCOMB_X24_Y9_N12
\trs_vid|z25|Mux1~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~67_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) 
-- & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~67_combout\);

-- Location: LCCOMB_X24_Y9_N2
\trs_vid|z25|Mux1~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~66_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~66_combout\);

-- Location: LCCOMB_X24_Y9_N30
\trs_vid|z25|Mux1~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~68_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # (!\trs_vid|z25|Mux1~66_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux1~67_combout\ & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux1~67_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|z25|Mux1~66_combout\,
	combout => \trs_vid|z25|Mux1~68_combout\);

-- Location: LCCOMB_X24_Y9_N20
\trs_vid|z25|Mux1~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~69_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~69_combout\);

-- Location: LCCOMB_X24_Y9_N10
\trs_vid|z25|Mux1~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~70_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux1~68_combout\ & ((\trs_vid|z25|Mux1~69_combout\))) # (!\trs_vid|z25|Mux1~68_combout\ & (\trs_vid|z25|Mux1~65_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux1~65_combout\,
	datac => \trs_vid|z25|Mux1~68_combout\,
	datad => \trs_vid|z25|Mux1~69_combout\,
	combout => \trs_vid|z25|Mux1~70_combout\);

-- Location: LCCOMB_X24_Y10_N30
\trs_vid|z25|Mux1~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~61_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) 
-- & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux1~61_combout\);

-- Location: LCCOMB_X24_Y10_N24
\trs_vid|z25|Mux1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~60_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~60_combout\);

-- Location: LCCOMB_X24_Y10_N26
\trs_vid|z25|Mux1~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~63_combout\ = (\trs_vid|z25|Mux1~61_combout\ & ((\trs_vid|z25|Mux1~60_combout\) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z25|Mux1~61_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z25|Mux1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux1~61_combout\,
	datad => \trs_vid|z25|Mux1~60_combout\,
	combout => \trs_vid|z25|Mux1~63_combout\);

-- Location: LCCOMB_X24_Y10_N20
\trs_vid|z25|Mux1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~62_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|z25|Mux1~61_combout\ & !\trs_vid|z25|Mux1~60_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux1~61_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (\trs_vid|z25|Mux1~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux1~61_combout\,
	datad => \trs_vid|z25|Mux1~60_combout\,
	combout => \trs_vid|z25|Mux1~62_combout\);

-- Location: LCCOMB_X24_Y10_N0
\trs_vid|z25|Mux1~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~64_combout\ = \trs_vid|z25|Mux1~63_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z25|Mux1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~63_combout\,
	datad => \trs_vid|z25|Mux1~62_combout\,
	combout => \trs_vid|z25|Mux1~64_combout\);

-- Location: LCCOMB_X23_Y9_N8
\trs_vid|z25|Mux1~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~71_combout\ = (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux1~64_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- (\trs_vid|z25|Mux1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux1~70_combout\,
	datad => \trs_vid|z25|Mux1~64_combout\,
	combout => \trs_vid|z25|Mux1~71_combout\);

-- Location: LCCOMB_X17_Y9_N22
\trs_vid|z25|Mux1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~23_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|ChrR_Cnt\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~23_combout\);

-- Location: LCCOMB_X17_Y9_N16
\trs_vid|z25|Mux1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~24_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|ChrR_Cnt\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~24_combout\);

-- Location: LCCOMB_X17_Y9_N10
\trs_vid|z25|Mux1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~25_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z25|Mux1~23_combout\ & \trs_vid|z25|Mux1~24_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z25|Mux1~24_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z25|Mux1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~23_combout\,
	datad => \trs_vid|z25|Mux1~24_combout\,
	combout => \trs_vid|z25|Mux1~25_combout\);

-- Location: LCCOMB_X26_Y11_N8
\trs_vid|z25|Mux1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~32_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|ChrR_Cnt\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux1~32_combout\);

-- Location: LCCOMB_X26_Y11_N2
\trs_vid|z25|Mux1~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~33_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|ChrR_Cnt\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~33_combout\);

-- Location: LCCOMB_X26_Y11_N20
\trs_vid|z25|Mux1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~34_combout\ = (\trs_vid|z25|Mux1~33_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux1~32_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux1~32_combout\,
	datad => \trs_vid|z25|Mux1~33_combout\,
	combout => \trs_vid|z25|Mux1~34_combout\);

-- Location: LCCOMB_X25_Y12_N8
\trs_vid|z25|Mux1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~28_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~28_combout\);

-- Location: LCCOMB_X25_Y12_N2
\trs_vid|z25|Mux1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~29_combout\);

-- Location: LCCOMB_X25_Y12_N4
\trs_vid|z25|Mux1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~30_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux1~29_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z25|Mux1~28_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux1~28_combout\ & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z25|Mux1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux1~28_combout\,
	datad => \trs_vid|z25|Mux1~29_combout\,
	combout => \trs_vid|z25|Mux1~30_combout\);

-- Location: LCCOMB_X25_Y12_N28
\trs_vid|z25|Mux1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~26_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((\trs_vid|ChrR_Cnt\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|ChrR_Cnt\(2),
	combout => \trs_vid|z25|Mux1~26_combout\);

-- Location: LCCOMB_X25_Y12_N10
\trs_vid|z25|Mux1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~27_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & !\trs_vid|z25|Mux1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z25|Mux1~26_combout\,
	combout => \trs_vid|z25|Mux1~27_combout\);

-- Location: LCCOMB_X25_Y12_N22
\trs_vid|z25|Mux1~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~31_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux1~27_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux1~30_combout\,
	datad => \trs_vid|z25|Mux1~27_combout\,
	combout => \trs_vid|z25|Mux1~31_combout\);

-- Location: LCCOMB_X23_Y9_N30
\trs_vid|z25|Mux1~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~35_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux1~31_combout\ & ((\trs_vid|z25|Mux1~34_combout\))) # (!\trs_vid|z25|Mux1~31_combout\ & (\trs_vid|z25|Mux1~25_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux1~25_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux1~34_combout\,
	datad => \trs_vid|z25|Mux1~31_combout\,
	combout => \trs_vid|z25|Mux1~35_combout\);

-- Location: LCCOMB_X23_Y9_N12
\trs_vid|z25|Mux1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~56_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~56_combout\);

-- Location: LCCOMB_X23_Y9_N22
\trs_vid|z25|Mux1~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~53_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux1~53_combout\);

-- Location: LCCOMB_X23_Y9_N28
\trs_vid|z25|Mux1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~54_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~54_combout\);

-- Location: LCCOMB_X23_Y9_N14
\trs_vid|z25|Mux1~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~55_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z25|Mux1~53_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z25|Mux1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux1~53_combout\,
	datad => \trs_vid|z25|Mux1~54_combout\,
	combout => \trs_vid|z25|Mux1~55_combout\);

-- Location: LCCOMB_X24_Y12_N24
\trs_vid|z25|Mux1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~52_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~52_combout\);

-- Location: LCCOMB_X23_Y9_N2
\trs_vid|z25|Mux1~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~57_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux1~55_combout\ & (!\trs_vid|z25|Mux1~56_combout\)) # (!\trs_vid|z25|Mux1~55_combout\ & ((\trs_vid|z25|Mux1~52_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux1~56_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux1~55_combout\,
	datad => \trs_vid|z25|Mux1~52_combout\,
	combout => \trs_vid|z25|Mux1~57_combout\);

-- Location: LCCOMB_X23_Y10_N16
\trs_vid|z25|Mux1~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~49_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux1~49_combout\);

-- Location: LCCOMB_X23_Y10_N8
\trs_vid|z25|Mux1~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~45_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) 
-- & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux1~45_combout\);

-- Location: LCCOMB_X23_Y10_N14
\trs_vid|z25|Mux1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~46_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~46_combout\);

-- Location: LCCOMB_X23_Y10_N24
\trs_vid|z25|Mux1~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~47_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~47_combout\);

-- Location: LCCOMB_X23_Y10_N18
\trs_vid|z25|Mux1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~48_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z25|Mux1~46_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z25|Mux1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux1~46_combout\,
	datad => \trs_vid|z25|Mux1~47_combout\,
	combout => \trs_vid|z25|Mux1~48_combout\);

-- Location: LCCOMB_X23_Y10_N30
\trs_vid|z25|Mux1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~50_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux1~48_combout\ & (!\trs_vid|z25|Mux1~49_combout\)) # (!\trs_vid|z25|Mux1~48_combout\ & ((!\trs_vid|z25|Mux1~45_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux1~49_combout\,
	datac => \trs_vid|z25|Mux1~45_combout\,
	datad => \trs_vid|z25|Mux1~48_combout\,
	combout => \trs_vid|z25|Mux1~50_combout\);

-- Location: LCCOMB_X21_Y9_N20
\trs_vid|z25|Mux1~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~43_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux1~43_combout\);

-- Location: LCCOMB_X21_Y9_N22
\trs_vid|z25|Mux1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~42_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~42_combout\);

-- Location: LCCOMB_X21_Y9_N24
\trs_vid|z25|Mux1~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~41_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~41_combout\);

-- Location: LCCOMB_X21_Y9_N18
\trs_vid|z25|Mux1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~44_combout\ = (\trs_vid|z25|Mux1~41_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux1~43_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z25|Mux1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux1~43_combout\,
	datac => \trs_vid|z25|Mux1~42_combout\,
	datad => \trs_vid|z25|Mux1~41_combout\,
	combout => \trs_vid|z25|Mux1~44_combout\);

-- Location: LCCOMB_X23_Y9_N4
\trs_vid|z25|Mux1~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~51_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|ChrR_Cnt\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux1~44_combout\))) # 
-- (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux1~50_combout\,
	datad => \trs_vid|z25|Mux1~44_combout\,
	combout => \trs_vid|z25|Mux1~51_combout\);

-- Location: LCCOMB_X23_Y8_N20
\trs_vid|z25|Mux1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~36_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~36_combout\);

-- Location: LCCOMB_X23_Y8_N14
\trs_vid|z25|Mux1~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~37_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~37_combout\);

-- Location: LCCOMB_X23_Y8_N8
\trs_vid|z25|Mux1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~38_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux1~37_combout\ & !\trs_vid|z25|Mux1~36_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((!\trs_vid|z25|Mux1~37_combout\ & \trs_vid|z25|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux1~37_combout\,
	datad => \trs_vid|z25|Mux1~36_combout\,
	combout => \trs_vid|z25|Mux1~38_combout\);

-- Location: LCCOMB_X23_Y8_N18
\trs_vid|z25|Mux1~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~39_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- (\trs_vid|z25|Mux1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~37_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~39_combout\);

-- Location: LCCOMB_X23_Y8_N0
\trs_vid|z25|Mux1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~40_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux1~38_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux1~36_combout\ & 
-- ((\trs_vid|z25|Mux1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux1~36_combout\,
	datac => \trs_vid|z25|Mux1~38_combout\,
	datad => \trs_vid|z25|Mux1~39_combout\,
	combout => \trs_vid|z25|Mux1~40_combout\);

-- Location: LCCOMB_X23_Y9_N20
\trs_vid|z25|Mux1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~58_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux1~51_combout\ & (\trs_vid|z25|Mux1~57_combout\)) # (!\trs_vid|z25|Mux1~51_combout\ & ((\trs_vid|z25|Mux1~40_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux1~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux1~57_combout\,
	datac => \trs_vid|z25|Mux1~51_combout\,
	datad => \trs_vid|z25|Mux1~40_combout\,
	combout => \trs_vid|z25|Mux1~58_combout\);

-- Location: LCCOMB_X23_Y9_N26
\trs_vid|z25|Mux1~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~59_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|ChrR_Cnt\(1)) # ((\trs_vid|z25|Mux1~35_combout\)))) # (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(1),
	datac => \trs_vid|z25|Mux1~35_combout\,
	datad => \trs_vid|z25|Mux1~58_combout\,
	combout => \trs_vid|z25|Mux1~59_combout\);

-- Location: LCCOMB_X24_Y8_N14
\trs_vid|z25|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~3_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) 
-- & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~3_combout\);

-- Location: LCCOMB_X24_Y8_N26
\trs_vid|z25|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y8_N12
\trs_vid|z25|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~0_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) 
-- # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y8_N28
\trs_vid|z25|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~2_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z25|Mux1~1_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) 
-- & ((\trs_vid|z25|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~1_combout\,
	datad => \trs_vid|z25|Mux1~0_combout\,
	combout => \trs_vid|z25|Mux1~2_combout\);

-- Location: LCCOMB_X24_Y8_N0
\trs_vid|z25|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~4_combout\ = (\trs_vid|z25|Mux1~2_combout\) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z25|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~3_combout\,
	datad => \trs_vid|z25|Mux1~2_combout\,
	combout => \trs_vid|z25|Mux1~4_combout\);

-- Location: LCCOMB_X24_Y8_N4
\trs_vid|z25|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~18_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) 
-- & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~18_combout\);

-- Location: LCCOMB_X24_Y8_N2
\trs_vid|z25|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~17_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~17_combout\);

-- Location: LCCOMB_X24_Y8_N8
\trs_vid|z25|Mux1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~20_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux1~18_combout\ $ (!\trs_vid|z25|Mux1~17_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux1~18_combout\ & !\trs_vid|z25|Mux1~17_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((!\trs_vid|z25|Mux1~18_combout\ & 
-- \trs_vid|z25|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux1~18_combout\,
	datad => \trs_vid|z25|Mux1~17_combout\,
	combout => \trs_vid|z25|Mux1~20_combout\);

-- Location: LCCOMB_X24_Y8_N6
\trs_vid|z25|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~19_combout\ = (\trs_vid|z25|Mux1~18_combout\ & (((!\trs_vid|z25|Mux1~17_combout\)))) # (!\trs_vid|z25|Mux1~18_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & !\trs_vid|z25|Mux1~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux1~18_combout\,
	datad => \trs_vid|z25|Mux1~17_combout\,
	combout => \trs_vid|z25|Mux1~19_combout\);

-- Location: LCCOMB_X24_Y8_N30
\trs_vid|z25|Mux1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~21_combout\ = \trs_vid|z25|Mux1~19_combout\ $ (((\trs_vid|z25|Mux1~20_combout\) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux1~20_combout\,
	datad => \trs_vid|z25|Mux1~19_combout\,
	combout => \trs_vid|z25|Mux1~21_combout\);

-- Location: LCCOMB_X24_Y9_N22
\trs_vid|z25|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~11_combout\);

-- Location: LCCOMB_X24_Y9_N28
\trs_vid|z25|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~12_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux1~12_combout\);

-- Location: LCCOMB_X24_Y9_N26
\trs_vid|z25|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~13_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z25|Mux1~11_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (!\trs_vid|z25|Mux1~12_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z25|Mux1~11_combout\ & \trs_vid|z25|Mux1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux1~11_combout\,
	datad => \trs_vid|z25|Mux1~12_combout\,
	combout => \trs_vid|z25|Mux1~13_combout\);

-- Location: LCCOMB_X24_Y9_N0
\trs_vid|z25|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~14_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z25|Mux1~11_combout\ & !\trs_vid|z25|Mux1~12_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|z25|Mux1~11_combout\,
	datad => \trs_vid|z25|Mux1~12_combout\,
	combout => \trs_vid|z25|Mux1~14_combout\);

-- Location: LCCOMB_X24_Y9_N14
\trs_vid|z25|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~15_combout\ = \trs_vid|z25|Mux1~13_combout\ $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & \trs_vid|z25|Mux1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux1~13_combout\,
	datad => \trs_vid|z25|Mux1~14_combout\,
	combout => \trs_vid|z25|Mux1~15_combout\);

-- Location: LCCOMB_X24_Y10_N28
\trs_vid|z25|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~9_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) 
-- $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~9_combout\);

-- Location: LCCOMB_X23_Y10_N4
\trs_vid|z25|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~5_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux1~5_combout\);

-- Location: LCCOMB_X24_Y10_N8
\trs_vid|z25|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~7_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux1~7_combout\);

-- Location: LCCOMB_X23_Y10_N10
\trs_vid|z25|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~6_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux1~6_combout\);

-- Location: LCCOMB_X24_Y10_N2
\trs_vid|z25|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~8_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux1~6_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z25|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux1~7_combout\,
	datad => \trs_vid|z25|Mux1~6_combout\,
	combout => \trs_vid|z25|Mux1~8_combout\);

-- Location: LCCOMB_X24_Y10_N6
\trs_vid|z25|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~10_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|z25|Mux1~8_combout\ & (!\trs_vid|z25|Mux1~9_combout\)) # (!\trs_vid|z25|Mux1~8_combout\ & ((\trs_vid|z25|Mux1~5_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (((\trs_vid|z25|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datab => \trs_vid|z25|Mux1~9_combout\,
	datac => \trs_vid|z25|Mux1~5_combout\,
	datad => \trs_vid|z25|Mux1~8_combout\,
	combout => \trs_vid|z25|Mux1~10_combout\);

-- Location: LCCOMB_X23_Y9_N18
\trs_vid|z25|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~16_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|ChrR_Cnt\(2))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux1~10_combout\))) # 
-- (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z25|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux1~15_combout\,
	datad => \trs_vid|z25|Mux1~10_combout\,
	combout => \trs_vid|z25|Mux1~16_combout\);

-- Location: LCCOMB_X23_Y9_N16
\trs_vid|z25|Mux1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~22_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux1~16_combout\ & ((\trs_vid|z25|Mux1~21_combout\))) # (!\trs_vid|z25|Mux1~16_combout\ & (\trs_vid|z25|Mux1~4_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux1~4_combout\,
	datac => \trs_vid|z25|Mux1~21_combout\,
	datad => \trs_vid|z25|Mux1~16_combout\,
	combout => \trs_vid|z25|Mux1~22_combout\);

-- Location: LCCOMB_X23_Y9_N10
\trs_vid|z25|Mux1~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux1~72_combout\ = (\trs_vid|ChrR_Cnt\(1) & ((\trs_vid|z25|Mux1~59_combout\ & (\trs_vid|z25|Mux1~71_combout\)) # (!\trs_vid|z25|Mux1~59_combout\ & ((\trs_vid|z25|Mux1~22_combout\))))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (((\trs_vid|z25|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z25|Mux1~71_combout\,
	datac => \trs_vid|z25|Mux1~59_combout\,
	datad => \trs_vid|z25|Mux1~22_combout\,
	combout => \trs_vid|z25|Mux1~72_combout\);

-- Location: LCCOMB_X20_Y9_N10
\trs_vid|Shift~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~25_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & ((\trs_vid|Shift~24_combout\) # ((!\trs_vid|ChrR_Cnt\(3) & \trs_vid|z25|Mux1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~24_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datac => \trs_vid|ChrR_Cnt\(3),
	datad => \trs_vid|z25|Mux1~72_combout\,
	combout => \trs_vid|Shift~25_combout\);

-- Location: LCCOMB_X20_Y9_N12
\trs_vid|Shift~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~26_combout\ = (\trs_vid|Shift~22_combout\) # ((\trs_vid|Shift~2_combout\ & ((\trs_vid|Shift~1_combout\) # (\trs_vid|Shift~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~1_combout\,
	datab => \trs_vid|Shift~22_combout\,
	datac => \trs_vid|Shift~2_combout\,
	datad => \trs_vid|Shift~25_combout\,
	combout => \trs_vid|Shift~26_combout\);

-- Location: FF_X20_Y9_N13
\trs_vid|Shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~26_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(3));

-- Location: LCCOMB_X20_Y10_N8
\trs_vid|Shift~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~7_combout\ = (\trs_vid|Shift~6_combout\ & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Shift~6_combout\,
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|Shift~7_combout\);

-- Location: LCCOMB_X20_Y8_N30
\trs_vid|Shift~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|Shift~11_combout\);

-- Location: LCCOMB_X20_Y8_N4
\trs_vid|Shift~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~10_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|Shift~10_combout\);

-- Location: LCCOMB_X21_Y8_N28
\trs_vid|Shift~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~12_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|Shift~12_combout\);

-- Location: LCCOMB_X20_Y8_N10
\trs_vid|Shift~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~14_combout\ = (\trs_vid|Shift~12_combout\ & ((\trs_vid|Shift~11_combout\ $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|Shift~10_combout\))) # (!\trs_vid|Shift~12_combout\ & ((\trs_vid|Shift~11_combout\ & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|Shift~11_combout\ & ((\trs_vid|Shift~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~11_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|Shift~10_combout\,
	datad => \trs_vid|Shift~12_combout\,
	combout => \trs_vid|Shift~14_combout\);

-- Location: LCCOMB_X20_Y8_N14
\trs_vid|Shift~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~9_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)) # (!\trs_vid|ChrR_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datad => \trs_vid|ChrR_Cnt\(2),
	combout => \trs_vid|Shift~9_combout\);

-- Location: LCCOMB_X20_Y8_N16
\trs_vid|Shift~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~13_combout\ = (\trs_vid|Shift~11_combout\ & ((\trs_vid|Shift~12_combout\) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|Shift~10_combout\)))) # (!\trs_vid|Shift~11_combout\ & ((\trs_vid|Shift~12_combout\ & 
-- ((\trs_vid|Shift~10_combout\))) # (!\trs_vid|Shift~12_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~11_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|Shift~10_combout\,
	datad => \trs_vid|Shift~12_combout\,
	combout => \trs_vid|Shift~13_combout\);

-- Location: LCCOMB_X20_Y8_N24
\trs_vid|Shift~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~15_combout\ = (\trs_vid|Shift~9_combout\ & (\trs_vid|Shift~13_combout\ $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (!\trs_vid|Shift~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~14_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|Shift~9_combout\,
	datad => \trs_vid|Shift~13_combout\,
	combout => \trs_vid|Shift~15_combout\);

-- Location: LCCOMB_X23_Y8_N28
\trs_vid|z25|Mux0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~32_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux0~32_combout\);

-- Location: LCCOMB_X23_Y8_N4
\trs_vid|z25|Mux0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~28_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) 
-- $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~28_combout\);

-- Location: LCCOMB_X23_Y8_N22
\trs_vid|z25|Mux0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~29_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~29_combout\);

-- Location: LCCOMB_X23_Y8_N24
\trs_vid|z25|Mux0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~30_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	combout => \trs_vid|z25|Mux0~30_combout\);

-- Location: LCCOMB_X23_Y8_N10
\trs_vid|z25|Mux0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~31_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z25|Mux0~29_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|z25|Mux0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux0~29_combout\,
	datad => \trs_vid|z25|Mux0~30_combout\,
	combout => \trs_vid|z25|Mux0~31_combout\);

-- Location: LCCOMB_X23_Y8_N6
\trs_vid|z25|Mux0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~33_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux0~31_combout\ & (!\trs_vid|z25|Mux0~32_combout\)) # (!\trs_vid|z25|Mux0~31_combout\ & ((!\trs_vid|z25|Mux0~28_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z25|Mux0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z25|Mux0~32_combout\,
	datac => \trs_vid|z25|Mux0~28_combout\,
	datad => \trs_vid|z25|Mux0~31_combout\,
	combout => \trs_vid|z25|Mux0~33_combout\);

-- Location: LCCOMB_X21_Y8_N8
\trs_vid|z25|Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~22_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~22_combout\);

-- Location: LCCOMB_X21_Y8_N4
\trs_vid|z25|Mux0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~24_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~24_combout\);

-- Location: LCCOMB_X21_Y8_N18
\trs_vid|z25|Mux0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~23_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~23_combout\);

-- Location: LCCOMB_X21_Y8_N22
\trs_vid|z25|Mux0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~25_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z25|Mux0~23_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z25|Mux0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux0~24_combout\,
	datad => \trs_vid|z25|Mux0~23_combout\,
	combout => \trs_vid|z25|Mux0~25_combout\);

-- Location: LCCOMB_X21_Y8_N0
\trs_vid|z25|Mux0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~26_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~26_combout\);

-- Location: LCCOMB_X21_Y8_N6
\trs_vid|z25|Mux0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~27_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux0~25_combout\ & ((!\trs_vid|z25|Mux0~26_combout\))) # (!\trs_vid|z25|Mux0~25_combout\ & (!\trs_vid|z25|Mux0~22_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux0~22_combout\,
	datac => \trs_vid|z25|Mux0~25_combout\,
	datad => \trs_vid|z25|Mux0~26_combout\,
	combout => \trs_vid|z25|Mux0~27_combout\);

-- Location: LCCOMB_X20_Y8_N0
\trs_vid|z25|Mux0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~34_combout\ = (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux0~27_combout\))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z25|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux0~33_combout\,
	datad => \trs_vid|z25|Mux0~27_combout\,
	combout => \trs_vid|z25|Mux0~34_combout\);

-- Location: LCCOMB_X20_Y9_N8
\trs_vid|Shift~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~16_combout\ = (\trs_vid|ChrR_Cnt\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & ((\trs_vid|Shift~15_combout\) # (\trs_vid|z25|Mux0~34_combout\)))) # (!\trs_vid|ChrR_Cnt\(1) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|Shift~15_combout\,
	datad => \trs_vid|z25|Mux0~34_combout\,
	combout => \trs_vid|Shift~16_combout\);

-- Location: LCCOMB_X17_Y9_N24
\trs_vid|z25|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~4_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~4_combout\);

-- Location: LCCOMB_X17_Y9_N4
\trs_vid|z25|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~2_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|ChrR_Cnt\(0) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~2_combout\);

-- Location: LCCOMB_X17_Y9_N6
\trs_vid|z25|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~1_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|ChrR_Cnt\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y9_N30
\trs_vid|z25|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~3_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z25|Mux0~1_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux0~2_combout\,
	datad => \trs_vid|z25|Mux0~1_combout\,
	combout => \trs_vid|z25|Mux0~3_combout\);

-- Location: LCCOMB_X17_Y9_N20
\trs_vid|z25|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~0_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~0_combout\);

-- Location: LCCOMB_X17_Y9_N14
\trs_vid|z25|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~5_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux0~3_combout\ & (!\trs_vid|z25|Mux0~4_combout\)) # (!\trs_vid|z25|Mux0~3_combout\ & ((\trs_vid|z25|Mux0~0_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~4_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux0~3_combout\,
	datad => \trs_vid|z25|Mux0~0_combout\,
	combout => \trs_vid|z25|Mux0~5_combout\);

-- Location: LCCOMB_X18_Y9_N6
\trs_vid|z25|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~19_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~19_combout\);

-- Location: LCCOMB_X18_Y9_N30
\trs_vid|z25|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~15_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~15_combout\);

-- Location: LCCOMB_X18_Y9_N4
\trs_vid|z25|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~16_combout\ = (\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~16_combout\);

-- Location: LCCOMB_X18_Y9_N10
\trs_vid|z25|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~17_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(0)) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|ChrR_Cnt\(0) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~17_combout\);

-- Location: LCCOMB_X18_Y9_N20
\trs_vid|z25|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~18_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z25|Mux0~16_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((!\trs_vid|z25|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux0~16_combout\,
	datad => \trs_vid|z25|Mux0~17_combout\,
	combout => \trs_vid|z25|Mux0~18_combout\);

-- Location: LCCOMB_X18_Y9_N0
\trs_vid|z25|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~20_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux0~18_combout\ & (\trs_vid|z25|Mux0~19_combout\)) # (!\trs_vid|z25|Mux0~18_combout\ & ((!\trs_vid|z25|Mux0~15_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~19_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux0~15_combout\,
	datad => \trs_vid|z25|Mux0~18_combout\,
	combout => \trs_vid|z25|Mux0~20_combout\);

-- Location: LCCOMB_X17_Y9_N26
\trs_vid|z25|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~12_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|ChrR_Cnt\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~12_combout\);

-- Location: LCCOMB_X17_Y9_N0
\trs_vid|z25|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~11_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|ChrR_Cnt\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~11_combout\);

-- Location: LCCOMB_X17_Y9_N8
\trs_vid|z25|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~13_combout\ = (\trs_vid|z25|Mux0~12_combout\ & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) $ (!\trs_vid|z25|Mux0~11_combout\)))) # 
-- (!\trs_vid|z25|Mux0~12_combout\ & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & \trs_vid|z25|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~12_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z25|Mux0~11_combout\,
	combout => \trs_vid|z25|Mux0~13_combout\);

-- Location: LCCOMB_X18_Y9_N14
\trs_vid|z25|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~9_combout\ = (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux0~9_combout\);

-- Location: LCCOMB_X18_Y9_N8
\trs_vid|z25|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~6_combout\ = (\trs_vid|ChrR_Cnt\(0) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux0~6_combout\);

-- Location: LCCOMB_X18_Y9_N18
\trs_vid|z25|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~7_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux0~7_combout\);

-- Location: LCCOMB_X18_Y9_N24
\trs_vid|z25|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~8_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux0~6_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) 
-- & ((\trs_vid|z25|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux0~6_combout\,
	datad => \trs_vid|z25|Mux0~7_combout\,
	combout => \trs_vid|z25|Mux0~8_combout\);

-- Location: LCCOMB_X18_Y9_N28
\trs_vid|z25|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~10_combout\ = (\trs_vid|z25|Mux0~8_combout\) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z25|Mux0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux0~9_combout\,
	datad => \trs_vid|z25|Mux0~8_combout\,
	combout => \trs_vid|z25|Mux0~10_combout\);

-- Location: LCCOMB_X17_Y9_N2
\trs_vid|z25|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~14_combout\ = (\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux0~10_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z25|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux0~13_combout\,
	datad => \trs_vid|z25|Mux0~10_combout\,
	combout => \trs_vid|z25|Mux0~14_combout\);

-- Location: LCCOMB_X17_Y9_N12
\trs_vid|z25|Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~21_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z25|Mux0~14_combout\ & ((\trs_vid|z25|Mux0~20_combout\))) # (!\trs_vid|z25|Mux0~14_combout\ & (\trs_vid|z25|Mux0~5_combout\)))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- (((\trs_vid|z25|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z25|Mux0~5_combout\,
	datac => \trs_vid|z25|Mux0~20_combout\,
	datad => \trs_vid|z25|Mux0~14_combout\,
	combout => \trs_vid|z25|Mux0~21_combout\);

-- Location: LCCOMB_X20_Y9_N30
\trs_vid|Shift~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~8_combout\ = (!\trs_vid|ChrR_Cnt\(3) & ((\trs_vid|ChrR_Cnt\(1)) # ((\trs_vid|z25|Mux0~21_combout\) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|ChrR_Cnt\(3),
	datad => \trs_vid|z25|Mux0~21_combout\,
	combout => \trs_vid|Shift~8_combout\);

-- Location: LCCOMB_X25_Y10_N8
\trs_vid|z25|Mux0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~72_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|ChrR_Cnt\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~72_combout\);

-- Location: LCCOMB_X25_Y10_N10
\trs_vid|z25|Mux0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~71_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|ChrR_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~71_combout\);

-- Location: LCCOMB_X25_Y10_N22
\trs_vid|z25|Mux0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~73_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z25|Mux0~71_combout\))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z25|Mux0~72_combout\) # (!\trs_vid|z25|Mux0~71_combout\))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (\trs_vid|z25|Mux0~72_combout\ $ 
-- (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & \trs_vid|z25|Mux0~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux0~72_combout\,
	datad => \trs_vid|z25|Mux0~71_combout\,
	combout => \trs_vid|z25|Mux0~73_combout\);

-- Location: LCCOMB_X25_Y10_N0
\trs_vid|z25|Mux0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~74_combout\ = (\trs_vid|z25|Mux0~72_combout\ & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)) # (!\trs_vid|z25|Mux0~71_combout\)))) # 
-- (!\trs_vid|z25|Mux0~72_combout\ & (\trs_vid|z25|Mux0~71_combout\ $ (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z25|Mux0~72_combout\,
	datad => \trs_vid|z25|Mux0~71_combout\,
	combout => \trs_vid|z25|Mux0~74_combout\);

-- Location: LCCOMB_X25_Y10_N30
\trs_vid|z25|Mux0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~75_combout\ = \trs_vid|z25|Mux0~74_combout\ $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z25|Mux0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z25|Mux0~73_combout\,
	datad => \trs_vid|z25|Mux0~74_combout\,
	combout => \trs_vid|z25|Mux0~75_combout\);

-- Location: LCCOMB_X19_Y9_N12
\trs_vid|z25|Mux0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~76_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~76_combout\);

-- Location: LCCOMB_X24_Y9_N4
\trs_vid|z25|Mux0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~77_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z25|Mux0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|ChrR_Cnt\(0),
	datad => \trs_vid|z25|Mux0~76_combout\,
	combout => \trs_vid|z25|Mux0~77_combout\);

-- Location: LCCOMB_X25_Y9_N24
\trs_vid|z25|Mux0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~68_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # (\trs_vid|ChrR_Cnt\(0) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~68_combout\);

-- Location: LCCOMB_X25_Y9_N4
\trs_vid|z25|Mux0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~64_combout\ = (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~64_combout\);

-- Location: LCCOMB_X25_Y9_N14
\trs_vid|z25|Mux0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~65_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (!\trs_vid|ChrR_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~65_combout\);

-- Location: LCCOMB_X25_Y9_N28
\trs_vid|z25|Mux0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~66_combout\ = (\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)))))) # 
-- (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~66_combout\);

-- Location: LCCOMB_X25_Y9_N10
\trs_vid|z25|Mux0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~67_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # ((\trs_vid|z25|Mux0~65_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z25|Mux0~65_combout\,
	datad => \trs_vid|z25|Mux0~66_combout\,
	combout => \trs_vid|z25|Mux0~67_combout\);

-- Location: LCCOMB_X25_Y9_N30
\trs_vid|z25|Mux0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~69_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z25|Mux0~67_combout\ & (!\trs_vid|z25|Mux0~68_combout\)) # (!\trs_vid|z25|Mux0~67_combout\ & ((\trs_vid|z25|Mux0~64_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z25|Mux0~68_combout\,
	datac => \trs_vid|z25|Mux0~64_combout\,
	datad => \trs_vid|z25|Mux0~67_combout\,
	combout => \trs_vid|z25|Mux0~69_combout\);

-- Location: LCCOMB_X25_Y9_N20
\trs_vid|z25|Mux0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~58_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~58_combout\);

-- Location: LCCOMB_X26_Y9_N10
\trs_vid|z25|Mux0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~62_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	combout => \trs_vid|z25|Mux0~62_combout\);

-- Location: LCCOMB_X25_Y9_N22
\trs_vid|z25|Mux0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~60_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~60_combout\);

-- Location: LCCOMB_X25_Y10_N20
\trs_vid|z25|Mux0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~59_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & 
-- (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	combout => \trs_vid|z25|Mux0~59_combout\);

-- Location: LCCOMB_X25_Y9_N12
\trs_vid|z25|Mux0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~61_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|ChrR_Cnt\(0)) # ((\trs_vid|z25|Mux0~59_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (!\trs_vid|ChrR_Cnt\(0) & 
-- (\trs_vid|z25|Mux0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z25|Mux0~60_combout\,
	datad => \trs_vid|z25|Mux0~59_combout\,
	combout => \trs_vid|z25|Mux0~61_combout\);

-- Location: LCCOMB_X25_Y9_N2
\trs_vid|z25|Mux0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~63_combout\ = (\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z25|Mux0~61_combout\ & ((!\trs_vid|z25|Mux0~62_combout\))) # (!\trs_vid|z25|Mux0~61_combout\ & (\trs_vid|z25|Mux0~58_combout\)))) # (!\trs_vid|ChrR_Cnt\(0) & 
-- (((\trs_vid|z25|Mux0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|z25|Mux0~58_combout\,
	datac => \trs_vid|z25|Mux0~62_combout\,
	datad => \trs_vid|z25|Mux0~61_combout\,
	combout => \trs_vid|z25|Mux0~63_combout\);

-- Location: LCCOMB_X25_Y9_N0
\trs_vid|z25|Mux0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~70_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|z25|Mux0~63_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (!\trs_vid|ChrR_Cnt\(2) & 
-- (\trs_vid|z25|Mux0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z25|Mux0~69_combout\,
	datad => \trs_vid|z25|Mux0~63_combout\,
	combout => \trs_vid|z25|Mux0~70_combout\);

-- Location: LCCOMB_X25_Y9_N6
\trs_vid|Shift~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~17_combout\ = (\trs_vid|Shift~9_combout\ & ((\trs_vid|z25|Mux0~70_combout\ & (\trs_vid|z25|Mux0~75_combout\)) # (!\trs_vid|z25|Mux0~70_combout\ & ((\trs_vid|z25|Mux0~77_combout\))))) # (!\trs_vid|Shift~9_combout\ & 
-- (((\trs_vid|z25|Mux0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~75_combout\,
	datab => \trs_vid|Shift~9_combout\,
	datac => \trs_vid|z25|Mux0~77_combout\,
	datad => \trs_vid|z25|Mux0~70_combout\,
	combout => \trs_vid|Shift~17_combout\);

-- Location: LCCOMB_X26_Y10_N30
\trs_vid|z25|Mux0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~51_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (((\trs_vid|ChrR_Cnt\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~51_combout\);

-- Location: LCCOMB_X26_Y9_N26
\trs_vid|z25|Mux0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~52_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(2)) # ((\trs_vid|ChrR_Cnt\(0)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|ChrR_Cnt\(2) & \trs_vid|ChrR_Cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~52_combout\);

-- Location: LCCOMB_X26_Y9_N28
\trs_vid|z25|Mux0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~53_combout\ = (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & !\trs_vid|ChrR_Cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|ChrR_Cnt\(0),
	combout => \trs_vid|z25|Mux0~53_combout\);

-- Location: LCCOMB_X26_Y9_N22
\trs_vid|z25|Mux0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~54_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)) # ((\trs_vid|z25|Mux0~52_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((!\trs_vid|z25|Mux0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux0~52_combout\,
	datad => \trs_vid|z25|Mux0~53_combout\,
	combout => \trs_vid|z25|Mux0~54_combout\);

-- Location: LCCOMB_X26_Y10_N4
\trs_vid|z25|Mux0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~55_combout\ = (\trs_vid|ChrR_Cnt\(0) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|ChrR_Cnt\(2)))) # (!\trs_vid|ChrR_Cnt\(0) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ 
-- (((\trs_vid|ChrR_Cnt\(2) & !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~55_combout\);

-- Location: LCCOMB_X26_Y9_N12
\trs_vid|z25|Mux0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~56_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux0~54_combout\ & ((!\trs_vid|z25|Mux0~55_combout\))) # (!\trs_vid|z25|Mux0~54_combout\ & (!\trs_vid|z25|Mux0~51_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z25|Mux0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~51_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux0~54_combout\,
	datad => \trs_vid|z25|Mux0~55_combout\,
	combout => \trs_vid|z25|Mux0~56_combout\);

-- Location: LCCOMB_X26_Y9_N4
\trs_vid|z25|Mux0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~47_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|ChrR_Cnt\(2)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & 
-- (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~47_combout\);

-- Location: LCCOMB_X26_Y9_N16
\trs_vid|z25|Mux0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~45_combout\ = (\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)) # ((!\trs_vid|ChrR_Cnt\(0) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))) # (!\trs_vid|ChrR_Cnt\(2) & 
-- ((\trs_vid|ChrR_Cnt\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) $ (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~45_combout\);

-- Location: LCCOMB_X26_Y9_N6
\trs_vid|z25|Mux0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~48_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux0~47_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (((\trs_vid|z25|Mux0~45_combout\)) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux0~47_combout\,
	datad => \trs_vid|z25|Mux0~45_combout\,
	combout => \trs_vid|z25|Mux0~48_combout\);

-- Location: LCCOMB_X26_Y9_N2
\trs_vid|z25|Mux0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~46_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & (!\trs_vid|ChrR_Cnt\(2) & ((!\trs_vid|z25|Mux0~45_combout\)))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & ((\trs_vid|ChrR_Cnt\(0) & 
-- ((\trs_vid|z25|Mux0~45_combout\))) # (!\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|ChrR_Cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux0~45_combout\,
	combout => \trs_vid|z25|Mux0~46_combout\);

-- Location: LCCOMB_X26_Y9_N0
\trs_vid|z25|Mux0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~49_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & (\trs_vid|z25|Mux0~48_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z25|Mux0~46_combout\ & 
-- (\trs_vid|z25|Mux0~48_combout\)) # (!\trs_vid|z25|Mux0~46_combout\ & ((!\trs_vid|z25|Mux0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~48_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z25|Mux0~47_combout\,
	datad => \trs_vid|z25|Mux0~46_combout\,
	combout => \trs_vid|z25|Mux0~49_combout\);

-- Location: LCCOMB_X26_Y9_N30
\trs_vid|z25|Mux0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~40_combout\ = (\trs_vid|ChrR_Cnt\(2) & (((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))) # (!\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|ChrR_Cnt\(0) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0) & 
-- !\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))) # (!\trs_vid|ChrR_Cnt\(0) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~40_combout\);

-- Location: LCCOMB_X26_Y9_N20
\trs_vid|z25|Mux0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~41_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|ChrR_Cnt\(2)) # (\trs_vid|ChrR_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|ChrR_Cnt\(0),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~41_combout\);

-- Location: LCCOMB_X26_Y9_N14
\trs_vid|z25|Mux0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~42_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z25|Mux0~41_combout\))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (\trs_vid|ChrR_Cnt\(2) & !\trs_vid|z25|Mux0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datad => \trs_vid|z25|Mux0~41_combout\,
	combout => \trs_vid|z25|Mux0~42_combout\);

-- Location: LCCOMB_X26_Y10_N12
\trs_vid|z25|Mux0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~43_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2)) # ((\trs_vid|ChrR_Cnt\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)))) # (!\trs_vid|ChrR_Cnt\(2) & (\trs_vid|ChrR_Cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(0),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~43_combout\);

-- Location: LCCOMB_X25_Y9_N18
\trs_vid|z25|Mux0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~44_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & ((\trs_vid|z25|Mux0~42_combout\ & ((\trs_vid|z25|Mux0~43_combout\))) # (!\trs_vid|z25|Mux0~42_combout\ & (!\trs_vid|z25|Mux0~40_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4) & (((\trs_vid|z25|Mux0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~40_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datac => \trs_vid|z25|Mux0~42_combout\,
	datad => \trs_vid|z25|Mux0~43_combout\,
	combout => \trs_vid|z25|Mux0~44_combout\);

-- Location: LCCOMB_X25_Y9_N8
\trs_vid|z25|Mux0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~50_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6)) # ((\trs_vid|z25|Mux0~44_combout\)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1) & (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (\trs_vid|z25|Mux0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datac => \trs_vid|z25|Mux0~49_combout\,
	datad => \trs_vid|z25|Mux0~44_combout\,
	combout => \trs_vid|z25|Mux0~50_combout\);

-- Location: LCCOMB_X25_Y9_N16
\trs_vid|z25|Mux0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~35_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(2)) # (!\trs_vid|ChrR_Cnt\(0)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((!\trs_vid|ChrR_Cnt\(2)))))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) & ((\trs_vid|ChrR_Cnt\(0)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) $ 
-- (\trs_vid|ChrR_Cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(0),
	datac => \trs_vid|ChrR_Cnt\(2),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	combout => \trs_vid|z25|Mux0~35_combout\);

-- Location: LCCOMB_X23_Y9_N24
\trs_vid|z25|Mux0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~36_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & (((\trs_vid|ChrR_Cnt\(2) & \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0)) # (\trs_vid|ChrR_Cnt\(2) $ (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	datab => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	combout => \trs_vid|z25|Mux0~36_combout\);

-- Location: LCCOMB_X26_Y9_N8
\trs_vid|z25|Mux0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~37_combout\ = (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3) & ((\trs_vid|ChrR_Cnt\(2)) # (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(4),
	datad => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(3),
	combout => \trs_vid|z25|Mux0~37_combout\);

-- Location: LCCOMB_X26_Y9_N18
\trs_vid|z25|Mux0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~38_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2) $ (!\trs_vid|z25|Mux0~36_combout\)) # (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(2),
	datac => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(0),
	datad => \trs_vid|z25|Mux0~36_combout\,
	combout => \trs_vid|z25|Mux0~38_combout\);

-- Location: LCCOMB_X26_Y9_N24
\trs_vid|z25|Mux0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~39_combout\ = (\trs_vid|z25|Mux0~35_combout\ & (((\trs_vid|z25|Mux0~37_combout\) # (\trs_vid|z25|Mux0~38_combout\)))) # (!\trs_vid|z25|Mux0~35_combout\ & (\trs_vid|z25|Mux0~36_combout\ & ((\trs_vid|z25|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z25|Mux0~35_combout\,
	datab => \trs_vid|z25|Mux0~36_combout\,
	datac => \trs_vid|z25|Mux0~37_combout\,
	datad => \trs_vid|z25|Mux0~38_combout\,
	combout => \trs_vid|z25|Mux0~39_combout\);

-- Location: LCCOMB_X25_Y9_N26
\trs_vid|z25|Mux0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|z25|Mux0~57_combout\ = (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & ((\trs_vid|z25|Mux0~50_combout\ & (\trs_vid|z25|Mux0~56_combout\)) # (!\trs_vid|z25|Mux0~50_combout\ & ((\trs_vid|z25|Mux0~39_combout\))))) # 
-- (!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6) & (((\trs_vid|z25|Mux0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(6),
	datab => \trs_vid|z25|Mux0~56_combout\,
	datac => \trs_vid|z25|Mux0~50_combout\,
	datad => \trs_vid|z25|Mux0~39_combout\,
	combout => \trs_vid|z25|Mux0~57_combout\);

-- Location: LCCOMB_X20_Y9_N6
\trs_vid|Shift~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~18_combout\ = (\trs_vid|ChrR_Cnt\(1) & (\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5) & (\trs_vid|Shift~17_combout\))) # (!\trs_vid|ChrR_Cnt\(1) & (((\trs_vid|z25|Mux0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|ChrR_Cnt\(1),
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(5),
	datac => \trs_vid|Shift~17_combout\,
	datad => \trs_vid|z25|Mux0~57_combout\,
	combout => \trs_vid|Shift~18_combout\);

-- Location: LCCOMB_X20_Y9_N16
\trs_vid|Shift~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~19_combout\ = (\trs_vid|Shift~7_combout\) # ((\trs_vid|Shift~8_combout\ & ((\trs_vid|Shift~16_combout\) # (\trs_vid|Shift~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~7_combout\,
	datab => \trs_vid|Shift~16_combout\,
	datac => \trs_vid|Shift~8_combout\,
	datad => \trs_vid|Shift~18_combout\,
	combout => \trs_vid|Shift~19_combout\);

-- Location: LCCOMB_X20_Y9_N18
\trs_vid|Shift~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~20_combout\ = (\trs_vid|Shift~2_combout\ & ((\trs_vid|Shift~1_combout\) # ((!\trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7) & \trs_vid|Shift~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~1_combout\,
	datab => \trs_vid|z17_18|altsyncram_component|auto_generated|q_a\(7),
	datac => \trs_vid|Shift~2_combout\,
	datad => \trs_vid|Shift~19_combout\,
	combout => \trs_vid|Shift~20_combout\);

-- Location: LCCOMB_X20_Y9_N22
\trs_vid|Shift~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~21_combout\ = (\trs_vid|Shift~20_combout\) # ((!\trs_vid|Equal5~0_combout\ & \trs_vid|Shift\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \trs_vid|Equal5~0_combout\,
	datac => \trs_vid|Shift\(3),
	datad => \trs_vid|Shift~20_combout\,
	combout => \trs_vid|Shift~21_combout\);

-- Location: FF_X20_Y9_N23
\trs_vid|Shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~21_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(4));

-- Location: LCCOMB_X20_Y9_N24
\trs_vid|Shift~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Shift~3_combout\ = (\trs_vid|Shift~1_combout\ & ((\trs_vid|Shift~2_combout\) # ((\trs_vid|Shift\(4) & !\trs_vid|Equal5~0_combout\)))) # (!\trs_vid|Shift~1_combout\ & (((\trs_vid|Shift\(4) & !\trs_vid|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \trs_vid|Shift~1_combout\,
	datab => \trs_vid|Shift~2_combout\,
	datac => \trs_vid|Shift\(4),
	datad => \trs_vid|Equal5~0_combout\,
	combout => \trs_vid|Shift~3_combout\);

-- Location: FF_X20_Y9_N25
\trs_vid|Shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Shift~3_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Shift\(5));

-- Location: LCCOMB_X26_Y12_N20
\trs_vid|Video~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \trs_vid|Video~feeder_combout\ = \trs_vid|Shift\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \trs_vid|Shift\(5),
	combout => \trs_vid|Video~feeder_combout\);

-- Location: FF_X26_Y12_N21
\trs_vid|Video\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \trs_vid|Video~feeder_combout\,
	clrn => \trs_glue|Rst_n_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \trs_vid|Video~q\);

-- Location: LCCOMB_X35_Y26_N10
\vga|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|always2~0_combout\ = (\vga|v_cnt\(7) & \vga|v_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga|v_cnt\(7),
	datad => \vga|v_cnt\(6),
	combout => \vga|always2~0_combout\);

-- Location: LCCOMB_X32_Y26_N16
\vga|always2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|always2~1_combout\ = (!\vga|v_cnt\(9) & (((!\vga|h_cnt\(7) & !\vga|h_cnt\(8))) # (!\vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|h_cnt\(9),
	datab => \vga|v_cnt\(9),
	datac => \vga|h_cnt\(7),
	datad => \vga|h_cnt\(8),
	combout => \vga|always2~1_combout\);

-- Location: LCCOMB_X35_Y26_N16
\vga|always2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|always2~2_combout\ = (!\vga|v_cnt\(3) & (!\vga|v_cnt\(4) & !\vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|v_cnt\(3),
	datab => \vga|v_cnt\(4),
	datad => \vga|v_cnt\(5),
	combout => \vga|always2~2_combout\);

-- Location: LCCOMB_X35_Y26_N2
\vga|always2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|always2~3_combout\ = (!\vga|v_cnt\(8) & (\vga|always2~1_combout\ & ((\vga|always2~2_combout\) # (!\vga|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|always2~0_combout\,
	datab => \vga|v_cnt\(8),
	datac => \vga|always2~1_combout\,
	datad => \vga|always2~2_combout\,
	combout => \vga|always2~3_combout\);

-- Location: LCCOMB_X35_Y26_N24
\vga|pixel~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|pixel~0_combout\ = (\trs_vid|Video~q\ & \vga|always2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Video~q\,
	datad => \vga|always2~3_combout\,
	combout => \vga|pixel~0_combout\);

-- Location: FF_X35_Y26_N25
\vga|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|pixel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|pixel\(5));

-- Location: LCCOMB_X32_Y25_N26
\scandoubler|vsD~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|vsD~feeder_combout\ = \vga|vs~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga|vs~q\,
	combout => \scandoubler|vsD~feeder_combout\);

-- Location: FF_X32_Y25_N27
\scandoubler|vsD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|vsD~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|vsD~q\);

-- Location: LCCOMB_X32_Y25_N12
\scandoubler|line_toggle~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|line_toggle~0_combout\ = (\scandoubler|always4~0_combout\ & (((!\scandoubler|line_toggle~q\)))) # (!\scandoubler|always4~0_combout\ & (\scandoubler|line_toggle~q\ & (\scandoubler|vsD~q\ $ (!\vga|vs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|vsD~q\,
	datab => \scandoubler|always4~0_combout\,
	datac => \scandoubler|line_toggle~q\,
	datad => \vga|vs~q\,
	combout => \scandoubler|line_toggle~0_combout\);

-- Location: FF_X32_Y25_N13
\scandoubler|line_toggle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_pixel_clock~clkctrl_outclk\,
	d => \scandoubler|line_toggle~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|line_toggle~q\);

-- Location: LCCOMB_X32_Y25_N0
\scandoubler|line_toggle~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|line_toggle~_wirecell_combout\ = !\scandoubler|line_toggle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \scandoubler|line_toggle~q\,
	combout => \scandoubler|line_toggle~_wirecell_combout\);

-- Location: M9K_X33_Y26_N0
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_p4d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 6,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 6,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \ALT_INV_pixel_clock~clkctrl_outclk\,
	clk1 => \CLOCK_27[0]~inputclkctrl_outclk\,
	portadatain => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X36_Y27_N5
\user_io|status[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \user_io|sbuf\(0),
	sload => VCC,
	ena => \user_io|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \user_io|status\(1));

-- Location: LCCOMB_X36_Y27_N28
\scandoubler|r_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|r_out~0_combout\ = (\scandoubler|scanline~q\ & (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\ & !\user_io|status\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|scanline~q\,
	datab => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\,
	datac => \user_io|status\(1),
	combout => \scandoubler|r_out~0_combout\);

-- Location: FF_X36_Y27_N29
\scandoubler|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|r_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|r_out\(3));

-- Location: LCCOMB_X32_Y29_N16
\osd|sbuf[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|sbuf[0]~feeder_combout\ = \SPI_DI~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_DI~input_o\,
	combout => \osd|sbuf[0]~feeder_combout\);

-- Location: IOIBUF_X53_Y17_N1
\SPI_SS3~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SPI_SS3,
	o => \SPI_SS3~input_o\);

-- Location: FF_X32_Y29_N17
\osd|sbuf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|sbuf[0]~feeder_combout\,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(0));

-- Location: LCCOMB_X32_Y29_N22
\osd|sbuf[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|sbuf[1]~feeder_combout\ = \osd|sbuf\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \osd|sbuf\(0),
	combout => \osd|sbuf[1]~feeder_combout\);

-- Location: FF_X32_Y29_N23
\osd|sbuf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|sbuf[1]~feeder_combout\,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(1));

-- Location: LCCOMB_X32_Y29_N4
\osd|sbuf[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|sbuf[2]~feeder_combout\ = \osd|sbuf\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \osd|sbuf\(1),
	combout => \osd|sbuf[2]~feeder_combout\);

-- Location: FF_X32_Y29_N5
\osd|sbuf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|sbuf[2]~feeder_combout\,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(2));

-- Location: LCCOMB_X32_Y29_N24
\osd|sbuf[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|sbuf[3]~feeder_combout\ = \osd|sbuf\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|sbuf\(2),
	combout => \osd|sbuf[3]~feeder_combout\);

-- Location: FF_X32_Y29_N25
\osd|sbuf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|sbuf[3]~feeder_combout\,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(3));

-- Location: LCCOMB_X32_Y29_N30
\osd|sbuf[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|sbuf[4]~feeder_combout\ = \osd|sbuf\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \osd|sbuf\(3),
	combout => \osd|sbuf[4]~feeder_combout\);

-- Location: FF_X32_Y29_N31
\osd|sbuf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|sbuf[4]~feeder_combout\,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(4));

-- Location: FF_X32_Y29_N13
\osd|sbuf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \osd|sbuf\(4),
	sload => VCC,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(5));

-- Location: FF_X32_Y29_N27
\osd|sbuf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \osd|sbuf\(5),
	sload => VCC,
	ena => \ALT_INV_SPI_SS3~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|sbuf\(6));

-- Location: LCCOMB_X32_Y29_N26
\osd|osd_enable~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|osd_enable~0_combout\ = (\osd|sbuf\(5) & (!\osd|sbuf\(3) & (!\osd|sbuf\(6) & !\osd|sbuf\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|sbuf\(5),
	datab => \osd|sbuf\(3),
	datac => \osd|sbuf\(6),
	datad => \osd|sbuf\(4),
	combout => \osd|osd_enable~0_combout\);

-- Location: LCCOMB_X31_Y29_N2
\osd|cnt[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cnt[0]~5_combout\ = \osd|cnt\(0) $ (VCC)
-- \osd|cnt[0]~6\ = CARRY(\osd|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|cnt\(0),
	datad => VCC,
	combout => \osd|cnt[0]~5_combout\,
	cout => \osd|cnt[0]~6\);

-- Location: LCCOMB_X31_Y29_N12
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: CLKCTRL_G9
\SPI_SS3~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SPI_SS3~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SPI_SS3~inputclkctrl_outclk\);

-- Location: LCCOMB_X31_Y29_N8
\osd|cnt[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cnt[3]~11_combout\ = (\osd|cnt\(3) & (!\osd|cnt[2]~10\)) # (!\osd|cnt\(3) & ((\osd|cnt[2]~10\) # (GND)))
-- \osd|cnt[3]~12\ = CARRY((!\osd|cnt[2]~10\) # (!\osd|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(3),
	datad => VCC,
	cin => \osd|cnt[2]~10\,
	combout => \osd|cnt[3]~11_combout\,
	cout => \osd|cnt[3]~12\);

-- Location: LCCOMB_X31_Y29_N10
\osd|cnt[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cnt[4]~13_combout\ = \osd|cnt\(4) $ (!\osd|cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|cnt\(4),
	cin => \osd|cnt[3]~12\,
	combout => \osd|cnt[4]~13_combout\);

-- Location: FF_X31_Y29_N11
\osd|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cnt[4]~13_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cnt\(4));

-- Location: LCCOMB_X31_Y29_N0
\osd|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan0~0_combout\ = (!\osd|cnt\(1)) # (!\osd|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|cnt\(3),
	datad => \osd|cnt\(1),
	combout => \osd|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y29_N26
\osd|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan0~1_combout\ = (\osd|cnt\(4)) # ((\osd|cnt\(0) & (\osd|cnt\(2) & !\osd|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(0),
	datab => \osd|cnt\(2),
	datac => \osd|cnt\(4),
	datad => \osd|LessThan0~0_combout\,
	combout => \osd|LessThan0~1_combout\);

-- Location: FF_X31_Y29_N3
\osd|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cnt[0]~5_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cnt\(0));

-- Location: LCCOMB_X31_Y29_N4
\osd|cnt[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cnt[1]~7_combout\ = (\osd|cnt\(1) & (!\osd|cnt[0]~6\)) # (!\osd|cnt\(1) & ((\osd|cnt[0]~6\) # (GND)))
-- \osd|cnt[1]~8\ = CARRY((!\osd|cnt[0]~6\) # (!\osd|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(1),
	datad => VCC,
	cin => \osd|cnt[0]~6\,
	combout => \osd|cnt[1]~7_combout\,
	cout => \osd|cnt[1]~8\);

-- Location: FF_X31_Y29_N5
\osd|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cnt[1]~7_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cnt\(1));

-- Location: LCCOMB_X31_Y29_N6
\osd|cnt[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cnt[2]~9_combout\ = (\osd|cnt\(2) & (\osd|cnt[1]~8\ $ (GND))) # (!\osd|cnt\(2) & (!\osd|cnt[1]~8\ & VCC))
-- \osd|cnt[2]~10\ = CARRY((\osd|cnt\(2) & !\osd|cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|cnt\(2),
	datad => VCC,
	cin => \osd|cnt[1]~8\,
	combout => \osd|cnt[2]~9_combout\,
	cout => \osd|cnt[2]~10\);

-- Location: FF_X31_Y29_N7
\osd|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cnt[2]~9_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cnt\(2));

-- Location: FF_X31_Y29_N9
\osd|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cnt[3]~11_combout\,
	asdata => VCC,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cnt\(3));

-- Location: LCCOMB_X31_Y29_N24
\osd|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal0~0_combout\ = (!\osd|cnt\(4) & (\osd|cnt\(0) & (\osd|cnt\(1) & \osd|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(4),
	datab => \osd|cnt\(0),
	datac => \osd|cnt\(1),
	datad => \osd|cnt\(2),
	combout => \osd|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y29_N12
\osd|cmd[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cmd[7]~0_combout\ = (!\osd|cnt\(3) & (!\SPI_SS3~input_o\ & \osd|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(3),
	datab => \SPI_SS3~input_o\,
	datad => \osd|Equal0~0_combout\,
	combout => \osd|cmd[7]~0_combout\);

-- Location: LCCOMB_X30_Y29_N0
\osd|osd_enable~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|osd_enable~1_combout\ = (\osd|osd_enable~0_combout\ & ((\osd|cmd[7]~0_combout\ & (\SPI_DI~input_o\)) # (!\osd|cmd[7]~0_combout\ & ((\osd|osd_enable~q\))))) # (!\osd|osd_enable~0_combout\ & (((\osd|osd_enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_DI~input_o\,
	datab => \osd|osd_enable~0_combout\,
	datac => \osd|osd_enable~q\,
	datad => \osd|cmd[7]~0_combout\,
	combout => \osd|osd_enable~1_combout\);

-- Location: FF_X30_Y29_N1
\osd|osd_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|osd_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|osd_enable~q\);

-- Location: LCCOMB_X30_Y26_N22
osd_clk : cycloneiii_lcell_comb
-- Equation(s):
-- \osd_clk~combout\ = LCELL((\user_io|but_sw\(4) & ((\pixel_clock~q\))) # (!\user_io|but_sw\(4) & (\CLOCK_27[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CLOCK_27[0]~input_o\,
	datac => \user_io|but_sw\(4),
	datad => \pixel_clock~q\,
	combout => \osd_clk~combout\);

-- Location: CLKCTRL_G12
\osd_clk~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \osd_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \osd_clk~clkctrl_outclk\);

-- Location: LCCOMB_X37_Y29_N22
\osd_vs~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd_vs~0_combout\ = (\user_io|but_sw\(4) & (\vga|vs~q\)) # (!\user_io|but_sw\(4) & ((\scandoubler|vs_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|but_sw\(4),
	datab => \vga|vs~q\,
	datad => \scandoubler|vs_out~q\,
	combout => \osd_vs~0_combout\);

-- Location: LCCOMB_X30_Y26_N18
osd_hs : cycloneiii_lcell_comb
-- Equation(s):
-- \osd_hs~combout\ = LCELL((\user_io|but_sw\(4) & (\vga|hs~q\)) # (!\user_io|but_sw\(4) & ((\scandoubler|hs_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|hs~q\,
	datac => \scandoubler|hs_out~q\,
	datad => \user_io|but_sw\(4),
	combout => \osd_hs~combout\);

-- Location: CLKCTRL_G11
\osd_hs~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \osd_hs~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \osd_hs~clkctrl_outclk\);

-- Location: FF_X37_Y29_N15
\osd|vsD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd_vs~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vsD~q\);

-- Location: FF_X37_Y29_N3
\osd|vsD2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|vsD~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vsD2~q\);

-- Location: LCCOMB_X38_Y29_N0
\osd|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~0_combout\ = \osd|v_cnt\(0) $ (VCC)
-- \osd|Add3~1\ = CARRY(\osd|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(0),
	datad => VCC,
	combout => \osd|Add3~0_combout\,
	cout => \osd|Add3~1\);

-- Location: LCCOMB_X39_Y29_N30
\osd|v_cnt~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~81_combout\ = (\osd|Add3~0_combout\ & (\osd|vsD2~q\ $ (!\osd|vsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD2~q\,
	datac => \osd|Add3~0_combout\,
	datad => \osd|vsD~q\,
	combout => \osd|v_cnt~81_combout\);

-- Location: FF_X38_Y29_N15
\osd|v_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt~81_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(0));

-- Location: LCCOMB_X38_Y29_N2
\osd|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~2_combout\ = (\osd|v_cnt\(1) & (!\osd|Add3~1\)) # (!\osd|v_cnt\(1) & ((\osd|Add3~1\) # (GND)))
-- \osd|Add3~3\ = CARRY((!\osd|Add3~1\) # (!\osd|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(1),
	datad => VCC,
	cin => \osd|Add3~1\,
	combout => \osd|Add3~2_combout\,
	cout => \osd|Add3~3\);

-- Location: LCCOMB_X38_Y29_N28
\osd|v_cnt~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~80_combout\ = (\osd|Add3~2_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	datad => \osd|Add3~2_combout\,
	combout => \osd|v_cnt~80_combout\);

-- Location: FF_X38_Y29_N29
\osd|v_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(1));

-- Location: LCCOMB_X38_Y29_N4
\osd|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~4_combout\ = (\osd|v_cnt\(2) & (\osd|Add3~3\ $ (GND))) # (!\osd|v_cnt\(2) & (!\osd|Add3~3\ & VCC))
-- \osd|Add3~5\ = CARRY((\osd|v_cnt\(2) & !\osd|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(2),
	datad => VCC,
	cin => \osd|Add3~3\,
	combout => \osd|Add3~4_combout\,
	cout => \osd|Add3~5\);

-- Location: LCCOMB_X38_Y29_N30
\osd|v_cnt~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~82_combout\ = (\osd|Add3~4_combout\ & (\osd|vsD2~q\ $ (!\osd|vsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD2~q\,
	datac => \osd|Add3~4_combout\,
	datad => \osd|vsD~q\,
	combout => \osd|v_cnt~82_combout\);

-- Location: FF_X38_Y29_N31
\osd|v_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(2));

-- Location: LCCOMB_X38_Y29_N6
\osd|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~6_combout\ = (\osd|v_cnt\(3) & (!\osd|Add3~5\)) # (!\osd|v_cnt\(3) & ((\osd|Add3~5\) # (GND)))
-- \osd|Add3~7\ = CARRY((!\osd|Add3~5\) # (!\osd|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(3),
	datad => VCC,
	cin => \osd|Add3~5\,
	combout => \osd|Add3~6_combout\,
	cout => \osd|Add3~7\);

-- Location: LCCOMB_X38_Y29_N24
\osd|v_cnt~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~83_combout\ = (\osd|Add3~6_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	datad => \osd|Add3~6_combout\,
	combout => \osd|v_cnt~83_combout\);

-- Location: FF_X38_Y29_N25
\osd|v_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(3));

-- Location: LCCOMB_X38_Y29_N8
\osd|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~8_combout\ = (\osd|v_cnt\(4) & (\osd|Add3~7\ $ (GND))) # (!\osd|v_cnt\(4) & (!\osd|Add3~7\ & VCC))
-- \osd|Add3~9\ = CARRY((\osd|v_cnt\(4) & !\osd|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(4),
	datad => VCC,
	cin => \osd|Add3~7\,
	combout => \osd|Add3~8_combout\,
	cout => \osd|Add3~9\);

-- Location: LCCOMB_X38_Y29_N20
\osd|v_cnt~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~87_combout\ = (\osd|Add3~8_combout\ & (\osd|vsD2~q\ $ (!\osd|vsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD2~q\,
	datac => \osd|Add3~8_combout\,
	datad => \osd|vsD~q\,
	combout => \osd|v_cnt~87_combout\);

-- Location: FF_X38_Y29_N21
\osd|v_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(4));

-- Location: LCCOMB_X38_Y29_N10
\osd|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~10_combout\ = (\osd|v_cnt\(5) & (!\osd|Add3~9\)) # (!\osd|v_cnt\(5) & ((\osd|Add3~9\) # (GND)))
-- \osd|Add3~11\ = CARRY((!\osd|Add3~9\) # (!\osd|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(5),
	datad => VCC,
	cin => \osd|Add3~9\,
	combout => \osd|Add3~10_combout\,
	cout => \osd|Add3~11\);

-- Location: LCCOMB_X39_Y29_N20
\osd|v_cnt~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~88_combout\ = (\osd|Add3~10_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	datad => \osd|Add3~10_combout\,
	combout => \osd|v_cnt~88_combout\);

-- Location: FF_X39_Y29_N21
\osd|v_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(5));

-- Location: LCCOMB_X38_Y29_N12
\osd|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~12_combout\ = (\osd|v_cnt\(6) & (\osd|Add3~11\ $ (GND))) # (!\osd|v_cnt\(6) & (!\osd|Add3~11\ & VCC))
-- \osd|Add3~13\ = CARRY((\osd|v_cnt\(6) & !\osd|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(6),
	datad => VCC,
	cin => \osd|Add3~11\,
	combout => \osd|Add3~12_combout\,
	cout => \osd|Add3~13\);

-- Location: LCCOMB_X38_Y29_N22
\osd|v_cnt~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~89_combout\ = (\osd|Add3~12_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	datad => \osd|Add3~12_combout\,
	combout => \osd|v_cnt~89_combout\);

-- Location: FF_X38_Y29_N23
\osd|v_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(6));

-- Location: LCCOMB_X38_Y29_N14
\osd|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~14_combout\ = (\osd|v_cnt\(7) & (!\osd|Add3~13\)) # (!\osd|v_cnt\(7) & ((\osd|Add3~13\) # (GND)))
-- \osd|Add3~15\ = CARRY((!\osd|Add3~13\) # (!\osd|v_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(7),
	datad => VCC,
	cin => \osd|Add3~13\,
	combout => \osd|Add3~14_combout\,
	cout => \osd|Add3~15\);

-- Location: LCCOMB_X37_Y29_N6
\osd|v_cnt~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~86_combout\ = (\osd|Add3~14_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD~q\,
	datac => \osd|Add3~14_combout\,
	datad => \osd|vsD2~q\,
	combout => \osd|v_cnt~86_combout\);

-- Location: FF_X37_Y29_N7
\osd|v_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(7));

-- Location: LCCOMB_X38_Y29_N16
\osd|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~16_combout\ = (\osd|v_cnt\(8) & (\osd|Add3~15\ $ (GND))) # (!\osd|v_cnt\(8) & (!\osd|Add3~15\ & VCC))
-- \osd|Add3~17\ = CARRY((\osd|v_cnt\(8) & !\osd|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(8),
	datad => VCC,
	cin => \osd|Add3~15\,
	combout => \osd|Add3~16_combout\,
	cout => \osd|Add3~17\);

-- Location: LCCOMB_X37_Y29_N16
\osd|v_cnt~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~85_combout\ = (\osd|Add3~16_combout\ & (\osd|vsD2~q\ $ (!\osd|vsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD2~q\,
	datac => \osd|vsD~q\,
	datad => \osd|Add3~16_combout\,
	combout => \osd|v_cnt~85_combout\);

-- Location: FF_X37_Y29_N17
\osd|v_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(8));

-- Location: LCCOMB_X38_Y29_N18
\osd|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add3~18_combout\ = \osd|Add3~17\ $ (\osd|v_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \osd|v_cnt\(9),
	cin => \osd|Add3~17\,
	combout => \osd|Add3~18_combout\);

-- Location: LCCOMB_X38_Y29_N26
\osd|v_cnt~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_cnt~84_combout\ = (\osd|Add3~18_combout\ & (\osd|vsD~q\ $ (!\osd|vsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	datad => \osd|Add3~18_combout\,
	combout => \osd|v_cnt~84_combout\);

-- Location: FF_X38_Y29_N27
\osd|v_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|v_cnt~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_cnt\(9));

-- Location: LCCOMB_X37_Y29_N14
\osd|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always2~0_combout\ = (\osd|vsD~q\ & !\osd|vsD2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|vsD~q\,
	datad => \osd|vsD2~q\,
	combout => \osd|always2~0_combout\);

-- Location: FF_X35_Y29_N23
\osd|vs_low[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(9),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(9));

-- Location: LCCOMB_X37_Y29_N2
\osd|always2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always2~1_combout\ = (!\osd|vsD~q\ & \osd|vsD2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vsD~q\,
	datac => \osd|vsD2~q\,
	combout => \osd|always2~1_combout\);

-- Location: FF_X35_Y29_N25
\osd|vs_high[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(9),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(9));

-- Location: FF_X35_Y29_N3
\osd|vs_low[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(8),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(8));

-- Location: FF_X35_Y29_N5
\osd|vs_high[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(8),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(8));

-- Location: FF_X35_Y29_N27
\osd|vs_low[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(7),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(7));

-- Location: FF_X35_Y29_N1
\osd|vs_high[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(7),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(7));

-- Location: FF_X35_Y29_N31
\osd|vs_low[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(6),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(6));

-- Location: FF_X35_Y29_N29
\osd|vs_high[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(6),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(6));

-- Location: LCCOMB_X34_Y29_N14
\osd|vs_high[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|vs_high[5]~feeder_combout\ = \osd|v_cnt\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|v_cnt\(5),
	combout => \osd|vs_high[5]~feeder_combout\);

-- Location: FF_X34_Y29_N15
\osd|vs_high[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	d => \osd|vs_high[5]~feeder_combout\,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(5));

-- Location: FF_X35_Y29_N17
\osd|vs_low[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(5),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(5));

-- Location: FF_X35_Y29_N11
\osd|vs_low[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(4),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(4));

-- Location: FF_X35_Y29_N15
\osd|vs_high[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(4),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(4));

-- Location: FF_X35_Y29_N13
\osd|vs_low[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(3),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(3));

-- Location: FF_X35_Y29_N9
\osd|vs_high[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(3),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(3));

-- Location: FF_X35_Y29_N21
\osd|vs_high[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(2),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(2));

-- Location: FF_X36_Y29_N29
\osd|vs_low[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(2),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(2));

-- Location: FF_X35_Y29_N19
\osd|vs_low[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(1),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(1));

-- Location: FF_X36_Y29_N11
\osd|vs_high[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(1),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(1));

-- Location: FF_X35_Y29_N7
\osd|vs_high[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(0),
	sload => VCC,
	ena => \osd|always2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_high\(0));

-- Location: FF_X36_Y29_N23
\osd|vs_low[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_hs~clkctrl_outclk\,
	asdata => \osd|v_cnt\(0),
	sload => VCC,
	ena => \osd|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|vs_low\(0));

-- Location: LCCOMB_X35_Y29_N6
\osd|LessThan2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~1_cout\ = CARRY((!\osd|vs_high\(0) & \osd|vs_low\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(0),
	datab => \osd|vs_low\(0),
	datad => VCC,
	cout => \osd|LessThan2~1_cout\);

-- Location: LCCOMB_X35_Y29_N8
\osd|LessThan2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~3_cout\ = CARRY((\osd|vs_low\(1) & (\osd|vs_high\(1) & !\osd|LessThan2~1_cout\)) # (!\osd|vs_low\(1) & ((\osd|vs_high\(1)) # (!\osd|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(1),
	datab => \osd|vs_high\(1),
	datad => VCC,
	cin => \osd|LessThan2~1_cout\,
	cout => \osd|LessThan2~3_cout\);

-- Location: LCCOMB_X35_Y29_N10
\osd|LessThan2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~5_cout\ = CARRY((\osd|vs_high\(2) & (\osd|vs_low\(2) & !\osd|LessThan2~3_cout\)) # (!\osd|vs_high\(2) & ((\osd|vs_low\(2)) # (!\osd|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(2),
	datab => \osd|vs_low\(2),
	datad => VCC,
	cin => \osd|LessThan2~3_cout\,
	cout => \osd|LessThan2~5_cout\);

-- Location: LCCOMB_X35_Y29_N12
\osd|LessThan2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~7_cout\ = CARRY((\osd|vs_low\(3) & (\osd|vs_high\(3) & !\osd|LessThan2~5_cout\)) # (!\osd|vs_low\(3) & ((\osd|vs_high\(3)) # (!\osd|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(3),
	datab => \osd|vs_high\(3),
	datad => VCC,
	cin => \osd|LessThan2~5_cout\,
	cout => \osd|LessThan2~7_cout\);

-- Location: LCCOMB_X35_Y29_N14
\osd|LessThan2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~9_cout\ = CARRY((\osd|vs_low\(4) & ((!\osd|LessThan2~7_cout\) # (!\osd|vs_high\(4)))) # (!\osd|vs_low\(4) & (!\osd|vs_high\(4) & !\osd|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(4),
	datab => \osd|vs_high\(4),
	datad => VCC,
	cin => \osd|LessThan2~7_cout\,
	cout => \osd|LessThan2~9_cout\);

-- Location: LCCOMB_X35_Y29_N16
\osd|LessThan2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~11_cout\ = CARRY((\osd|vs_high\(5) & ((!\osd|LessThan2~9_cout\) # (!\osd|vs_low\(5)))) # (!\osd|vs_high\(5) & (!\osd|vs_low\(5) & !\osd|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(5),
	datab => \osd|vs_low\(5),
	datad => VCC,
	cin => \osd|LessThan2~9_cout\,
	cout => \osd|LessThan2~11_cout\);

-- Location: LCCOMB_X35_Y29_N18
\osd|LessThan2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~13_cout\ = CARRY((\osd|vs_low\(6) & ((!\osd|LessThan2~11_cout\) # (!\osd|vs_high\(6)))) # (!\osd|vs_low\(6) & (!\osd|vs_high\(6) & !\osd|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(6),
	datab => \osd|vs_high\(6),
	datad => VCC,
	cin => \osd|LessThan2~11_cout\,
	cout => \osd|LessThan2~13_cout\);

-- Location: LCCOMB_X35_Y29_N20
\osd|LessThan2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~15_cout\ = CARRY((\osd|vs_low\(7) & (\osd|vs_high\(7) & !\osd|LessThan2~13_cout\)) # (!\osd|vs_low\(7) & ((\osd|vs_high\(7)) # (!\osd|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(7),
	datab => \osd|vs_high\(7),
	datad => VCC,
	cin => \osd|LessThan2~13_cout\,
	cout => \osd|LessThan2~15_cout\);

-- Location: LCCOMB_X35_Y29_N22
\osd|LessThan2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~17_cout\ = CARRY((\osd|vs_low\(8) & ((!\osd|LessThan2~15_cout\) # (!\osd|vs_high\(8)))) # (!\osd|vs_low\(8) & (!\osd|vs_high\(8) & !\osd|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(8),
	datab => \osd|vs_high\(8),
	datad => VCC,
	cin => \osd|LessThan2~15_cout\,
	cout => \osd|LessThan2~17_cout\);

-- Location: LCCOMB_X35_Y29_N24
\osd|LessThan2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan2~18_combout\ = (\osd|vs_low\(9) & ((\osd|LessThan2~17_cout\) # (!\osd|vs_high\(9)))) # (!\osd|vs_low\(9) & (\osd|LessThan2~17_cout\ & !\osd|vs_high\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|vs_low\(9),
	datad => \osd|vs_high\(9),
	cin => \osd|LessThan2~17_cout\,
	combout => \osd|LessThan2~18_combout\);

-- Location: LCCOMB_X37_Y29_N8
\osd|v_osd_active~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~0_combout\ = (\osd|v_osd_active~q\ & (\osd_vs~0_combout\ $ (!\osd|LessThan2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd_vs~0_combout\,
	datac => \osd|LessThan2~18_combout\,
	datad => \osd|v_osd_active~q\,
	combout => \osd|v_osd_active~0_combout\);

-- Location: LCCOMB_X34_Y29_N24
\osd|v_dsp_width[8]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[8]~5_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(8)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(8),
	datac => \osd|vs_low\(8),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[8]~5_combout\);

-- Location: LCCOMB_X35_Y29_N4
\osd|v_dsp_width[9]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[9]~6_combout\ = (\osd|LessThan2~18_combout\ & (\osd|vs_low\(9))) # (!\osd|LessThan2~18_combout\ & ((\osd|vs_high\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(9),
	datab => \osd|vs_high\(9),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[9]~6_combout\);

-- Location: LCCOMB_X35_Y29_N26
\osd|v_dsp_width[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[7]~4_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(7)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|vs_high\(7),
	datac => \osd|vs_low\(7),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[7]~4_combout\);

-- Location: LCCOMB_X37_Y29_N24
\osd|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal6~0_combout\ = \osd|v_cnt\(9) $ (((\osd|v_dsp_width[8]~5_combout\) # ((\osd|v_dsp_width[9]~6_combout\) # (\osd|v_dsp_width[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(9),
	datab => \osd|v_dsp_width[8]~5_combout\,
	datac => \osd|v_dsp_width[9]~6_combout\,
	datad => \osd|v_dsp_width[7]~4_combout\,
	combout => \osd|Equal6~0_combout\);

-- Location: LCCOMB_X37_Y29_N4
\osd|Equal6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal6~1_combout\ = \osd|v_cnt\(8) $ (\osd|v_dsp_width[9]~6_combout\ $ (((\osd|v_dsp_width[7]~4_combout\) # (\osd|v_dsp_width[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[7]~4_combout\,
	datab => \osd|v_cnt\(8),
	datac => \osd|v_dsp_width[9]~6_combout\,
	datad => \osd|v_dsp_width[8]~5_combout\,
	combout => \osd|Equal6~1_combout\);

-- Location: LCCOMB_X37_Y29_N12
\osd|v_osd_active~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~1_combout\ = (\osd|Equal6~1_combout\ & (\osd|v_dsp_width[7]~4_combout\ $ (\osd|v_dsp_width[8]~5_combout\ $ (\osd|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[7]~4_combout\,
	datab => \osd|v_dsp_width[8]~5_combout\,
	datac => \osd|v_cnt\(7),
	datad => \osd|Equal6~1_combout\,
	combout => \osd|v_osd_active~1_combout\);

-- Location: LCCOMB_X36_Y29_N22
\osd|v_dsp_width[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[2]~0_combout\ = (\osd|LessThan2~18_combout\ & (\osd|vs_low\(2))) # (!\osd|LessThan2~18_combout\ & ((\osd|vs_high\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(2),
	datab => \osd|vs_high\(2),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[2]~0_combout\);

-- Location: LCCOMB_X35_Y29_N30
\osd|v_dsp_width[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[3]~2_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(3)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(3),
	datab => \osd|vs_low\(3),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[3]~2_combout\);

-- Location: LCCOMB_X37_Y29_N0
\osd|v_osd_active~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~2_combout\ = (\osd|v_cnt\(1) & (\osd|v_dsp_width[2]~0_combout\ & (\osd|v_cnt\(2) $ (!\osd|v_dsp_width[3]~2_combout\)))) # (!\osd|v_cnt\(1) & (!\osd|v_dsp_width[2]~0_combout\ & (\osd|v_cnt\(2) $ (!\osd|v_dsp_width[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(1),
	datab => \osd|v_cnt\(2),
	datac => \osd|v_dsp_width[2]~0_combout\,
	datad => \osd|v_dsp_width[3]~2_combout\,
	combout => \osd|v_osd_active~2_combout\);

-- Location: LCCOMB_X36_Y29_N28
\osd|v_dsp_width[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[1]~1_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(1)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(1),
	datab => \osd|vs_low\(1),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[1]~1_combout\);

-- Location: LCCOMB_X35_Y29_N0
\osd|v_dsp_width[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[6]~8_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(6)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(6),
	datab => \osd|vs_low\(6),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[6]~8_combout\);

-- Location: LCCOMB_X34_Y29_N26
\osd|v_osd_active~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~4_combout\ = (\osd|v_cnt\(5) & (\osd|v_dsp_width[6]~8_combout\ & (\osd|v_cnt\(6) $ (\osd|v_dsp_width[7]~4_combout\)))) # (!\osd|v_cnt\(5) & (!\osd|v_dsp_width[6]~8_combout\ & (\osd|v_cnt\(6) $ (\osd|v_dsp_width[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(5),
	datab => \osd|v_cnt\(6),
	datac => \osd|v_dsp_width[6]~8_combout\,
	datad => \osd|v_dsp_width[7]~4_combout\,
	combout => \osd|v_osd_active~4_combout\);

-- Location: LCCOMB_X34_Y29_N30
\osd|v_dsp_width[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[5]~7_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(5)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(5),
	datab => \osd|vs_low\(5),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[5]~7_combout\);

-- Location: LCCOMB_X35_Y29_N28
\osd|v_dsp_width[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_dsp_width[4]~3_combout\ = (\osd|LessThan2~18_combout\ & ((\osd|vs_low\(4)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(4),
	datab => \osd|vs_low\(4),
	datad => \osd|LessThan2~18_combout\,
	combout => \osd|v_dsp_width[4]~3_combout\);

-- Location: LCCOMB_X34_Y29_N28
\osd|v_osd_active~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~3_combout\ = (\osd|v_cnt\(4) & (\osd|v_dsp_width[5]~7_combout\ & (\osd|v_cnt\(3) $ (!\osd|v_dsp_width[4]~3_combout\)))) # (!\osd|v_cnt\(4) & (!\osd|v_dsp_width[5]~7_combout\ & (\osd|v_cnt\(3) $ (!\osd|v_dsp_width[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(4),
	datab => \osd|v_cnt\(3),
	datac => \osd|v_dsp_width[5]~7_combout\,
	datad => \osd|v_dsp_width[4]~3_combout\,
	combout => \osd|v_osd_active~3_combout\);

-- Location: LCCOMB_X34_Y29_N16
\osd|v_osd_active~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~5_combout\ = (\osd|v_osd_active~4_combout\ & (\osd|v_osd_active~3_combout\ & (\osd|v_dsp_width[1]~1_combout\ $ (!\osd|v_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[1]~1_combout\,
	datab => \osd|v_cnt\(0),
	datac => \osd|v_osd_active~4_combout\,
	datad => \osd|v_osd_active~3_combout\,
	combout => \osd|v_osd_active~5_combout\);

-- Location: LCCOMB_X37_Y29_N26
\osd|v_osd_active~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~6_combout\ = (\osd|v_osd_active~2_combout\ & (\osd|v_osd_active~5_combout\ & (\osd_vs~0_combout\ $ (\osd|LessThan2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd_vs~0_combout\,
	datab => \osd|v_osd_active~2_combout\,
	datac => \osd|LessThan2~18_combout\,
	datad => \osd|v_osd_active~5_combout\,
	combout => \osd|v_osd_active~6_combout\);

-- Location: LCCOMB_X37_Y29_N28
\osd|v_osd_active~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~7_combout\ = (\osd|v_osd_active~q\) # ((\osd|Equal6~0_combout\ & (\osd|v_osd_active~1_combout\ & \osd|v_osd_active~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Equal6~0_combout\,
	datab => \osd|v_osd_active~1_combout\,
	datac => \osd|v_osd_active~6_combout\,
	datad => \osd|v_osd_active~q\,
	combout => \osd|v_osd_active~7_combout\);

-- Location: LCCOMB_X35_Y29_N2
\osd|Add8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add8~0_combout\ = (\osd|vs_low\(7) & \osd|vs_low\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_low\(7),
	datac => \osd|vs_low\(8),
	combout => \osd|Add8~0_combout\);

-- Location: LCCOMB_X36_Y29_N20
\osd|Add8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add8~1_combout\ = (\osd|LessThan2~18_combout\ & (((\osd|Add8~0_combout\)))) # (!\osd|LessThan2~18_combout\ & (\osd|vs_high\(8) & ((\osd|vs_high\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|vs_high\(8),
	datab => \osd|Add8~0_combout\,
	datac => \osd|LessThan2~18_combout\,
	datad => \osd|vs_high\(7),
	combout => \osd|Add8~1_combout\);

-- Location: LCCOMB_X36_Y29_N0
\osd|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~0_combout\ = \osd|v_dsp_width[1]~1_combout\ $ (VCC)
-- \osd|Add10~1\ = CARRY(\osd|v_dsp_width[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_dsp_width[1]~1_combout\,
	datad => VCC,
	combout => \osd|Add10~0_combout\,
	cout => \osd|Add10~1\);

-- Location: LCCOMB_X36_Y29_N2
\osd|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~2_combout\ = (\osd|v_dsp_width[2]~0_combout\ & (\osd|Add10~1\ & VCC)) # (!\osd|v_dsp_width[2]~0_combout\ & (!\osd|Add10~1\))
-- \osd|Add10~3\ = CARRY((!\osd|v_dsp_width[2]~0_combout\ & !\osd|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[2]~0_combout\,
	datad => VCC,
	cin => \osd|Add10~1\,
	combout => \osd|Add10~2_combout\,
	cout => \osd|Add10~3\);

-- Location: LCCOMB_X36_Y29_N4
\osd|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~4_combout\ = (\osd|v_dsp_width[3]~2_combout\ & ((GND) # (!\osd|Add10~3\))) # (!\osd|v_dsp_width[3]~2_combout\ & (\osd|Add10~3\ $ (GND)))
-- \osd|Add10~5\ = CARRY((\osd|v_dsp_width[3]~2_combout\) # (!\osd|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_dsp_width[3]~2_combout\,
	datad => VCC,
	cin => \osd|Add10~3\,
	combout => \osd|Add10~4_combout\,
	cout => \osd|Add10~5\);

-- Location: LCCOMB_X36_Y29_N6
\osd|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~6_combout\ = (\osd|v_dsp_width[4]~3_combout\ & (\osd|Add10~5\ & VCC)) # (!\osd|v_dsp_width[4]~3_combout\ & (!\osd|Add10~5\))
-- \osd|Add10~7\ = CARRY((!\osd|v_dsp_width[4]~3_combout\ & !\osd|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[4]~3_combout\,
	datad => VCC,
	cin => \osd|Add10~5\,
	combout => \osd|Add10~6_combout\,
	cout => \osd|Add10~7\);

-- Location: LCCOMB_X36_Y29_N8
\osd|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~8_combout\ = (\osd|v_dsp_width[5]~7_combout\ & ((GND) # (!\osd|Add10~7\))) # (!\osd|v_dsp_width[5]~7_combout\ & (\osd|Add10~7\ $ (GND)))
-- \osd|Add10~9\ = CARRY((\osd|v_dsp_width[5]~7_combout\) # (!\osd|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[5]~7_combout\,
	datad => VCC,
	cin => \osd|Add10~7\,
	combout => \osd|Add10~8_combout\,
	cout => \osd|Add10~9\);

-- Location: LCCOMB_X36_Y29_N10
\osd|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~10_combout\ = (\osd|v_dsp_width[6]~8_combout\ & (\osd|Add10~9\ & VCC)) # (!\osd|v_dsp_width[6]~8_combout\ & (!\osd|Add10~9\))
-- \osd|Add10~11\ = CARRY((!\osd|v_dsp_width[6]~8_combout\ & !\osd|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_dsp_width[6]~8_combout\,
	datad => VCC,
	cin => \osd|Add10~9\,
	combout => \osd|Add10~10_combout\,
	cout => \osd|Add10~11\);

-- Location: LCCOMB_X36_Y29_N12
\osd|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~12_combout\ = (\osd|v_dsp_width[7]~4_combout\ & (\osd|Add10~11\ $ (GND))) # (!\osd|v_dsp_width[7]~4_combout\ & ((GND) # (!\osd|Add10~11\)))
-- \osd|Add10~13\ = CARRY((!\osd|Add10~11\) # (!\osd|v_dsp_width[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_dsp_width[7]~4_combout\,
	datad => VCC,
	cin => \osd|Add10~11\,
	combout => \osd|Add10~12_combout\,
	cout => \osd|Add10~13\);

-- Location: LCCOMB_X36_Y29_N14
\osd|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~14_combout\ = (\osd|Add10~13\ & ((\osd|v_dsp_width[8]~5_combout\ $ (\osd|v_dsp_width[7]~4_combout\)))) # (!\osd|Add10~13\ & (\osd|v_dsp_width[8]~5_combout\ $ ((!\osd|v_dsp_width[7]~4_combout\))))
-- \osd|Add10~15\ = CARRY((!\osd|Add10~13\ & (\osd|v_dsp_width[8]~5_combout\ $ (!\osd|v_dsp_width[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[8]~5_combout\,
	datab => \osd|v_dsp_width[7]~4_combout\,
	datad => VCC,
	cin => \osd|Add10~13\,
	combout => \osd|Add10~14_combout\,
	cout => \osd|Add10~15\);

-- Location: LCCOMB_X36_Y29_N16
\osd|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~16_combout\ = (\osd|Add10~15\ & (\osd|v_dsp_width[9]~6_combout\ $ (\osd|Add8~1_combout\ $ (VCC)))) # (!\osd|Add10~15\ & ((\osd|v_dsp_width[9]~6_combout\ $ (\osd|Add8~1_combout\)) # (GND)))
-- \osd|Add10~17\ = CARRY((\osd|v_dsp_width[9]~6_combout\ $ (\osd|Add8~1_combout\)) # (!\osd|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[9]~6_combout\,
	datab => \osd|Add8~1_combout\,
	datad => VCC,
	cin => \osd|Add10~15\,
	combout => \osd|Add10~16_combout\,
	cout => \osd|Add10~17\);

-- Location: LCCOMB_X36_Y29_N18
\osd|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add10~18_combout\ = \osd|Add10~17\ $ (((!\osd|Add8~1_combout\) # (!\osd|v_dsp_width[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[9]~6_combout\,
	datad => \osd|Add8~1_combout\,
	cin => \osd|Add10~17\,
	combout => \osd|Add10~18_combout\);

-- Location: LCCOMB_X36_Y29_N26
\osd|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~0_combout\ = (\osd|v_cnt\(8) & (\osd|Add10~16_combout\ & (\osd|v_cnt\(9) $ (!\osd|Add10~18_combout\)))) # (!\osd|v_cnt\(8) & (!\osd|Add10~16_combout\ & (\osd|v_cnt\(9) $ (!\osd|Add10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(8),
	datab => \osd|Add10~16_combout\,
	datac => \osd|v_cnt\(9),
	datad => \osd|Add10~18_combout\,
	combout => \osd|Equal7~0_combout\);

-- Location: LCCOMB_X37_Y29_N10
\osd|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~1_combout\ = (\osd|Add10~0_combout\ & (\osd|v_cnt\(0) & (\osd|v_cnt\(1) $ (!\osd|Add10~2_combout\)))) # (!\osd|Add10~0_combout\ & (!\osd|v_cnt\(0) & (\osd|v_cnt\(1) $ (!\osd|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add10~0_combout\,
	datab => \osd|v_cnt\(0),
	datac => \osd|v_cnt\(1),
	datad => \osd|Add10~2_combout\,
	combout => \osd|Equal7~1_combout\);

-- Location: LCCOMB_X36_Y29_N24
\osd|Equal7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~3_combout\ = (\osd|v_cnt\(5) & (\osd|Add10~10_combout\ & (\osd|v_cnt\(4) $ (!\osd|Add10~8_combout\)))) # (!\osd|v_cnt\(5) & (!\osd|Add10~10_combout\ & (\osd|v_cnt\(4) $ (!\osd|Add10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(5),
	datab => \osd|v_cnt\(4),
	datac => \osd|Add10~8_combout\,
	datad => \osd|Add10~10_combout\,
	combout => \osd|Equal7~3_combout\);

-- Location: LCCOMB_X37_Y29_N30
\osd|Equal7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~2_combout\ = (\osd|v_cnt\(2) & (\osd|Add10~4_combout\ & (\osd|v_cnt\(3) $ (!\osd|Add10~6_combout\)))) # (!\osd|v_cnt\(2) & (!\osd|Add10~4_combout\ & (\osd|v_cnt\(3) $ (!\osd|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(2),
	datab => \osd|v_cnt\(3),
	datac => \osd|Add10~4_combout\,
	datad => \osd|Add10~6_combout\,
	combout => \osd|Equal7~2_combout\);

-- Location: LCCOMB_X36_Y29_N30
\osd|Equal7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~4_combout\ = (\osd|Add10~12_combout\ & (\osd|v_cnt\(6) & (\osd|Add10~14_combout\ $ (!\osd|v_cnt\(7))))) # (!\osd|Add10~12_combout\ & (!\osd|v_cnt\(6) & (\osd|Add10~14_combout\ $ (!\osd|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add10~12_combout\,
	datab => \osd|v_cnt\(6),
	datac => \osd|Add10~14_combout\,
	datad => \osd|v_cnt\(7),
	combout => \osd|Equal7~4_combout\);

-- Location: LCCOMB_X37_Y29_N18
\osd|Equal7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal7~5_combout\ = (\osd|Equal7~1_combout\ & (\osd|Equal7~3_combout\ & (\osd|Equal7~2_combout\ & \osd|Equal7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Equal7~1_combout\,
	datab => \osd|Equal7~3_combout\,
	datac => \osd|Equal7~2_combout\,
	datad => \osd|Equal7~4_combout\,
	combout => \osd|Equal7~5_combout\);

-- Location: LCCOMB_X37_Y29_N20
\osd|v_osd_active~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|v_osd_active~8_combout\ = (\osd|v_osd_active~0_combout\) # ((\osd|v_osd_active~7_combout\ & ((!\osd|Equal7~5_combout\) # (!\osd|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_osd_active~0_combout\,
	datab => \osd|v_osd_active~7_combout\,
	datac => \osd|Equal7~0_combout\,
	datad => \osd|Equal7~5_combout\,
	combout => \osd|v_osd_active~8_combout\);

-- Location: FF_X37_Y29_N21
\osd|v_osd_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|v_osd_active~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|v_osd_active~q\);

-- Location: LCCOMB_X29_Y27_N14
\osd|hsD~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|hsD~feeder_combout\ = \osd_hs~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd_hs~combout\,
	combout => \osd|hsD~feeder_combout\);

-- Location: FF_X29_Y27_N15
\osd|hsD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|hsD~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hsD~q\);

-- Location: LCCOMB_X29_Y27_N0
\osd|hsD2~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|hsD2~feeder_combout\ = \osd|hsD~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|hsD~q\,
	combout => \osd|hsD2~feeder_combout\);

-- Location: FF_X29_Y27_N1
\osd|hsD2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|hsD2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hsD2~q\);

-- Location: LCCOMB_X34_Y27_N2
\osd|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~0_combout\ = \osd|h_cnt\(0) $ (VCC)
-- \osd|Add2~1\ = CARRY(\osd|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(0),
	datad => VCC,
	combout => \osd|Add2~0_combout\,
	cout => \osd|Add2~1\);

-- Location: LCCOMB_X29_Y27_N12
\osd|h_cnt~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~84_combout\ = (\osd|Add2~0_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|hsD~q\,
	datad => \osd|Add2~0_combout\,
	combout => \osd|h_cnt~84_combout\);

-- Location: FF_X29_Y27_N13
\osd|h_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(0));

-- Location: LCCOMB_X34_Y27_N4
\osd|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~2_combout\ = (\osd|h_cnt\(1) & (!\osd|Add2~1\)) # (!\osd|h_cnt\(1) & ((\osd|Add2~1\) # (GND)))
-- \osd|Add2~3\ = CARRY((!\osd|Add2~1\) # (!\osd|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(1),
	datad => VCC,
	cin => \osd|Add2~1\,
	combout => \osd|Add2~2_combout\,
	cout => \osd|Add2~3\);

-- Location: LCCOMB_X29_Y27_N16
\osd|h_cnt~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~81_combout\ = (\osd|Add2~2_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|hsD~q\,
	datad => \osd|Add2~2_combout\,
	combout => \osd|h_cnt~81_combout\);

-- Location: FF_X29_Y27_N17
\osd|h_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(1));

-- Location: LCCOMB_X34_Y27_N6
\osd|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~4_combout\ = (\osd|h_cnt\(2) & (\osd|Add2~3\ $ (GND))) # (!\osd|h_cnt\(2) & (!\osd|Add2~3\ & VCC))
-- \osd|Add2~5\ = CARRY((\osd|h_cnt\(2) & !\osd|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(2),
	datad => VCC,
	cin => \osd|Add2~3\,
	combout => \osd|Add2~4_combout\,
	cout => \osd|Add2~5\);

-- Location: LCCOMB_X29_Y27_N10
\osd|h_cnt~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~83_combout\ = (\osd|Add2~4_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|hsD~q\,
	datad => \osd|Add2~4_combout\,
	combout => \osd|h_cnt~83_combout\);

-- Location: FF_X29_Y27_N11
\osd|h_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(2));

-- Location: LCCOMB_X34_Y27_N8
\osd|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~6_combout\ = (\osd|h_cnt\(3) & (!\osd|Add2~5\)) # (!\osd|h_cnt\(3) & ((\osd|Add2~5\) # (GND)))
-- \osd|Add2~7\ = CARRY((!\osd|Add2~5\) # (!\osd|h_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_cnt\(3),
	datad => VCC,
	cin => \osd|Add2~5\,
	combout => \osd|Add2~6_combout\,
	cout => \osd|Add2~7\);

-- Location: LCCOMB_X29_Y27_N8
\osd|h_cnt~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~82_combout\ = (\osd|Add2~6_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|hsD~q\,
	datac => \osd|Add2~6_combout\,
	combout => \osd|h_cnt~82_combout\);

-- Location: FF_X29_Y27_N9
\osd|h_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(3));

-- Location: LCCOMB_X34_Y27_N10
\osd|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~8_combout\ = (\osd|h_cnt\(4) & (\osd|Add2~7\ $ (GND))) # (!\osd|h_cnt\(4) & (!\osd|Add2~7\ & VCC))
-- \osd|Add2~9\ = CARRY((\osd|h_cnt\(4) & !\osd|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_cnt\(4),
	datad => VCC,
	cin => \osd|Add2~7\,
	combout => \osd|Add2~8_combout\,
	cout => \osd|Add2~9\);

-- Location: LCCOMB_X34_Y27_N24
\osd|h_cnt~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~86_combout\ = (\osd|Add2~8_combout\ & (\osd|hsD~q\ $ (!\osd|hsD2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD~q\,
	datab => \osd|hsD2~q\,
	datac => \osd|Add2~8_combout\,
	combout => \osd|h_cnt~86_combout\);

-- Location: FF_X34_Y27_N25
\osd|h_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(4));

-- Location: LCCOMB_X34_Y27_N12
\osd|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~10_combout\ = (\osd|h_cnt\(5) & (!\osd|Add2~9\)) # (!\osd|h_cnt\(5) & ((\osd|Add2~9\) # (GND)))
-- \osd|Add2~11\ = CARRY((!\osd|Add2~9\) # (!\osd|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_cnt\(5),
	datad => VCC,
	cin => \osd|Add2~9\,
	combout => \osd|Add2~10_combout\,
	cout => \osd|Add2~11\);

-- Location: LCCOMB_X34_Y27_N26
\osd|h_cnt~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~85_combout\ = (\osd|Add2~10_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datac => \osd|hsD~q\,
	datad => \osd|Add2~10_combout\,
	combout => \osd|h_cnt~85_combout\);

-- Location: FF_X34_Y27_N27
\osd|h_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(5));

-- Location: LCCOMB_X34_Y27_N14
\osd|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~12_combout\ = (\osd|h_cnt\(6) & (\osd|Add2~11\ $ (GND))) # (!\osd|h_cnt\(6) & (!\osd|Add2~11\ & VCC))
-- \osd|Add2~13\ = CARRY((\osd|h_cnt\(6) & !\osd|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(6),
	datad => VCC,
	cin => \osd|Add2~11\,
	combout => \osd|Add2~12_combout\,
	cout => \osd|Add2~13\);

-- Location: LCCOMB_X34_Y27_N22
\osd|h_cnt~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~87_combout\ = (\osd|Add2~12_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|Add2~12_combout\,
	datac => \osd|hsD~q\,
	combout => \osd|h_cnt~87_combout\);

-- Location: FF_X34_Y27_N23
\osd|h_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(6));

-- Location: LCCOMB_X34_Y27_N16
\osd|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~14_combout\ = (\osd|h_cnt\(7) & (!\osd|Add2~13\)) # (!\osd|h_cnt\(7) & ((\osd|Add2~13\) # (GND)))
-- \osd|Add2~15\ = CARRY((!\osd|Add2~13\) # (!\osd|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(7),
	datad => VCC,
	cin => \osd|Add2~13\,
	combout => \osd|Add2~14_combout\,
	cout => \osd|Add2~15\);

-- Location: LCCOMB_X34_Y27_N28
\osd|h_cnt~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~88_combout\ = (\osd|Add2~14_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datac => \osd|hsD~q\,
	datad => \osd|Add2~14_combout\,
	combout => \osd|h_cnt~88_combout\);

-- Location: FF_X34_Y27_N29
\osd|h_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(7));

-- Location: LCCOMB_X34_Y27_N18
\osd|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~16_combout\ = (\osd|h_cnt\(8) & (\osd|Add2~15\ $ (GND))) # (!\osd|h_cnt\(8) & (!\osd|Add2~15\ & VCC))
-- \osd|Add2~17\ = CARRY((\osd|h_cnt\(8) & !\osd|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_cnt\(8),
	datad => VCC,
	cin => \osd|Add2~15\,
	combout => \osd|Add2~16_combout\,
	cout => \osd|Add2~17\);

-- Location: LCCOMB_X34_Y27_N30
\osd|h_cnt~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~89_combout\ = (\osd|Add2~16_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datac => \osd|hsD~q\,
	datad => \osd|Add2~16_combout\,
	combout => \osd|h_cnt~89_combout\);

-- Location: FF_X34_Y27_N31
\osd|h_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(8));

-- Location: LCCOMB_X34_Y27_N20
\osd|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add2~18_combout\ = \osd|h_cnt\(9) $ (\osd|Add2~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_cnt\(9),
	cin => \osd|Add2~17\,
	combout => \osd|Add2~18_combout\);

-- Location: LCCOMB_X34_Y27_N0
\osd|h_cnt~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_cnt~80_combout\ = (\osd|Add2~18_combout\ & (\osd|hsD2~q\ $ (!\osd|hsD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datab => \osd|Add2~18_combout\,
	datac => \osd|hsD~q\,
	combout => \osd|h_cnt~80_combout\);

-- Location: FF_X34_Y27_N1
\osd|h_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_cnt~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_cnt\(9));

-- Location: LCCOMB_X29_Y27_N20
\osd|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always1~0_combout\ = (\osd|hsD2~q\ & !\osd|hsD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datad => \osd|hsD~q\,
	combout => \osd|always1~0_combout\);

-- Location: FF_X30_Y27_N27
\osd|hs_high[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(9),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(9));

-- Location: LCCOMB_X29_Y27_N30
\osd|always1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always1~1_combout\ = (!\osd|hsD2~q\ & \osd|hsD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hsD2~q\,
	datad => \osd|hsD~q\,
	combout => \osd|always1~1_combout\);

-- Location: FF_X30_Y27_N29
\osd|hs_low[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(9),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(9));

-- Location: FF_X30_Y27_N11
\osd|hs_low[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(8),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(8));

-- Location: FF_X30_Y27_N1
\osd|hs_high[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(8),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(8));

-- Location: FF_X30_Y27_N7
\osd|hs_low[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(7),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(7));

-- Location: FF_X30_Y27_N9
\osd|hs_high[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(7),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(7));

-- Location: FF_X30_Y27_N3
\osd|hs_low[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(6),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(6));

-- Location: FF_X30_Y27_N5
\osd|hs_high[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(6),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(6));

-- Location: FF_X30_Y27_N23
\osd|hs_low[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(5),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(5));

-- Location: FF_X31_Y27_N25
\osd|hs_high[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(5),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(5));

-- Location: FF_X30_Y27_N31
\osd|hs_low[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(4),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(4));

-- Location: FF_X30_Y27_N21
\osd|hs_high[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(4),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(4));

-- Location: FF_X31_Y27_N31
\osd|hs_high[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(3),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(3));

-- Location: FF_X30_Y27_N19
\osd|hs_low[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(3),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(3));

-- Location: FF_X31_Y27_N3
\osd|hs_low[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(2),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(2));

-- Location: FF_X30_Y27_N25
\osd|hs_high[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(2),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(2));

-- Location: FF_X30_Y27_N15
\osd|hs_low[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(1),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(1));

-- Location: FF_X30_Y27_N17
\osd|hs_high[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(1),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(1));

-- Location: FF_X30_Y27_N13
\osd|hs_high[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(0),
	sload => VCC,
	ena => \osd|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_high\(0));

-- Location: FF_X29_Y27_N5
\osd|hs_low[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	asdata => \osd|h_cnt\(0),
	sload => VCC,
	ena => \osd|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|hs_low\(0));

-- Location: LCCOMB_X30_Y27_N12
\osd|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~1_cout\ = CARRY((!\osd|hs_high\(0) & \osd|hs_low\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(0),
	datab => \osd|hs_low\(0),
	datad => VCC,
	cout => \osd|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y27_N14
\osd|LessThan1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~3_cout\ = CARRY((\osd|hs_low\(1) & (\osd|hs_high\(1) & !\osd|LessThan1~1_cout\)) # (!\osd|hs_low\(1) & ((\osd|hs_high\(1)) # (!\osd|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(1),
	datab => \osd|hs_high\(1),
	datad => VCC,
	cin => \osd|LessThan1~1_cout\,
	cout => \osd|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y27_N16
\osd|LessThan1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~5_cout\ = CARRY((\osd|hs_low\(2) & ((!\osd|LessThan1~3_cout\) # (!\osd|hs_high\(2)))) # (!\osd|hs_low\(2) & (!\osd|hs_high\(2) & !\osd|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(2),
	datab => \osd|hs_high\(2),
	datad => VCC,
	cin => \osd|LessThan1~3_cout\,
	cout => \osd|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y27_N18
\osd|LessThan1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~7_cout\ = CARRY((\osd|hs_high\(3) & ((!\osd|LessThan1~5_cout\) # (!\osd|hs_low\(3)))) # (!\osd|hs_high\(3) & (!\osd|hs_low\(3) & !\osd|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(3),
	datab => \osd|hs_low\(3),
	datad => VCC,
	cin => \osd|LessThan1~5_cout\,
	cout => \osd|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y27_N20
\osd|LessThan1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~9_cout\ = CARRY((\osd|hs_low\(4) & ((!\osd|LessThan1~7_cout\) # (!\osd|hs_high\(4)))) # (!\osd|hs_low\(4) & (!\osd|hs_high\(4) & !\osd|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(4),
	datab => \osd|hs_high\(4),
	datad => VCC,
	cin => \osd|LessThan1~7_cout\,
	cout => \osd|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y27_N22
\osd|LessThan1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~11_cout\ = CARRY((\osd|hs_low\(5) & (\osd|hs_high\(5) & !\osd|LessThan1~9_cout\)) # (!\osd|hs_low\(5) & ((\osd|hs_high\(5)) # (!\osd|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(5),
	datab => \osd|hs_high\(5),
	datad => VCC,
	cin => \osd|LessThan1~9_cout\,
	cout => \osd|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y27_N24
\osd|LessThan1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~13_cout\ = CARRY((\osd|hs_low\(6) & ((!\osd|LessThan1~11_cout\) # (!\osd|hs_high\(6)))) # (!\osd|hs_low\(6) & (!\osd|hs_high\(6) & !\osd|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(6),
	datab => \osd|hs_high\(6),
	datad => VCC,
	cin => \osd|LessThan1~11_cout\,
	cout => \osd|LessThan1~13_cout\);

-- Location: LCCOMB_X30_Y27_N26
\osd|LessThan1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~15_cout\ = CARRY((\osd|hs_low\(7) & (\osd|hs_high\(7) & !\osd|LessThan1~13_cout\)) # (!\osd|hs_low\(7) & ((\osd|hs_high\(7)) # (!\osd|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(7),
	datab => \osd|hs_high\(7),
	datad => VCC,
	cin => \osd|LessThan1~13_cout\,
	cout => \osd|LessThan1~15_cout\);

-- Location: LCCOMB_X30_Y27_N28
\osd|LessThan1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~17_cout\ = CARRY((\osd|hs_low\(8) & ((!\osd|LessThan1~15_cout\) # (!\osd|hs_high\(8)))) # (!\osd|hs_low\(8) & (!\osd|hs_high\(8) & !\osd|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(8),
	datab => \osd|hs_high\(8),
	datad => VCC,
	cin => \osd|LessThan1~15_cout\,
	cout => \osd|LessThan1~17_cout\);

-- Location: LCCOMB_X30_Y27_N30
\osd|LessThan1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|LessThan1~18_combout\ = (\osd|hs_high\(9) & (\osd|LessThan1~17_cout\ & \osd|hs_low\(9))) # (!\osd|hs_high\(9) & ((\osd|LessThan1~17_cout\) # (\osd|hs_low\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(9),
	datad => \osd|hs_low\(9),
	cin => \osd|LessThan1~17_cout\,
	combout => \osd|LessThan1~18_combout\);

-- Location: LCCOMB_X30_Y27_N0
\osd|h_dsp_width[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[9]~0_combout\ = (\osd|LessThan1~18_combout\ & ((\osd|hs_low\(9)))) # (!\osd|LessThan1~18_combout\ & (\osd|hs_high\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(9),
	datab => \osd|hs_low\(9),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[9]~0_combout\);

-- Location: LCCOMB_X30_Y27_N10
\osd|h_dsp_width[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[8]~1_combout\ = (\osd|LessThan1~18_combout\ & ((\osd|hs_low\(8)))) # (!\osd|LessThan1~18_combout\ & (\osd|hs_high\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|hs_high\(8),
	datac => \osd|hs_low\(8),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[8]~1_combout\);

-- Location: LCCOMB_X30_Y27_N6
\osd|h_dsp_width[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[7]~2_combout\ = (\osd|LessThan1~18_combout\ & ((\osd|hs_low\(7)))) # (!\osd|LessThan1~18_combout\ & (\osd|hs_high\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|hs_high\(7),
	datac => \osd|hs_low\(7),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[7]~2_combout\);

-- Location: LCCOMB_X30_Y27_N4
\osd|h_dsp_width[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[6]~3_combout\ = (\osd|LessThan1~18_combout\ & (\osd|hs_low\(6))) # (!\osd|LessThan1~18_combout\ & ((\osd|hs_high\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|hs_low\(6),
	datac => \osd|hs_high\(6),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[6]~3_combout\);

-- Location: LCCOMB_X31_Y27_N28
\osd|h_dsp_width[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[5]~4_combout\ = (\osd|LessThan1~18_combout\ & ((\osd|hs_low\(5)))) # (!\osd|LessThan1~18_combout\ & (\osd|hs_high\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(5),
	datab => \osd|hs_low\(5),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[5]~4_combout\);

-- Location: LCCOMB_X30_Y27_N2
\osd|h_dsp_width[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[4]~5_combout\ = (\osd|LessThan1~18_combout\ & (\osd|hs_low\(4))) # (!\osd|LessThan1~18_combout\ & ((\osd|hs_high\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(4),
	datab => \osd|hs_high\(4),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[4]~5_combout\);

-- Location: LCCOMB_X31_Y27_N22
\osd|h_dsp_width[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[3]~6_combout\ = (\osd|LessThan1~18_combout\ & ((\osd|hs_low\(3)))) # (!\osd|LessThan1~18_combout\ & (\osd|hs_high\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_high\(3),
	datab => \osd|hs_low\(3),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[3]~6_combout\);

-- Location: LCCOMB_X31_Y27_N0
\osd|h_dsp_width[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[2]~7_combout\ = (\osd|LessThan1~18_combout\ & (\osd|hs_low\(2))) # (!\osd|LessThan1~18_combout\ & ((\osd|hs_high\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|hs_low\(2),
	datac => \osd|hs_high\(2),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[2]~7_combout\);

-- Location: LCCOMB_X31_Y27_N4
\osd|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~0_combout\ = \osd|h_dsp_width[2]~7_combout\ $ (VCC)
-- \osd|Add4~1\ = CARRY(\osd|h_dsp_width[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_dsp_width[2]~7_combout\,
	datad => VCC,
	combout => \osd|Add4~0_combout\,
	cout => \osd|Add4~1\);

-- Location: LCCOMB_X31_Y27_N6
\osd|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~2_combout\ = (\osd|h_dsp_width[3]~6_combout\ & (!\osd|Add4~1\)) # (!\osd|h_dsp_width[3]~6_combout\ & ((\osd|Add4~1\) # (GND)))
-- \osd|Add4~3\ = CARRY((!\osd|Add4~1\) # (!\osd|h_dsp_width[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[3]~6_combout\,
	datad => VCC,
	cin => \osd|Add4~1\,
	combout => \osd|Add4~2_combout\,
	cout => \osd|Add4~3\);

-- Location: LCCOMB_X31_Y27_N8
\osd|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~4_combout\ = (\osd|h_dsp_width[4]~5_combout\ & ((GND) # (!\osd|Add4~3\))) # (!\osd|h_dsp_width[4]~5_combout\ & (\osd|Add4~3\ $ (GND)))
-- \osd|Add4~5\ = CARRY((\osd|h_dsp_width[4]~5_combout\) # (!\osd|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[4]~5_combout\,
	datad => VCC,
	cin => \osd|Add4~3\,
	combout => \osd|Add4~4_combout\,
	cout => \osd|Add4~5\);

-- Location: LCCOMB_X31_Y27_N10
\osd|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~6_combout\ = (\osd|h_dsp_width[5]~4_combout\ & (!\osd|Add4~5\)) # (!\osd|h_dsp_width[5]~4_combout\ & ((\osd|Add4~5\) # (GND)))
-- \osd|Add4~7\ = CARRY((!\osd|Add4~5\) # (!\osd|h_dsp_width[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_dsp_width[5]~4_combout\,
	datad => VCC,
	cin => \osd|Add4~5\,
	combout => \osd|Add4~6_combout\,
	cout => \osd|Add4~7\);

-- Location: LCCOMB_X31_Y27_N12
\osd|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~8_combout\ = (\osd|h_dsp_width[6]~3_combout\ & (\osd|Add4~7\ $ (GND))) # (!\osd|h_dsp_width[6]~3_combout\ & (!\osd|Add4~7\ & VCC))
-- \osd|Add4~9\ = CARRY((\osd|h_dsp_width[6]~3_combout\ & !\osd|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_dsp_width[6]~3_combout\,
	datad => VCC,
	cin => \osd|Add4~7\,
	combout => \osd|Add4~8_combout\,
	cout => \osd|Add4~9\);

-- Location: LCCOMB_X31_Y27_N14
\osd|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~10_combout\ = (\osd|h_dsp_width[7]~2_combout\ & (!\osd|Add4~9\)) # (!\osd|h_dsp_width[7]~2_combout\ & ((\osd|Add4~9\) # (GND)))
-- \osd|Add4~11\ = CARRY((!\osd|Add4~9\) # (!\osd|h_dsp_width[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|h_dsp_width[7]~2_combout\,
	datad => VCC,
	cin => \osd|Add4~9\,
	combout => \osd|Add4~10_combout\,
	cout => \osd|Add4~11\);

-- Location: LCCOMB_X31_Y27_N16
\osd|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~12_combout\ = (\osd|h_dsp_width[8]~1_combout\ & (\osd|Add4~11\ $ (GND))) # (!\osd|h_dsp_width[8]~1_combout\ & (!\osd|Add4~11\ & VCC))
-- \osd|Add4~13\ = CARRY((\osd|h_dsp_width[8]~1_combout\ & !\osd|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[8]~1_combout\,
	datad => VCC,
	cin => \osd|Add4~11\,
	combout => \osd|Add4~12_combout\,
	cout => \osd|Add4~13\);

-- Location: LCCOMB_X31_Y27_N18
\osd|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~14_combout\ = (\osd|h_dsp_width[9]~0_combout\ & (!\osd|Add4~13\)) # (!\osd|h_dsp_width[9]~0_combout\ & ((\osd|Add4~13\) # (GND)))
-- \osd|Add4~15\ = CARRY((!\osd|Add4~13\) # (!\osd|h_dsp_width[9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[9]~0_combout\,
	datad => VCC,
	cin => \osd|Add4~13\,
	combout => \osd|Add4~14_combout\,
	cout => \osd|Add4~15\);

-- Location: LCCOMB_X30_Y27_N8
\osd|h_dsp_width[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_dsp_width[1]~8_combout\ = (\osd|LessThan1~18_combout\ & (\osd|hs_low\(1))) # (!\osd|LessThan1~18_combout\ & ((\osd|hs_high\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(1),
	datab => \osd|hs_high\(1),
	datad => \osd|LessThan1~18_combout\,
	combout => \osd|h_dsp_width[1]~8_combout\);

-- Location: LCCOMB_X28_Y27_N0
\osd|Add7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~0_combout\ = \osd|h_dsp_width[1]~8_combout\ $ (VCC)
-- \osd|Add7~1\ = CARRY(\osd|h_dsp_width[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[1]~8_combout\,
	datad => VCC,
	combout => \osd|Add7~0_combout\,
	cout => \osd|Add7~1\);

-- Location: LCCOMB_X28_Y27_N2
\osd|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~2_combout\ = (\osd|Add4~0_combout\ & (\osd|Add7~1\ & VCC)) # (!\osd|Add4~0_combout\ & (!\osd|Add7~1\))
-- \osd|Add7~3\ = CARRY((!\osd|Add4~0_combout\ & !\osd|Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~0_combout\,
	datad => VCC,
	cin => \osd|Add7~1\,
	combout => \osd|Add7~2_combout\,
	cout => \osd|Add7~3\);

-- Location: LCCOMB_X28_Y27_N4
\osd|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~4_combout\ = (\osd|Add4~2_combout\ & ((GND) # (!\osd|Add7~3\))) # (!\osd|Add4~2_combout\ & (\osd|Add7~3\ $ (GND)))
-- \osd|Add7~5\ = CARRY((\osd|Add4~2_combout\) # (!\osd|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~2_combout\,
	datad => VCC,
	cin => \osd|Add7~3\,
	combout => \osd|Add7~4_combout\,
	cout => \osd|Add7~5\);

-- Location: LCCOMB_X28_Y27_N6
\osd|Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~6_combout\ = (\osd|Add4~4_combout\ & (\osd|Add7~5\ & VCC)) # (!\osd|Add4~4_combout\ & (!\osd|Add7~5\))
-- \osd|Add7~7\ = CARRY((!\osd|Add4~4_combout\ & !\osd|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add4~4_combout\,
	datad => VCC,
	cin => \osd|Add7~5\,
	combout => \osd|Add7~6_combout\,
	cout => \osd|Add7~7\);

-- Location: LCCOMB_X28_Y27_N8
\osd|Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~8_combout\ = (\osd|Add4~6_combout\ & ((GND) # (!\osd|Add7~7\))) # (!\osd|Add4~6_combout\ & (\osd|Add7~7\ $ (GND)))
-- \osd|Add7~9\ = CARRY((\osd|Add4~6_combout\) # (!\osd|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~6_combout\,
	datad => VCC,
	cin => \osd|Add7~7\,
	combout => \osd|Add7~8_combout\,
	cout => \osd|Add7~9\);

-- Location: LCCOMB_X28_Y27_N10
\osd|Add7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~10_combout\ = (\osd|Add4~8_combout\ & (\osd|Add7~9\ & VCC)) # (!\osd|Add4~8_combout\ & (!\osd|Add7~9\))
-- \osd|Add7~11\ = CARRY((!\osd|Add4~8_combout\ & !\osd|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~8_combout\,
	datad => VCC,
	cin => \osd|Add7~9\,
	combout => \osd|Add7~10_combout\,
	cout => \osd|Add7~11\);

-- Location: LCCOMB_X28_Y27_N12
\osd|Add7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~12_combout\ = (\osd|Add4~10_combout\ & ((GND) # (!\osd|Add7~11\))) # (!\osd|Add4~10_combout\ & (\osd|Add7~11\ $ (GND)))
-- \osd|Add7~13\ = CARRY((\osd|Add4~10_combout\) # (!\osd|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add4~10_combout\,
	datad => VCC,
	cin => \osd|Add7~11\,
	combout => \osd|Add7~12_combout\,
	cout => \osd|Add7~13\);

-- Location: LCCOMB_X28_Y27_N14
\osd|Add7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~14_combout\ = (\osd|Add4~12_combout\ & (!\osd|Add7~13\)) # (!\osd|Add4~12_combout\ & (\osd|Add7~13\ & VCC))
-- \osd|Add7~15\ = CARRY((\osd|Add4~12_combout\ & !\osd|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add4~12_combout\,
	datad => VCC,
	cin => \osd|Add7~13\,
	combout => \osd|Add7~14_combout\,
	cout => \osd|Add7~15\);

-- Location: LCCOMB_X28_Y27_N16
\osd|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~16_combout\ = (\osd|Add7~15\ & (\osd|Add4~14_combout\ $ (\osd|Add4~12_combout\ $ (VCC)))) # (!\osd|Add7~15\ & ((\osd|Add4~14_combout\ $ (\osd|Add4~12_combout\)) # (GND)))
-- \osd|Add7~17\ = CARRY((\osd|Add4~14_combout\ $ (\osd|Add4~12_combout\)) # (!\osd|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~14_combout\,
	datab => \osd|Add4~12_combout\,
	datad => VCC,
	cin => \osd|Add7~15\,
	combout => \osd|Add7~16_combout\,
	cout => \osd|Add7~17\);

-- Location: LCCOMB_X31_Y27_N20
\osd|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add4~16_combout\ = !\osd|Add4~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \osd|Add4~15\,
	combout => \osd|Add4~16_combout\);

-- Location: LCCOMB_X31_Y27_N30
\osd|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add5~0_combout\ = (\osd|Add4~12_combout\ & \osd|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add4~12_combout\,
	datad => \osd|Add4~14_combout\,
	combout => \osd|Add5~0_combout\);

-- Location: LCCOMB_X28_Y27_N18
\osd|Add7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add7~18_combout\ = \osd|Add4~16_combout\ $ (\osd|Add7~17\ $ (!\osd|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~16_combout\,
	datad => \osd|Add5~0_combout\,
	cin => \osd|Add7~17\,
	combout => \osd|Add7~18_combout\);

-- Location: LCCOMB_X28_Y27_N26
\osd|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~0_combout\ = (\osd|h_cnt\(8) & (\osd|Add7~16_combout\ & (\osd|h_cnt\(9) $ (!\osd|Add7~18_combout\)))) # (!\osd|h_cnt\(8) & (!\osd|Add7~16_combout\ & (\osd|h_cnt\(9) $ (!\osd|Add7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(8),
	datab => \osd|Add7~16_combout\,
	datac => \osd|h_cnt\(9),
	datad => \osd|Add7~18_combout\,
	combout => \osd|Equal5~0_combout\);

-- Location: LCCOMB_X29_Y27_N2
\osd|h_osd_active~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~0_combout\ = (\osd|h_osd_active~q\ & (\osd|LessThan1~18_combout\ $ (!\osd_hs~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|LessThan1~18_combout\,
	datac => \osd|h_osd_active~q\,
	datad => \osd_hs~combout\,
	combout => \osd|h_osd_active~0_combout\);

-- Location: LCCOMB_X28_Y27_N28
\osd|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~1_combout\ = (\osd|Add7~12_combout\ & (\osd|h_cnt\(6) & (\osd|h_cnt\(5) $ (!\osd|Add7~10_combout\)))) # (!\osd|Add7~12_combout\ & (!\osd|h_cnt\(6) & (\osd|h_cnt\(5) $ (!\osd|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add7~12_combout\,
	datab => \osd|h_cnt\(6),
	datac => \osd|h_cnt\(5),
	datad => \osd|Add7~10_combout\,
	combout => \osd|Equal5~1_combout\);

-- Location: LCCOMB_X29_Y27_N26
\osd|Equal5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~2_combout\ = (\osd|Add7~0_combout\ & (\osd|h_cnt\(0) & (\osd|h_cnt\(1) $ (!\osd|Add7~2_combout\)))) # (!\osd|Add7~0_combout\ & (!\osd|h_cnt\(0) & (\osd|h_cnt\(1) $ (!\osd|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add7~0_combout\,
	datab => \osd|h_cnt\(0),
	datac => \osd|h_cnt\(1),
	datad => \osd|Add7~2_combout\,
	combout => \osd|Equal5~2_combout\);

-- Location: LCCOMB_X29_Y27_N24
\osd|Equal5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~3_combout\ = (\osd|h_cnt\(3) & (\osd|Add7~6_combout\ & (\osd|h_cnt\(2) $ (!\osd|Add7~4_combout\)))) # (!\osd|h_cnt\(3) & (!\osd|Add7~6_combout\ & (\osd|h_cnt\(2) $ (!\osd|Add7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(3),
	datab => \osd|h_cnt\(2),
	datac => \osd|Add7~6_combout\,
	datad => \osd|Add7~4_combout\,
	combout => \osd|Equal5~3_combout\);

-- Location: LCCOMB_X29_Y27_N6
\osd|Equal5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~4_combout\ = (\osd|Equal5~2_combout\ & (\osd|Equal5~3_combout\ & (\osd|h_cnt\(4) $ (!\osd|Add7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Equal5~2_combout\,
	datab => \osd|h_cnt\(4),
	datac => \osd|Add7~8_combout\,
	datad => \osd|Equal5~3_combout\,
	combout => \osd|Equal5~4_combout\);

-- Location: LCCOMB_X28_Y27_N22
\osd|Equal5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal5~5_combout\ = (\osd|Equal5~1_combout\ & (\osd|Equal5~4_combout\ & (\osd|h_cnt\(7) $ (!\osd|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(7),
	datab => \osd|Add7~14_combout\,
	datac => \osd|Equal5~1_combout\,
	datad => \osd|Equal5~4_combout\,
	combout => \osd|Equal5~5_combout\);

-- Location: LCCOMB_X32_Y27_N30
\osd|h_osd_active~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~5_combout\ = (\osd|h_cnt\(6) & (\osd|Add4~10_combout\ & (\osd|h_cnt\(7) $ (\osd|Add4~12_combout\)))) # (!\osd|h_cnt\(6) & (!\osd|Add4~10_combout\ & (\osd|h_cnt\(7) $ (\osd|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(6),
	datab => \osd|h_cnt\(7),
	datac => \osd|Add4~12_combout\,
	datad => \osd|Add4~10_combout\,
	combout => \osd|h_osd_active~5_combout\);

-- Location: LCCOMB_X28_Y27_N30
\osd|h_osd_active~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~6_combout\ = (\osd|h_osd_active~5_combout\ & (\osd|h_cnt\(8) $ (\osd|Add4~12_combout\ $ (\osd|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(8),
	datab => \osd|Add4~12_combout\,
	datac => \osd|Add4~14_combout\,
	datad => \osd|h_osd_active~5_combout\,
	combout => \osd|h_osd_active~6_combout\);

-- Location: LCCOMB_X31_Y27_N24
\osd|h_osd_active~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~4_combout\ = (\osd|Add4~6_combout\ & (\osd|h_cnt\(4) & (\osd|h_cnt\(5) $ (!\osd|Add4~8_combout\)))) # (!\osd|Add4~6_combout\ & (!\osd|h_cnt\(4) & (\osd|h_cnt\(5) $ (!\osd|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~6_combout\,
	datab => \osd|h_cnt\(4),
	datac => \osd|h_cnt\(5),
	datad => \osd|Add4~8_combout\,
	combout => \osd|h_osd_active~4_combout\);

-- Location: LCCOMB_X31_Y27_N26
\osd|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal4~0_combout\ = \osd|h_cnt\(9) $ (\osd|Add4~16_combout\ $ (((\osd|Add4~12_combout\) # (\osd|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(9),
	datab => \osd|Add4~12_combout\,
	datac => \osd|Add4~14_combout\,
	datad => \osd|Add4~16_combout\,
	combout => \osd|Equal4~0_combout\);

-- Location: LCCOMB_X29_Y27_N22
\osd|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Equal4~1_combout\ = \osd|h_cnt\(0) $ (((\osd|LessThan1~18_combout\ & (\osd|hs_low\(1))) # (!\osd|LessThan1~18_combout\ & ((\osd|hs_high\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|hs_low\(1),
	datab => \osd|LessThan1~18_combout\,
	datac => \osd|hs_high\(1),
	datad => \osd|h_cnt\(0),
	combout => \osd|Equal4~1_combout\);

-- Location: LCCOMB_X31_Y27_N2
\osd|h_osd_active~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~2_combout\ = (\osd|h_cnt\(3) & (\osd|Add4~4_combout\ & (\osd|h_cnt\(2) $ (!\osd|Add4~2_combout\)))) # (!\osd|h_cnt\(3) & (!\osd|Add4~4_combout\ & (\osd|h_cnt\(2) $ (!\osd|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(3),
	datab => \osd|Add4~4_combout\,
	datac => \osd|h_cnt\(2),
	datad => \osd|Add4~2_combout\,
	combout => \osd|h_osd_active~2_combout\);

-- Location: LCCOMB_X29_Y27_N18
\osd|h_osd_active~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~1_combout\ = (\osd|LessThan1~18_combout\ & (!\osd_hs~combout\ & (\osd|Add4~0_combout\ $ (!\osd|h_cnt\(1))))) # (!\osd|LessThan1~18_combout\ & (\osd_hs~combout\ & (\osd|Add4~0_combout\ $ (!\osd|h_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|LessThan1~18_combout\,
	datab => \osd|Add4~0_combout\,
	datac => \osd|h_cnt\(1),
	datad => \osd_hs~combout\,
	combout => \osd|h_osd_active~1_combout\);

-- Location: LCCOMB_X29_Y27_N28
\osd|h_osd_active~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~3_combout\ = (\osd|Equal4~0_combout\ & (!\osd|Equal4~1_combout\ & (\osd|h_osd_active~2_combout\ & \osd|h_osd_active~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Equal4~0_combout\,
	datab => \osd|Equal4~1_combout\,
	datac => \osd|h_osd_active~2_combout\,
	datad => \osd|h_osd_active~1_combout\,
	combout => \osd|h_osd_active~3_combout\);

-- Location: LCCOMB_X28_Y27_N24
\osd|h_osd_active~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~7_combout\ = (\osd|h_osd_active~q\) # ((\osd|h_osd_active~6_combout\ & (\osd|h_osd_active~4_combout\ & \osd|h_osd_active~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_osd_active~6_combout\,
	datab => \osd|h_osd_active~4_combout\,
	datac => \osd|h_osd_active~q\,
	datad => \osd|h_osd_active~3_combout\,
	combout => \osd|h_osd_active~7_combout\);

-- Location: LCCOMB_X28_Y27_N20
\osd|h_osd_active~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|h_osd_active~8_combout\ = (\osd|h_osd_active~0_combout\) # ((\osd|h_osd_active~7_combout\ & ((!\osd|Equal5~5_combout\) # (!\osd|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Equal5~0_combout\,
	datab => \osd|h_osd_active~0_combout\,
	datac => \osd|Equal5~5_combout\,
	datad => \osd|h_osd_active~7_combout\,
	combout => \osd|h_osd_active~8_combout\);

-- Location: FF_X28_Y27_N21
\osd|h_osd_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \osd_clk~clkctrl_outclk\,
	d => \osd|h_osd_active~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|h_osd_active~q\);

-- Location: LCCOMB_X36_Y30_N8
\osd|osd_de~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|osd_de~0_combout\ = (\osd|osd_enable~q\ & (\osd|v_osd_active~q\ & \osd|h_osd_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|h_osd_active~q\,
	combout => \osd|osd_de~0_combout\);

-- Location: LCCOMB_X35_Y30_N8
\osd|red_out[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[0]~8_combout\ = (!\user_io|but_sw\(4) & (\scandoubler|r_out\(3) & \osd|osd_de~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \user_io|but_sw\(4),
	datac => \scandoubler|r_out\(3),
	datad => \osd|osd_de~0_combout\,
	combout => \osd|red_out[0]~8_combout\);

-- Location: LCCOMB_X36_Y27_N6
\scandoubler|r_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|r_out~1_combout\ = (\scandoubler|scanline~q\ & ((\user_io|status\(1) & ((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\))) # (!\user_io|status\(1) & (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\)))) # 
-- (!\scandoubler|scanline~q\ & (((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|scanline~q\,
	datab => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\,
	datac => \user_io|status\(1),
	datad => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a4\,
	combout => \scandoubler|r_out~1_combout\);

-- Location: FF_X36_Y27_N7
\scandoubler|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|r_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|r_out\(4));

-- Location: LCCOMB_X35_Y30_N2
\osd|red_out[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[4]~9_combout\ = (\user_io|but_sw\(4) & ((\vga|pixel\(5)))) # (!\user_io|but_sw\(4) & (\scandoubler|r_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \user_io|but_sw\(4),
	datac => \scandoubler|r_out\(4),
	datad => \vga|pixel\(5),
	combout => \osd|red_out[4]~9_combout\);

-- Location: LCCOMB_X36_Y30_N18
\osd|red_out[1]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[1]~15_combout\ = (\osd|osd_enable~q\ & (\osd|h_osd_active~q\ & (\osd|v_osd_active~q\ & \osd|red_out[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|h_osd_active~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|red_out[4]~9_combout\,
	combout => \osd|red_out[1]~15_combout\);

-- Location: LCCOMB_X36_Y27_N0
\scandoubler|r_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|r_out~2_combout\ = (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\ & ((\user_io|status\(1)) # (!\scandoubler|scanline~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a5\,
	datac => \scandoubler|scanline~q\,
	datad => \user_io|status\(1),
	combout => \scandoubler|r_out~2_combout\);

-- Location: FF_X36_Y27_N1
\scandoubler|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|r_out\(5));

-- Location: LCCOMB_X36_Y30_N22
\osd|red_out[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[5]~10_combout\ = (\user_io|but_sw\(4) & (\vga|pixel\(5))) # (!\user_io|but_sw\(4) & ((\scandoubler|r_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|pixel\(5),
	datac => \user_io|but_sw\(4),
	datad => \scandoubler|r_out\(5),
	combout => \osd|red_out[5]~10_combout\);

-- Location: LCCOMB_X36_Y30_N28
\osd|red_out[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[2]~16_combout\ = (\osd|osd_enable~q\ & (\osd|v_osd_active~q\ & (\osd|red_out[5]~10_combout\ & \osd|h_osd_active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|v_osd_active~q\,
	datac => \osd|red_out[5]~10_combout\,
	datad => \osd|h_osd_active~q\,
	combout => \osd|red_out[2]~16_combout\);

-- Location: LCCOMB_X36_Y27_N18
\osd|red_out[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[3]~11_combout\ = (\osd|osd_de~0_combout\) # ((!\user_io|but_sw\(4) & \scandoubler|r_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|but_sw\(4),
	datab => \scandoubler|r_out\(3),
	datad => \osd|osd_de~0_combout\,
	combout => \osd|red_out[3]~11_combout\);

-- Location: LCCOMB_X34_Y29_N0
\osd|Add13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~1_cout\ = CARRY((\osd|v_cnt\(0)) # (!\osd|v_dsp_width[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[1]~1_combout\,
	datab => \osd|v_cnt\(0),
	datad => VCC,
	cout => \osd|Add13~1_cout\);

-- Location: LCCOMB_X34_Y29_N2
\osd|Add13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~2_combout\ = (\osd|v_dsp_width[2]~0_combout\ & ((\osd|v_cnt\(1) & (!\osd|Add13~1_cout\)) # (!\osd|v_cnt\(1) & ((\osd|Add13~1_cout\) # (GND))))) # (!\osd|v_dsp_width[2]~0_combout\ & ((\osd|v_cnt\(1) & (\osd|Add13~1_cout\ & VCC)) # 
-- (!\osd|v_cnt\(1) & (!\osd|Add13~1_cout\))))
-- \osd|Add13~3\ = CARRY((\osd|v_dsp_width[2]~0_combout\ & ((!\osd|Add13~1_cout\) # (!\osd|v_cnt\(1)))) # (!\osd|v_dsp_width[2]~0_combout\ & (!\osd|v_cnt\(1) & !\osd|Add13~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[2]~0_combout\,
	datab => \osd|v_cnt\(1),
	datad => VCC,
	cin => \osd|Add13~1_cout\,
	combout => \osd|Add13~2_combout\,
	cout => \osd|Add13~3\);

-- Location: LCCOMB_X32_Y29_N28
\osd|cmd[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cmd[3]~feeder_combout\ = \osd|sbuf\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|sbuf\(2),
	combout => \osd|cmd[3]~feeder_combout\);

-- Location: FF_X32_Y29_N29
\osd|cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cmd[3]~feeder_combout\,
	ena => \osd|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cmd\(3));

-- Location: LCCOMB_X32_Y29_N6
\osd|cmd[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cmd[6]~feeder_combout\ = \osd|sbuf\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \osd|sbuf\(5),
	combout => \osd|cmd[6]~feeder_combout\);

-- Location: FF_X32_Y29_N7
\osd|cmd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cmd[6]~feeder_combout\,
	ena => \osd|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cmd\(6));

-- Location: LCCOMB_X32_Y29_N20
\osd|cmd[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cmd[5]~feeder_combout\ = \osd|sbuf\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \osd|sbuf\(4),
	combout => \osd|cmd[5]~feeder_combout\);

-- Location: FF_X32_Y29_N21
\osd|cmd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cmd[5]~feeder_combout\,
	ena => \osd|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cmd\(5));

-- Location: FF_X32_Y29_N15
\osd|cmd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	asdata => \osd|sbuf\(6),
	sload => VCC,
	ena => \osd|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cmd\(7));

-- Location: LCCOMB_X32_Y29_N18
\osd|cmd[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|cmd[4]~feeder_combout\ = \osd|sbuf\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \osd|sbuf\(3),
	combout => \osd|cmd[4]~feeder_combout\);

-- Location: FF_X32_Y29_N19
\osd|cmd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|cmd[4]~feeder_combout\,
	ena => \osd|cmd[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|cmd\(4));

-- Location: LCCOMB_X32_Y29_N14
\osd|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always0~0_combout\ = (!\osd|cmd\(6) & (\osd|cmd\(5) & (!\osd|cmd\(7) & !\osd|cmd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cmd\(6),
	datab => \osd|cmd\(5),
	datac => \osd|cmd\(7),
	datad => \osd|cmd\(4),
	combout => \osd|always0~0_combout\);

-- Location: LCCOMB_X32_Y29_N10
\osd|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|always0~1_combout\ = (\osd|cnt\(3) & (!\osd|cmd\(3) & (\osd|always0~0_combout\ & \osd|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cnt\(3),
	datab => \osd|cmd\(3),
	datac => \osd|always0~0_combout\,
	datad => \osd|Equal0~0_combout\,
	combout => \osd|always0~1_combout\);

-- Location: LCCOMB_X32_Y29_N8
\osd|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|comb~0_combout\ = (!\SPI_SS3~input_o\ & \osd|always0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_SS3~input_o\,
	datad => \osd|always0~1_combout\,
	combout => \osd|comb~0_combout\);

-- Location: LCCOMB_X30_Y29_N6
\osd|bcnt[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[0]~11_combout\ = \osd|bcnt\(0) $ (VCC)
-- \osd|bcnt[0]~12\ = CARRY(\osd|bcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|bcnt\(0),
	datad => VCC,
	combout => \osd|bcnt[0]~11_combout\,
	cout => \osd|bcnt[0]~12\);

-- Location: LCCOMB_X30_Y29_N2
\osd|bcnt[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[4]~13_combout\ = (\osd|Equal0~0_combout\ & (((!\osd|cmd\(3) & \osd|always0~0_combout\)) # (!\osd|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|cmd\(3),
	datab => \osd|cnt\(3),
	datac => \osd|always0~0_combout\,
	datad => \osd|Equal0~0_combout\,
	combout => \osd|bcnt[4]~13_combout\);

-- Location: FF_X30_Y29_N7
\osd|bcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[0]~11_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(0));

-- Location: LCCOMB_X30_Y29_N8
\osd|bcnt[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[1]~14_combout\ = (\osd|bcnt\(1) & (!\osd|bcnt[0]~12\)) # (!\osd|bcnt\(1) & ((\osd|bcnt[0]~12\) # (GND)))
-- \osd|bcnt[1]~15\ = CARRY((!\osd|bcnt[0]~12\) # (!\osd|bcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(1),
	datad => VCC,
	cin => \osd|bcnt[0]~12\,
	combout => \osd|bcnt[1]~14_combout\,
	cout => \osd|bcnt[1]~15\);

-- Location: FF_X30_Y29_N9
\osd|bcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[1]~14_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(1));

-- Location: LCCOMB_X30_Y29_N10
\osd|bcnt[2]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[2]~16_combout\ = (\osd|bcnt\(2) & (\osd|bcnt[1]~15\ $ (GND))) # (!\osd|bcnt\(2) & (!\osd|bcnt[1]~15\ & VCC))
-- \osd|bcnt[2]~17\ = CARRY((\osd|bcnt\(2) & !\osd|bcnt[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|bcnt\(2),
	datad => VCC,
	cin => \osd|bcnt[1]~15\,
	combout => \osd|bcnt[2]~16_combout\,
	cout => \osd|bcnt[2]~17\);

-- Location: FF_X30_Y29_N11
\osd|bcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[2]~16_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(2));

-- Location: LCCOMB_X30_Y29_N12
\osd|bcnt[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[3]~18_combout\ = (\osd|bcnt\(3) & (!\osd|bcnt[2]~17\)) # (!\osd|bcnt\(3) & ((\osd|bcnt[2]~17\) # (GND)))
-- \osd|bcnt[3]~19\ = CARRY((!\osd|bcnt[2]~17\) # (!\osd|bcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|bcnt\(3),
	datad => VCC,
	cin => \osd|bcnt[2]~17\,
	combout => \osd|bcnt[3]~18_combout\,
	cout => \osd|bcnt[3]~19\);

-- Location: FF_X30_Y29_N13
\osd|bcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[3]~18_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(3));

-- Location: LCCOMB_X30_Y29_N14
\osd|bcnt[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[4]~20_combout\ = (\osd|bcnt\(4) & (\osd|bcnt[3]~19\ $ (GND))) # (!\osd|bcnt\(4) & (!\osd|bcnt[3]~19\ & VCC))
-- \osd|bcnt[4]~21\ = CARRY((\osd|bcnt\(4) & !\osd|bcnt[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(4),
	datad => VCC,
	cin => \osd|bcnt[3]~19\,
	combout => \osd|bcnt[4]~20_combout\,
	cout => \osd|bcnt[4]~21\);

-- Location: FF_X30_Y29_N15
\osd|bcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[4]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(4));

-- Location: LCCOMB_X30_Y29_N16
\osd|bcnt[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[5]~22_combout\ = (\osd|bcnt\(5) & (!\osd|bcnt[4]~21\)) # (!\osd|bcnt\(5) & ((\osd|bcnt[4]~21\) # (GND)))
-- \osd|bcnt[5]~23\ = CARRY((!\osd|bcnt[4]~21\) # (!\osd|bcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(5),
	datad => VCC,
	cin => \osd|bcnt[4]~21\,
	combout => \osd|bcnt[5]~22_combout\,
	cout => \osd|bcnt[5]~23\);

-- Location: FF_X30_Y29_N17
\osd|bcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[5]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(5));

-- Location: LCCOMB_X30_Y29_N18
\osd|bcnt[6]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[6]~24_combout\ = (\osd|bcnt\(6) & (\osd|bcnt[5]~23\ $ (GND))) # (!\osd|bcnt\(6) & (!\osd|bcnt[5]~23\ & VCC))
-- \osd|bcnt[6]~25\ = CARRY((\osd|bcnt\(6) & !\osd|bcnt[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(6),
	datad => VCC,
	cin => \osd|bcnt[5]~23\,
	combout => \osd|bcnt[6]~24_combout\,
	cout => \osd|bcnt[6]~25\);

-- Location: FF_X30_Y29_N19
\osd|bcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[6]~24_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(6));

-- Location: LCCOMB_X30_Y29_N20
\osd|bcnt[7]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[7]~26_combout\ = (\osd|bcnt\(7) & (!\osd|bcnt[6]~25\)) # (!\osd|bcnt\(7) & ((\osd|bcnt[6]~25\) # (GND)))
-- \osd|bcnt[7]~27\ = CARRY((!\osd|bcnt[6]~25\) # (!\osd|bcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(7),
	datad => VCC,
	cin => \osd|bcnt[6]~25\,
	combout => \osd|bcnt[7]~26_combout\,
	cout => \osd|bcnt[7]~27\);

-- Location: FF_X30_Y29_N21
\osd|bcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[7]~26_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(7));

-- Location: LCCOMB_X30_Y29_N22
\osd|bcnt[8]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[8]~28_combout\ = (\osd|bcnt\(8) & (\osd|bcnt[7]~27\ $ (GND))) # (!\osd|bcnt\(8) & (!\osd|bcnt[7]~27\ & VCC))
-- \osd|bcnt[8]~29\ = CARRY((\osd|bcnt\(8) & !\osd|bcnt[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|bcnt\(8),
	datad => VCC,
	cin => \osd|bcnt[7]~27\,
	combout => \osd|bcnt[8]~28_combout\,
	cout => \osd|bcnt[8]~29\);

-- Location: FF_X30_Y29_N23
\osd|bcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[8]~28_combout\,
	asdata => \SPI_DI~input_o\,
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(8));

-- Location: LCCOMB_X30_Y29_N24
\osd|bcnt[9]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[9]~30_combout\ = (\osd|bcnt\(9) & (!\osd|bcnt[8]~29\)) # (!\osd|bcnt\(9) & ((\osd|bcnt[8]~29\) # (GND)))
-- \osd|bcnt[9]~31\ = CARRY((!\osd|bcnt[8]~29\) # (!\osd|bcnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|bcnt\(9),
	datad => VCC,
	cin => \osd|bcnt[8]~29\,
	combout => \osd|bcnt[9]~30_combout\,
	cout => \osd|bcnt[9]~31\);

-- Location: FF_X30_Y29_N25
\osd|bcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[9]~30_combout\,
	asdata => \osd|sbuf\(0),
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(9));

-- Location: LCCOMB_X30_Y29_N26
\osd|bcnt[10]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|bcnt[10]~32_combout\ = \osd|bcnt\(10) $ (!\osd|bcnt[9]~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|bcnt\(10),
	cin => \osd|bcnt[9]~31\,
	combout => \osd|bcnt[10]~32_combout\);

-- Location: FF_X30_Y29_N27
\osd|bcnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SPI_SCK~inputclkctrl_outclk\,
	d => \osd|bcnt[10]~32_combout\,
	asdata => \osd|sbuf\(1),
	clrn => \ALT_INV_SPI_SS3~inputclkctrl_outclk\,
	sload => \osd|ALT_INV_always0~1_combout\,
	ena => \osd|bcnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \osd|bcnt\(10));

-- Location: LCCOMB_X32_Y27_N0
\osd|Add11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~0_combout\ = (\osd|h_dsp_width[1]~8_combout\ & (\osd|h_cnt\(0) & VCC)) # (!\osd|h_dsp_width[1]~8_combout\ & (\osd|h_cnt\(0) $ (VCC)))
-- \osd|Add11~1\ = CARRY((!\osd|h_dsp_width[1]~8_combout\ & \osd|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_dsp_width[1]~8_combout\,
	datab => \osd|h_cnt\(0),
	datad => VCC,
	combout => \osd|Add11~0_combout\,
	cout => \osd|Add11~1\);

-- Location: LCCOMB_X32_Y27_N2
\osd|Add11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~2_combout\ = (\osd|h_cnt\(1) & ((\osd|Add4~0_combout\ & (!\osd|Add11~1\)) # (!\osd|Add4~0_combout\ & (\osd|Add11~1\ & VCC)))) # (!\osd|h_cnt\(1) & ((\osd|Add4~0_combout\ & ((\osd|Add11~1\) # (GND))) # (!\osd|Add4~0_combout\ & 
-- (!\osd|Add11~1\))))
-- \osd|Add11~3\ = CARRY((\osd|h_cnt\(1) & (\osd|Add4~0_combout\ & !\osd|Add11~1\)) # (!\osd|h_cnt\(1) & ((\osd|Add4~0_combout\) # (!\osd|Add11~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(1),
	datab => \osd|Add4~0_combout\,
	datad => VCC,
	cin => \osd|Add11~1\,
	combout => \osd|Add11~2_combout\,
	cout => \osd|Add11~3\);

-- Location: LCCOMB_X32_Y27_N16
\osd|Add12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~0_combout\ = \osd|Add11~2_combout\ $ (VCC)
-- \osd|Add12~1\ = CARRY(\osd|Add11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~2_combout\,
	datad => VCC,
	combout => \osd|Add12~0_combout\,
	cout => \osd|Add12~1\);

-- Location: LCCOMB_X32_Y27_N4
\osd|Add11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~4_combout\ = ((\osd|h_cnt\(2) $ (\osd|Add4~2_combout\ $ (\osd|Add11~3\)))) # (GND)
-- \osd|Add11~5\ = CARRY((\osd|h_cnt\(2) & ((!\osd|Add11~3\) # (!\osd|Add4~2_combout\))) # (!\osd|h_cnt\(2) & (!\osd|Add4~2_combout\ & !\osd|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(2),
	datab => \osd|Add4~2_combout\,
	datad => VCC,
	cin => \osd|Add11~3\,
	combout => \osd|Add11~4_combout\,
	cout => \osd|Add11~5\);

-- Location: LCCOMB_X32_Y27_N18
\osd|Add12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~2_combout\ = (\osd|Add11~4_combout\ & (!\osd|Add12~1\)) # (!\osd|Add11~4_combout\ & ((\osd|Add12~1\) # (GND)))
-- \osd|Add12~3\ = CARRY((!\osd|Add12~1\) # (!\osd|Add11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~4_combout\,
	datad => VCC,
	cin => \osd|Add12~1\,
	combout => \osd|Add12~2_combout\,
	cout => \osd|Add12~3\);

-- Location: LCCOMB_X32_Y27_N6
\osd|Add11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~6_combout\ = (\osd|Add4~4_combout\ & ((\osd|h_cnt\(3) & (!\osd|Add11~5\)) # (!\osd|h_cnt\(3) & ((\osd|Add11~5\) # (GND))))) # (!\osd|Add4~4_combout\ & ((\osd|h_cnt\(3) & (\osd|Add11~5\ & VCC)) # (!\osd|h_cnt\(3) & (!\osd|Add11~5\))))
-- \osd|Add11~7\ = CARRY((\osd|Add4~4_combout\ & ((!\osd|Add11~5\) # (!\osd|h_cnt\(3)))) # (!\osd|Add4~4_combout\ & (!\osd|h_cnt\(3) & !\osd|Add11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~4_combout\,
	datab => \osd|h_cnt\(3),
	datad => VCC,
	cin => \osd|Add11~5\,
	combout => \osd|Add11~6_combout\,
	cout => \osd|Add11~7\);

-- Location: LCCOMB_X32_Y27_N20
\osd|Add12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~4_combout\ = (\osd|Add11~6_combout\ & (\osd|Add12~3\ $ (GND))) # (!\osd|Add11~6_combout\ & (!\osd|Add12~3\ & VCC))
-- \osd|Add12~5\ = CARRY((\osd|Add11~6_combout\ & !\osd|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~6_combout\,
	datad => VCC,
	cin => \osd|Add12~3\,
	combout => \osd|Add12~4_combout\,
	cout => \osd|Add12~5\);

-- Location: LCCOMB_X32_Y27_N8
\osd|Add11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~8_combout\ = ((\osd|Add4~6_combout\ $ (\osd|h_cnt\(4) $ (\osd|Add11~7\)))) # (GND)
-- \osd|Add11~9\ = CARRY((\osd|Add4~6_combout\ & (\osd|h_cnt\(4) & !\osd|Add11~7\)) # (!\osd|Add4~6_combout\ & ((\osd|h_cnt\(4)) # (!\osd|Add11~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~6_combout\,
	datab => \osd|h_cnt\(4),
	datad => VCC,
	cin => \osd|Add11~7\,
	combout => \osd|Add11~8_combout\,
	cout => \osd|Add11~9\);

-- Location: LCCOMB_X32_Y27_N22
\osd|Add12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~6_combout\ = (\osd|Add11~8_combout\ & (!\osd|Add12~5\)) # (!\osd|Add11~8_combout\ & ((\osd|Add12~5\) # (GND)))
-- \osd|Add12~7\ = CARRY((!\osd|Add12~5\) # (!\osd|Add11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add11~8_combout\,
	datad => VCC,
	cin => \osd|Add12~5\,
	combout => \osd|Add12~6_combout\,
	cout => \osd|Add12~7\);

-- Location: LCCOMB_X32_Y27_N10
\osd|Add11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~10_combout\ = (\osd|Add4~8_combout\ & ((\osd|h_cnt\(5) & (!\osd|Add11~9\)) # (!\osd|h_cnt\(5) & ((\osd|Add11~9\) # (GND))))) # (!\osd|Add4~8_combout\ & ((\osd|h_cnt\(5) & (\osd|Add11~9\ & VCC)) # (!\osd|h_cnt\(5) & (!\osd|Add11~9\))))
-- \osd|Add11~11\ = CARRY((\osd|Add4~8_combout\ & ((!\osd|Add11~9\) # (!\osd|h_cnt\(5)))) # (!\osd|Add4~8_combout\ & (!\osd|h_cnt\(5) & !\osd|Add11~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add4~8_combout\,
	datab => \osd|h_cnt\(5),
	datad => VCC,
	cin => \osd|Add11~9\,
	combout => \osd|Add11~10_combout\,
	cout => \osd|Add11~11\);

-- Location: LCCOMB_X32_Y27_N24
\osd|Add12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~8_combout\ = (\osd|Add11~10_combout\ & (\osd|Add12~7\ $ (GND))) # (!\osd|Add11~10_combout\ & (!\osd|Add12~7\ & VCC))
-- \osd|Add12~9\ = CARRY((\osd|Add11~10_combout\ & !\osd|Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~10_combout\,
	datad => VCC,
	cin => \osd|Add12~7\,
	combout => \osd|Add12~8_combout\,
	cout => \osd|Add12~9\);

-- Location: LCCOMB_X32_Y27_N12
\osd|Add11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~12_combout\ = ((\osd|h_cnt\(6) $ (\osd|Add4~10_combout\ $ (\osd|Add11~11\)))) # (GND)
-- \osd|Add11~13\ = CARRY((\osd|h_cnt\(6) & ((!\osd|Add11~11\) # (!\osd|Add4~10_combout\))) # (!\osd|h_cnt\(6) & (!\osd|Add4~10_combout\ & !\osd|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|h_cnt\(6),
	datab => \osd|Add4~10_combout\,
	datad => VCC,
	cin => \osd|Add11~11\,
	combout => \osd|Add11~12_combout\,
	cout => \osd|Add11~13\);

-- Location: LCCOMB_X32_Y27_N26
\osd|Add12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~10_combout\ = (\osd|Add11~12_combout\ & (!\osd|Add12~9\)) # (!\osd|Add11~12_combout\ & ((\osd|Add12~9\) # (GND)))
-- \osd|Add12~11\ = CARRY((!\osd|Add12~9\) # (!\osd|Add11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~12_combout\,
	datad => VCC,
	cin => \osd|Add12~9\,
	combout => \osd|Add12~10_combout\,
	cout => \osd|Add12~11\);

-- Location: LCCOMB_X32_Y27_N14
\osd|Add11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add11~14_combout\ = \osd|Add4~12_combout\ $ (\osd|Add11~13\ $ (\osd|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|Add4~12_combout\,
	datad => \osd|h_cnt\(7),
	cin => \osd|Add11~13\,
	combout => \osd|Add11~14_combout\);

-- Location: LCCOMB_X32_Y27_N28
\osd|Add12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add12~12_combout\ = \osd|Add11~14_combout\ $ (!\osd|Add12~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add11~14_combout\,
	cin => \osd|Add12~11\,
	combout => \osd|Add12~12_combout\);

-- Location: LCCOMB_X34_Y29_N4
\osd|Add13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~4_combout\ = ((\osd|v_cnt\(2) $ (\osd|v_dsp_width[3]~2_combout\ $ (\osd|Add13~3\)))) # (GND)
-- \osd|Add13~5\ = CARRY((\osd|v_cnt\(2) & ((!\osd|Add13~3\) # (!\osd|v_dsp_width[3]~2_combout\))) # (!\osd|v_cnt\(2) & (!\osd|v_dsp_width[3]~2_combout\ & !\osd|Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(2),
	datab => \osd|v_dsp_width[3]~2_combout\,
	datad => VCC,
	cin => \osd|Add13~3\,
	combout => \osd|Add13~4_combout\,
	cout => \osd|Add13~5\);

-- Location: LCCOMB_X34_Y29_N6
\osd|Add13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~6_combout\ = (\osd|v_dsp_width[4]~3_combout\ & ((\osd|v_cnt\(3) & (!\osd|Add13~5\)) # (!\osd|v_cnt\(3) & ((\osd|Add13~5\) # (GND))))) # (!\osd|v_dsp_width[4]~3_combout\ & ((\osd|v_cnt\(3) & (\osd|Add13~5\ & VCC)) # (!\osd|v_cnt\(3) & 
-- (!\osd|Add13~5\))))
-- \osd|Add13~7\ = CARRY((\osd|v_dsp_width[4]~3_combout\ & ((!\osd|Add13~5\) # (!\osd|v_cnt\(3)))) # (!\osd|v_dsp_width[4]~3_combout\ & (!\osd|v_cnt\(3) & !\osd|Add13~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[4]~3_combout\,
	datab => \osd|v_cnt\(3),
	datad => VCC,
	cin => \osd|Add13~5\,
	combout => \osd|Add13~6_combout\,
	cout => \osd|Add13~7\);

-- Location: LCCOMB_X34_Y29_N8
\osd|Add13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~8_combout\ = ((\osd|v_cnt\(4) $ (\osd|v_dsp_width[5]~7_combout\ $ (\osd|Add13~7\)))) # (GND)
-- \osd|Add13~9\ = CARRY((\osd|v_cnt\(4) & ((!\osd|Add13~7\) # (!\osd|v_dsp_width[5]~7_combout\))) # (!\osd|v_cnt\(4) & (!\osd|v_dsp_width[5]~7_combout\ & !\osd|Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_cnt\(4),
	datab => \osd|v_dsp_width[5]~7_combout\,
	datad => VCC,
	cin => \osd|Add13~7\,
	combout => \osd|Add13~8_combout\,
	cout => \osd|Add13~9\);

-- Location: LCCOMB_X34_Y29_N10
\osd|Add13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~10_combout\ = (\osd|v_dsp_width[6]~8_combout\ & ((\osd|v_cnt\(5) & (!\osd|Add13~9\)) # (!\osd|v_cnt\(5) & ((\osd|Add13~9\) # (GND))))) # (!\osd|v_dsp_width[6]~8_combout\ & ((\osd|v_cnt\(5) & (\osd|Add13~9\ & VCC)) # (!\osd|v_cnt\(5) & 
-- (!\osd|Add13~9\))))
-- \osd|Add13~11\ = CARRY((\osd|v_dsp_width[6]~8_combout\ & ((!\osd|Add13~9\) # (!\osd|v_cnt\(5)))) # (!\osd|v_dsp_width[6]~8_combout\ & (!\osd|v_cnt\(5) & !\osd|Add13~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \osd|v_dsp_width[6]~8_combout\,
	datab => \osd|v_cnt\(5),
	datad => VCC,
	cin => \osd|Add13~9\,
	combout => \osd|Add13~10_combout\,
	cout => \osd|Add13~11\);

-- Location: LCCOMB_X34_Y29_N12
\osd|Add13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Add13~12_combout\ = \osd|v_cnt\(6) $ (\osd|Add13~11\ $ (!\osd|v_dsp_width[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \osd|v_cnt\(6),
	datad => \osd|v_dsp_width[7]~4_combout\,
	cin => \osd|Add13~11\,
	combout => \osd|Add13~12_combout\);

-- Location: M9K_X33_Y27_N0
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_t4d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \osd|comb~0_combout\,
	portbre => VCC,
	clk0 => \SPI_SCK~inputclkctrl_outclk\,
	clk1 => \osd_clk~clkctrl_outclk\,
	ena0 => \osd|comb~0_combout\,
	portadatain => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y30_N0
\osd|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Mux0~0_combout\ = (\osd|Add13~4_combout\ & ((\osd|osd_buffer_rtl_0|auto_generated|ram_block1a6\) # ((\osd|Add13~2_combout\)))) # (!\osd|Add13~4_combout\ & (((!\osd|Add13~2_combout\ & \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a6\,
	datab => \osd|Add13~4_combout\,
	datac => \osd|Add13~2_combout\,
	datad => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \osd|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y30_N10
\osd|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Mux0~1_combout\ = (\osd|Add13~2_combout\ & ((\osd|Mux0~0_combout\ & (\osd|osd_buffer_rtl_0|auto_generated|ram_block1a7\)) # (!\osd|Mux0~0_combout\ & ((\osd|osd_buffer_rtl_0|auto_generated|ram_block1a5\))))) # (!\osd|Add13~2_combout\ & 
-- (((\osd|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Add13~2_combout\,
	datab => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a7\,
	datac => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a5\,
	datad => \osd|Mux0~0_combout\,
	combout => \osd|Mux0~1_combout\);

-- Location: M9K_X33_Y29_N0
\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_t4d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \osd|comb~0_combout\,
	portbre => VCC,
	clk0 => \SPI_SCK~inputclkctrl_outclk\,
	clk1 => \osd_clk~clkctrl_outclk\,
	ena0 => \osd|comb~0_combout\,
	portadatain => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y29_N20
\osd|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Mux0~2_combout\ = (\osd|Add13~4_combout\ & (((\osd|Add13~2_combout\)))) # (!\osd|Add13~4_combout\ & ((\osd|Add13~2_combout\ & ((\osd|osd_buffer_rtl_0|auto_generated|ram_block1a1\))) # (!\osd|Add13~2_combout\ & 
-- (\osd|osd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a1\,
	datac => \osd|Add13~4_combout\,
	datad => \osd|Add13~2_combout\,
	combout => \osd|Mux0~2_combout\);

-- Location: LCCOMB_X34_Y29_N22
\osd|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|Mux0~3_combout\ = (\osd|Add13~4_combout\ & ((\osd|Mux0~2_combout\ & (\osd|osd_buffer_rtl_0|auto_generated|ram_block1a3\)) # (!\osd|Mux0~2_combout\ & ((\osd|osd_buffer_rtl_0|auto_generated|ram_block1a2\))))) # (!\osd|Add13~4_combout\ & 
-- (((\osd|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a3\,
	datab => \osd|Add13~4_combout\,
	datac => \osd|osd_buffer_rtl_0|auto_generated|ram_block1a2\,
	datad => \osd|Mux0~2_combout\,
	combout => \osd|Mux0~3_combout\);

-- Location: LCCOMB_X35_Y30_N24
\osd|red_out[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[4]~12_combout\ = (\osd|osd_de~0_combout\ & ((\osd|Add13~6_combout\ & (\osd|Mux0~1_combout\)) # (!\osd|Add13~6_combout\ & ((\osd|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|Mux0~1_combout\,
	datab => \osd|Mux0~3_combout\,
	datac => \osd|Add13~6_combout\,
	datad => \osd|osd_de~0_combout\,
	combout => \osd|red_out[4]~12_combout\);

-- Location: LCCOMB_X35_Y30_N14
\osd|red_out[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[4]~13_combout\ = (\osd|red_out[4]~12_combout\) # ((!\osd|osd_de~0_combout\ & \osd|red_out[4]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_de~0_combout\,
	datab => \osd|red_out[4]~9_combout\,
	datad => \osd|red_out[4]~12_combout\,
	combout => \osd|red_out[4]~13_combout\);

-- Location: LCCOMB_X36_Y30_N16
\osd|red_out[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|red_out[5]~14_combout\ = (\osd|red_out[4]~12_combout\) # ((\osd|red_out[5]~10_combout\ & !\osd|osd_de~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|red_out[5]~10_combout\,
	datab => \osd|red_out[4]~12_combout\,
	datac => \osd|osd_de~0_combout\,
	combout => \osd|red_out[5]~14_combout\);

-- Location: LCCOMB_X36_Y27_N12
\scandoubler|g_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|g_out~0_combout\ = (\scandoubler|scanline~q\ & (!\user_io|status\(1) & \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|scanline~q\,
	datac => \user_io|status\(1),
	datad => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \scandoubler|g_out~0_combout\);

-- Location: FF_X36_Y27_N13
\scandoubler|g_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|g_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|g_out\(3));

-- Location: LCCOMB_X36_Y27_N26
\osd|green_out[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[0]~8_combout\ = (\osd|osd_de~0_combout\ & (!\user_io|but_sw\(4) & \scandoubler|g_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_de~0_combout\,
	datac => \user_io|but_sw\(4),
	datad => \scandoubler|g_out\(3),
	combout => \osd|green_out[0]~8_combout\);

-- Location: LCCOMB_X36_Y27_N16
\scandoubler|g_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|g_out~1_combout\ = (\scandoubler|scanline~q\ & ((\user_io|status\(1) & ((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\))) # (!\user_io|status\(1) & (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\)))) # 
-- (!\scandoubler|scanline~q\ & (((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\,
	datab => \scandoubler|scanline~q\,
	datac => \user_io|status\(1),
	datad => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \scandoubler|g_out~1_combout\);

-- Location: FF_X36_Y27_N17
\scandoubler|g_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|g_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|g_out\(4));

-- Location: LCCOMB_X36_Y30_N6
\osd|green_out[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[4]~9_combout\ = (\user_io|but_sw\(4) & (\vga|pixel\(5))) # (!\user_io|but_sw\(4) & ((\scandoubler|g_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|but_sw\(4),
	datac => \vga|pixel\(5),
	datad => \scandoubler|g_out\(4),
	combout => \osd|green_out[4]~9_combout\);

-- Location: LCCOMB_X36_Y30_N10
\osd|green_out[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[1]~14_combout\ = (\osd|osd_enable~q\ & (\osd|h_osd_active~q\ & (\osd|v_osd_active~q\ & \osd|green_out[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|h_osd_active~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|green_out[4]~9_combout\,
	combout => \osd|green_out[1]~14_combout\);

-- Location: LCCOMB_X36_Y27_N14
\scandoubler|g_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|g_out~2_combout\ = (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\ & ((\user_io|status\(1)) # (!\scandoubler|scanline~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a3\,
	datac => \scandoubler|scanline~q\,
	datad => \user_io|status\(1),
	combout => \scandoubler|g_out~2_combout\);

-- Location: FF_X36_Y27_N15
\scandoubler|g_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|g_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|g_out\(5));

-- Location: LCCOMB_X36_Y30_N20
\osd|green_out[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[5]~10_combout\ = (\user_io|but_sw\(4) & (\vga|pixel\(5))) # (!\user_io|but_sw\(4) & ((\scandoubler|g_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga|pixel\(5),
	datac => \user_io|but_sw\(4),
	datad => \scandoubler|g_out\(5),
	combout => \osd|green_out[5]~10_combout\);

-- Location: LCCOMB_X36_Y30_N12
\osd|green_out[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[2]~15_combout\ = (\osd|osd_enable~q\ & (\osd|h_osd_active~q\ & (\osd|v_osd_active~q\ & \osd|green_out[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|h_osd_active~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|green_out[5]~10_combout\,
	combout => \osd|green_out[2]~15_combout\);

-- Location: LCCOMB_X36_Y27_N8
\osd|green_out[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[3]~11_combout\ = (!\osd|osd_de~0_combout\ & (!\user_io|but_sw\(4) & \scandoubler|g_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_de~0_combout\,
	datac => \user_io|but_sw\(4),
	datad => \scandoubler|g_out\(3),
	combout => \osd|green_out[3]~11_combout\);

-- Location: LCCOMB_X36_Y30_N14
\osd|green_out[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[4]~12_combout\ = (\osd|red_out[4]~12_combout\) # ((\osd|green_out[4]~9_combout\ & !\osd|osd_de~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|green_out[4]~9_combout\,
	datab => \osd|red_out[4]~12_combout\,
	datac => \osd|osd_de~0_combout\,
	combout => \osd|green_out[4]~12_combout\);

-- Location: LCCOMB_X36_Y30_N24
\osd|green_out[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|green_out[5]~13_combout\ = (\osd|red_out[4]~12_combout\) # ((!\osd|osd_de~0_combout\ & \osd|green_out[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|red_out[4]~12_combout\,
	datac => \osd|osd_de~0_combout\,
	datad => \osd|green_out[5]~10_combout\,
	combout => \osd|green_out[5]~13_combout\);

-- Location: LCCOMB_X35_Y26_N30
\vga|pixel~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \vga|pixel~1_combout\ = (\trs_vid|Video~q\) # (!\vga|always2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \trs_vid|Video~q\,
	datad => \vga|always2~3_combout\,
	combout => \vga|pixel~1_combout\);

-- Location: FF_X35_Y26_N31
\vga|pixel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pixel_clock~clkctrl_outclk\,
	d => \vga|pixel~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga|pixel\(1));

-- Location: M9K_X33_Y25_N0
\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_p4d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 6,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 6,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \ALT_INV_pixel_clock~clkctrl_outclk\,
	clk1 => \CLOCK_27[0]~inputclkctrl_outclk\,
	portadatain => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y27_N30
\scandoubler|b_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|b_out~0_combout\ = (\scandoubler|scanline~q\ & (!\user_io|status\(1) & \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|scanline~q\,
	datac => \user_io|status\(1),
	datad => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \scandoubler|b_out~0_combout\);

-- Location: FF_X36_Y27_N31
\scandoubler|b_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|b_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|b_out\(3));

-- Location: LCCOMB_X36_Y27_N20
\osd|blue_out[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[0]~8_combout\ = (\osd|osd_de~0_combout\ & (\scandoubler|b_out\(3) & !\user_io|but_sw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_de~0_combout\,
	datac => \scandoubler|b_out\(3),
	datad => \user_io|but_sw\(4),
	combout => \osd|blue_out[0]~8_combout\);

-- Location: LCCOMB_X36_Y27_N22
\scandoubler|b_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|b_out~1_combout\ = (\scandoubler|scanline~q\ & ((\user_io|status\(1) & ((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\user_io|status\(1) & (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\)))) # 
-- (!\scandoubler|scanline~q\ & (((\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|scanline~q\,
	datab => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\,
	datac => \user_io|status\(1),
	datad => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \scandoubler|b_out~1_combout\);

-- Location: FF_X36_Y27_N23
\scandoubler|b_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|b_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|b_out\(4));

-- Location: LCCOMB_X36_Y27_N4
\osd|blue_out[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[4]~9_combout\ = (\user_io|but_sw\(4) & ((\vga|pixel\(1)))) # (!\user_io|but_sw\(4) & (\scandoubler|b_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \scandoubler|b_out\(4),
	datab => \vga|pixel\(1),
	datad => \user_io|but_sw\(4),
	combout => \osd|blue_out[4]~9_combout\);

-- Location: LCCOMB_X36_Y30_N2
\osd|blue_out[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[1]~14_combout\ = (\osd|osd_enable~q\ & (\osd|h_osd_active~q\ & (\osd|v_osd_active~q\ & \osd|blue_out[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|h_osd_active~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|blue_out[4]~9_combout\,
	combout => \osd|blue_out[1]~14_combout\);

-- Location: LCCOMB_X36_Y27_N10
\scandoubler|b_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \scandoubler|b_out~2_combout\ = (\scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\ & ((\user_io|status\(1)) # (!\scandoubler|scanline~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \scandoubler|sd_buffer_rtl_0|auto_generated|ram_block1a1\,
	datac => \scandoubler|scanline~q\,
	datad => \user_io|status\(1),
	combout => \scandoubler|b_out~2_combout\);

-- Location: FF_X36_Y27_N11
\scandoubler|b_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_27[0]~inputclkctrl_outclk\,
	d => \scandoubler|b_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \scandoubler|b_out\(5));

-- Location: LCCOMB_X36_Y27_N24
\osd|blue_out[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[5]~10_combout\ = (\user_io|but_sw\(4) & (\vga|pixel\(1))) # (!\user_io|but_sw\(4) & ((\scandoubler|b_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \user_io|but_sw\(4),
	datab => \vga|pixel\(1),
	datad => \scandoubler|b_out\(5),
	combout => \osd|blue_out[5]~10_combout\);

-- Location: LCCOMB_X36_Y30_N0
\osd|blue_out[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[2]~15_combout\ = (\osd|osd_enable~q\ & (\osd|h_osd_active~q\ & (\osd|v_osd_active~q\ & \osd|blue_out[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_enable~q\,
	datab => \osd|h_osd_active~q\,
	datac => \osd|v_osd_active~q\,
	datad => \osd|blue_out[5]~10_combout\,
	combout => \osd|blue_out[2]~15_combout\);

-- Location: LCCOMB_X36_Y27_N2
\osd|blue_out[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[3]~11_combout\ = (!\osd|osd_de~0_combout\ & (\scandoubler|b_out\(3) & !\user_io|but_sw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|osd_de~0_combout\,
	datac => \scandoubler|b_out\(3),
	datad => \user_io|but_sw\(4),
	combout => \osd|blue_out[3]~11_combout\);

-- Location: LCCOMB_X36_Y30_N26
\osd|blue_out[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[4]~12_combout\ = (\osd|red_out[4]~12_combout\) # ((\osd|blue_out[4]~9_combout\ & !\osd|osd_de~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \osd|blue_out[4]~9_combout\,
	datac => \osd|osd_de~0_combout\,
	datad => \osd|red_out[4]~12_combout\,
	combout => \osd|blue_out[4]~12_combout\);

-- Location: LCCOMB_X36_Y30_N4
\osd|blue_out[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \osd|blue_out[5]~13_combout\ = (\osd|red_out[4]~12_combout\) # ((!\osd|osd_de~0_combout\ & \osd|blue_out[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \osd|red_out[4]~12_combout\,
	datac => \osd|osd_de~0_combout\,
	datad => \osd|blue_out[5]~10_combout\,
	combout => \osd|blue_out[5]~13_combout\);

-- Location: IOIBUF_X27_Y0_N1
\CLOCK_27[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_27(1),
	o => \CLOCK_27[1]~input_o\);

-- Location: IOIBUF_X25_Y34_N8
\SPI_SS2~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SPI_SS2,
	o => \SPI_SS2~input_o\);

-- Location: IOIBUF_X53_Y17_N8
\SPI_SS4~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SPI_SS4,
	o => \SPI_SS4~input_o\);

-- Location: IOIBUF_X53_Y14_N8
\SDRAM_DQ[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(8),
	o => \SDRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X53_Y14_N1
\SDRAM_DQ[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(9),
	o => \SDRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X53_Y20_N22
\SDRAM_DQ[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(10),
	o => \SDRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X53_Y20_N15
\SDRAM_DQ[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(11),
	o => \SDRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X53_Y21_N22
\SDRAM_DQ[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(12),
	o => \SDRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X53_Y21_N15
\SDRAM_DQ[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(13),
	o => \SDRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X53_Y22_N8
\SDRAM_DQ[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(14),
	o => \SDRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X53_Y22_N1
\SDRAM_DQ[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SDRAM_DQ(15),
	o => \SDRAM_DQ[15]~input_o\);
END structure;


