// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x8_GHASH_multi_8x_Pipeline_Q_calc_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X8_V,
        X7_V,
        X6_V,
        X5_V,
        X4_V,
        X3_V,
        X2_V,
        X1_V,
        no_block_ops_Q,
        hash_payload_0_address0,
        hash_payload_0_ce0,
        hash_payload_0_q0,
        hash_payload_0_address1,
        hash_payload_0_ce1,
        hash_payload_0_q1,
        hash_payload_1_address0,
        hash_payload_1_ce0,
        hash_payload_1_q0,
        hash_payload_1_address1,
        hash_payload_1_ce1,
        hash_payload_1_q1,
        hash_payload_2_address0,
        hash_payload_2_ce0,
        hash_payload_2_q0,
        hash_payload_2_address1,
        hash_payload_2_ce1,
        hash_payload_2_q1,
        hash_payload_3_address0,
        hash_payload_3_ce0,
        hash_payload_3_q0,
        hash_payload_3_address1,
        hash_payload_3_ce1,
        hash_payload_3_q1,
        H1_operand_V_1_0_out,
        H1_operand_V_1_0_out_ap_vld,
        H2_operand_V_1_0_out,
        H2_operand_V_1_0_out_ap_vld,
        H3_operand_V_1_0_out,
        H3_operand_V_1_0_out_ap_vld,
        H4_operand_V_1_0_out,
        H4_operand_V_1_0_out_ap_vld,
        H5_operand_V_1_0_out,
        H5_operand_V_1_0_out_ap_vld,
        H6_operand_V_1_0_out,
        H6_operand_V_1_0_out_ap_vld,
        H7_operand_V_1_0_out,
        H7_operand_V_1_0_out_ap_vld,
        H8_operand_V_1_0_out,
        H8_operand_V_1_0_out_ap_vld,
        H_matrix_7
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] X8_V;
input  [127:0] X7_V;
input  [127:0] X6_V;
input  [127:0] X5_V;
input  [127:0] X4_V;
input  [127:0] X3_V;
input  [127:0] X2_V;
input  [127:0] X1_V;
input  [22:0] no_block_ops_Q;
output  [7:0] hash_payload_0_address0;
output   hash_payload_0_ce0;
input  [127:0] hash_payload_0_q0;
output  [7:0] hash_payload_0_address1;
output   hash_payload_0_ce1;
input  [127:0] hash_payload_0_q1;
output  [7:0] hash_payload_1_address0;
output   hash_payload_1_ce0;
input  [127:0] hash_payload_1_q0;
output  [7:0] hash_payload_1_address1;
output   hash_payload_1_ce1;
input  [127:0] hash_payload_1_q1;
output  [7:0] hash_payload_2_address0;
output   hash_payload_2_ce0;
input  [127:0] hash_payload_2_q0;
output  [7:0] hash_payload_2_address1;
output   hash_payload_2_ce1;
input  [127:0] hash_payload_2_q1;
output  [7:0] hash_payload_3_address0;
output   hash_payload_3_ce0;
input  [127:0] hash_payload_3_q0;
output  [7:0] hash_payload_3_address1;
output   hash_payload_3_ce1;
input  [127:0] hash_payload_3_q1;
output  [127:0] H1_operand_V_1_0_out;
output   H1_operand_V_1_0_out_ap_vld;
output  [127:0] H2_operand_V_1_0_out;
output   H2_operand_V_1_0_out_ap_vld;
output  [127:0] H3_operand_V_1_0_out;
output   H3_operand_V_1_0_out_ap_vld;
output  [127:0] H4_operand_V_1_0_out;
output   H4_operand_V_1_0_out_ap_vld;
output  [127:0] H5_operand_V_1_0_out;
output   H5_operand_V_1_0_out_ap_vld;
output  [127:0] H6_operand_V_1_0_out;
output   H6_operand_V_1_0_out_ap_vld;
output  [127:0] H7_operand_V_1_0_out;
output   H7_operand_V_1_0_out_ap_vld;
output  [127:0] H8_operand_V_1_0_out;
output   H8_operand_V_1_0_out_ap_vld;
input  [127:0] H_matrix_7;

reg ap_idle;
reg hash_payload_0_ce0;
reg hash_payload_0_ce1;
reg hash_payload_1_ce0;
reg hash_payload_1_ce1;
reg hash_payload_2_ce0;
reg hash_payload_2_ce1;
reg hash_payload_3_ce0;
reg hash_payload_3_ce1;
reg H1_operand_V_1_0_out_ap_vld;
reg H2_operand_V_1_0_out_ap_vld;
reg H3_operand_V_1_0_out_ap_vld;
reg H4_operand_V_1_0_out_ap_vld;
reg H5_operand_V_1_0_out_ap_vld;
reg H6_operand_V_1_0_out_ap_vld;
reg H7_operand_V_1_0_out_ap_vld;
reg H8_operand_V_1_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state14_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln496_reg_662;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln496_fu_404_p2;
reg   [127:0] hash_payload_0_load_reg_706;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state13_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [127:0] hash_payload_1_load_reg_711;
reg   [127:0] hash_payload_2_load_reg_716;
reg   [127:0] hash_payload_3_load_reg_721;
reg   [127:0] hash_payload_0_load_1_reg_726;
reg   [127:0] hash_payload_1_load_1_reg_731;
reg   [127:0] hash_payload_2_load_1_reg_736;
reg   [127:0] hash_payload_3_load_1_reg_741;
wire    ap_block_pp0_stage2_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_0;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_1;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_2;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_3;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_4;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_5;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_6;
wire   [127:0] grp_H_operand_gen_8x_fu_330_ap_return_7;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln499_fu_422_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln499_1_fu_436_p1;
reg   [21:0] i_fu_84;
wire   [21:0] add_ln496_fu_444_p2;
wire    ap_loop_init;
reg   [21:0] ap_sig_allocacmp_i_5;
reg   [127:0] H8_operand_V_fu_88;
reg   [127:0] ap_sig_allocacmp_H8_operand_V_load;
reg   [127:0] H7_operand_V_fu_92;
reg   [127:0] ap_sig_allocacmp_H7_operand_V_load;
reg   [127:0] H6_operand_V_fu_96;
reg   [127:0] ap_sig_allocacmp_H6_operand_V_load;
reg   [127:0] H5_operand_V_fu_100;
reg   [127:0] ap_sig_allocacmp_H5_operand_V_load;
reg   [127:0] H4_operand_V_fu_104;
reg   [127:0] ap_sig_allocacmp_H4_operand_V_load;
reg   [127:0] H3_operand_V_fu_108;
reg   [127:0] ap_sig_allocacmp_H3_operand_V_load;
reg   [127:0] H2_operand_V_fu_112;
reg   [127:0] ap_sig_allocacmp_H2_operand_V_load;
reg   [127:0] H1_operand_V_fu_116;
reg   [127:0] ap_sig_allocacmp_H1_operand_V_load;
wire    ap_block_pp0_stage2_01001;
wire   [22:0] zext_ln496_fu_400_p1;
wire   [6:0] trunc_ln499_fu_410_p1;
wire   [7:0] shl_ln_fu_414_p3;
wire   [7:0] or_ln499_fu_430_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GCM_AE_HW_1x8_H_operand_gen_8x grp_H_operand_gen_8x_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .X1_operand(hash_payload_0_load_reg_706),
    .X2_operand(hash_payload_1_load_reg_711),
    .X3_operand(hash_payload_2_load_reg_716),
    .X4_operand(hash_payload_3_load_reg_721),
    .X5_operand(hash_payload_0_load_1_reg_726),
    .X6_operand(hash_payload_1_load_1_reg_731),
    .X7_operand(hash_payload_2_load_1_reg_736),
    .X8_operand(hash_payload_3_load_1_reg_741),
    .H8_operand_V_read(ap_sig_allocacmp_H8_operand_V_load),
    .H7_operand_V_read(ap_sig_allocacmp_H7_operand_V_load),
    .H6_operand_V_read(ap_sig_allocacmp_H6_operand_V_load),
    .H5_operand_V_read(ap_sig_allocacmp_H5_operand_V_load),
    .H4_operand_V_read(ap_sig_allocacmp_H4_operand_V_load),
    .H3_operand_V_read(ap_sig_allocacmp_H3_operand_V_load),
    .H2_operand_V_read(ap_sig_allocacmp_H2_operand_V_load),
    .H1_operand_V_read(ap_sig_allocacmp_H1_operand_V_load),
    .H_matrix_7(H_matrix_7),
    .ap_return_0(grp_H_operand_gen_8x_fu_330_ap_return_0),
    .ap_return_1(grp_H_operand_gen_8x_fu_330_ap_return_1),
    .ap_return_2(grp_H_operand_gen_8x_fu_330_ap_return_2),
    .ap_return_3(grp_H_operand_gen_8x_fu_330_ap_return_3),
    .ap_return_4(grp_H_operand_gen_8x_fu_330_ap_return_4),
    .ap_return_5(grp_H_operand_gen_8x_fu_330_ap_return_5),
    .ap_return_6(grp_H_operand_gen_8x_fu_330_ap_return_6),
    .ap_return_7(grp_H_operand_gen_8x_fu_330_ap_return_7)
);

GCM_AE_HW_1x8_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H1_operand_V_fu_116 <= X8_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H1_operand_V_fu_116 <= grp_H_operand_gen_8x_fu_330_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H2_operand_V_fu_112 <= X7_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H2_operand_V_fu_112 <= grp_H_operand_gen_8x_fu_330_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H3_operand_V_fu_108 <= X6_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H3_operand_V_fu_108 <= grp_H_operand_gen_8x_fu_330_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H4_operand_V_fu_104 <= X5_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H4_operand_V_fu_104 <= grp_H_operand_gen_8x_fu_330_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H5_operand_V_fu_100 <= X4_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H5_operand_V_fu_100 <= grp_H_operand_gen_8x_fu_330_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H6_operand_V_fu_96 <= X3_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H6_operand_V_fu_96 <= grp_H_operand_gen_8x_fu_330_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H7_operand_V_fu_92 <= X2_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H7_operand_V_fu_92 <= grp_H_operand_gen_8x_fu_330_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H8_operand_V_fu_88 <= X1_V;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H8_operand_V_fu_88 <= grp_H_operand_gen_8x_fu_330_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln496_fu_404_p2 == 1'd1))) begin
            i_fu_84 <= add_ln496_fu_444_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_84 <= 22'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln496_reg_662 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hash_payload_0_load_1_reg_726 <= hash_payload_0_q0;
        hash_payload_0_load_reg_706 <= hash_payload_0_q1;
        hash_payload_1_load_1_reg_731 <= hash_payload_1_q0;
        hash_payload_1_load_reg_711 <= hash_payload_1_q1;
        hash_payload_2_load_1_reg_736 <= hash_payload_2_q0;
        hash_payload_2_load_reg_716 <= hash_payload_2_q1;
        hash_payload_3_load_1_reg_741 <= hash_payload_3_q0;
        hash_payload_3_load_reg_721 <= hash_payload_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln496_reg_662 <= icmp_ln496_fu_404_p2;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H1_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H1_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H2_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H2_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H3_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H3_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H4_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H4_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H5_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H5_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H6_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H6_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H7_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H7_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        H8_operand_V_1_0_out_ap_vld = 1'b1;
    end else begin
        H8_operand_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln496_reg_662 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H1_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_7;
    end else begin
        ap_sig_allocacmp_H1_operand_V_load = H1_operand_V_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H2_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_6;
    end else begin
        ap_sig_allocacmp_H2_operand_V_load = H2_operand_V_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H3_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_5;
    end else begin
        ap_sig_allocacmp_H3_operand_V_load = H3_operand_V_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H4_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_4;
    end else begin
        ap_sig_allocacmp_H4_operand_V_load = H4_operand_V_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H5_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_3;
    end else begin
        ap_sig_allocacmp_H5_operand_V_load = H5_operand_V_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H6_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_2;
    end else begin
        ap_sig_allocacmp_H6_operand_V_load = H6_operand_V_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H7_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_1;
    end else begin
        ap_sig_allocacmp_H7_operand_V_load = H7_operand_V_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_H8_operand_V_load = grp_H_operand_gen_8x_fu_330_ap_return_0;
    end else begin
        ap_sig_allocacmp_H8_operand_V_load = H8_operand_V_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 22'd1;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_0_ce0 = 1'b1;
    end else begin
        hash_payload_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_0_ce1 = 1'b1;
    end else begin
        hash_payload_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_1_ce0 = 1'b1;
    end else begin
        hash_payload_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_1_ce1 = 1'b1;
    end else begin
        hash_payload_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_2_ce0 = 1'b1;
    end else begin
        hash_payload_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_2_ce1 = 1'b1;
    end else begin
        hash_payload_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_3_ce0 = 1'b1;
    end else begin
        hash_payload_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hash_payload_3_ce1 = 1'b1;
    end else begin
        hash_payload_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign H1_operand_V_1_0_out = H1_operand_V_fu_116;

assign H2_operand_V_1_0_out = H2_operand_V_fu_112;

assign H3_operand_V_1_0_out = H3_operand_V_fu_108;

assign H4_operand_V_1_0_out = H4_operand_V_fu_104;

assign H5_operand_V_1_0_out = H5_operand_V_fu_100;

assign H6_operand_V_1_0_out = H6_operand_V_fu_96;

assign H7_operand_V_1_0_out = H7_operand_V_fu_92;

assign H8_operand_V_1_0_out = H8_operand_V_fu_88;

assign add_ln496_fu_444_p2 = (ap_sig_allocacmp_i_5 + 22'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign hash_payload_0_address0 = zext_ln499_1_fu_436_p1;

assign hash_payload_0_address1 = zext_ln499_fu_422_p1;

assign hash_payload_1_address0 = zext_ln499_1_fu_436_p1;

assign hash_payload_1_address1 = zext_ln499_fu_422_p1;

assign hash_payload_2_address0 = zext_ln499_1_fu_436_p1;

assign hash_payload_2_address1 = zext_ln499_fu_422_p1;

assign hash_payload_3_address0 = zext_ln499_1_fu_436_p1;

assign hash_payload_3_address1 = zext_ln499_fu_422_p1;

assign icmp_ln496_fu_404_p2 = (($signed(zext_ln496_fu_400_p1) < $signed(no_block_ops_Q)) ? 1'b1 : 1'b0);

assign or_ln499_fu_430_p2 = (shl_ln_fu_414_p3 | 8'd1);

assign shl_ln_fu_414_p3 = {{trunc_ln499_fu_410_p1}, {1'd0}};

assign trunc_ln499_fu_410_p1 = ap_sig_allocacmp_i_5[6:0];

assign zext_ln496_fu_400_p1 = ap_sig_allocacmp_i_5;

assign zext_ln499_1_fu_436_p1 = or_ln499_fu_430_p2;

assign zext_ln499_fu_422_p1 = shl_ln_fu_414_p3;

endmodule //GCM_AE_HW_1x8_GHASH_multi_8x_Pipeline_Q_calc_loop
