--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 18 13:57:33 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lcd_wrapper
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            60 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \sender/PS_vivaz_state_i0  (from clk_c +)
   Destination:    FD1P3AX    SP             \sender/lcd_bus_i1  (to clk_c +)

   Delay:                   3.589ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      3.589ns data_path \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.152ns

 Path Details: \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \sender/PS_vivaz_state_i0 (from clk_c)
Route         5   e 1.222                                  \sender/PS_vivaz_state[0]
LUT4        ---     0.448              C to Z              \sender/i162_3_lut
Route        16   e 1.516                                  \sender/clk_c_enable_16
                  --------
                    3.589  (23.7% logic, 76.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \sender/PS_vivaz_state_i0  (from clk_c +)
   Destination:    FD1P3AX    SP             \sender/lcd_bus_i2  (to clk_c +)

   Delay:                   3.589ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      3.589ns data_path \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i2 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.152ns

 Path Details: \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \sender/PS_vivaz_state_i0 (from clk_c)
Route         5   e 1.222                                  \sender/PS_vivaz_state[0]
LUT4        ---     0.448              C to Z              \sender/i162_3_lut
Route        16   e 1.516                                  \sender/clk_c_enable_16
                  --------
                    3.589  (23.7% logic, 76.3% route), 2 logic levels.


Passed:  The following path meets requirements by 996.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \sender/PS_vivaz_state_i0  (from clk_c +)
   Destination:    FD1P3AX    SP             \sender/lcd_bus_i3  (to clk_c +)

   Delay:                   3.589ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      3.589ns data_path \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i3 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.152ns

 Path Details: \sender/PS_vivaz_state_i0 to \sender/lcd_bus_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \sender/PS_vivaz_state_i0 (from clk_c)
Route         5   e 1.222                                  \sender/PS_vivaz_state[0]
LUT4        ---     0.448              C to Z              \sender/i162_3_lut
Route        16   e 1.516                                  \sender/clk_c_enable_16
                  --------
                    3.589  (23.7% logic, 76.3% route), 2 logic levels.

Report: 3.848 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     3.848 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  60 paths, 10 nets, and 56 connections (61.5% coverage)


Peak memory: 73834496 bytes, TRCE: 1372160 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
