
*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: link_design -top fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.156 ; gain = 0.000 ; free physical = 21521 ; free virtual = 29378
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Inserting timing constraints for mii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.344 ; gain = 0.000 ; free physical = 20995 ; free virtual = 28852
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2509.379 ; gain = 1170.234 ; free physical = 20995 ; free virtual = 28853
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2573.375 ; gain = 63.996 ; free physical = 20989 ; free virtual = 28842

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138c4ca88

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2573.375 ; gain = 0.000 ; free physical = 20987 ; free virtual = 28840

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 91a6a9227b5146bd.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = c2ba58d448aea5cd.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.102 ; gain = 0.000 ; free physical = 20663 ; free virtual = 28526
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.102 ; gain = 0.000 ; free physical = 20661 ; free virtual = 28522
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2844.914 ; gain = 0.000 ; free physical = 20654 ; free virtual = 28516
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Phase 1.1 Core Generation And Design Setup | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Phase 1 Initialization | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Phase 2 Timer Update And Timing Data Collection | Checksum: 2067334a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19ad9a8c5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Retarget | Checksum: 19ad9a8c5
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ab815bc6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Constant propagation | Checksum: 1ab815bc6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 17e86735b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Sweep | Checksum: 17e86735b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 953 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17e86735b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
BUFG optimization | Checksum: 17e86735b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17e86735b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Shift Register Optimization | Checksum: 17e86735b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17e86735b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Post Processing Netlist | Checksum: 17e86735b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2c0828bfc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.914 ; gain = 0.000 ; free physical = 20654 ; free virtual = 28516
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2c0828bfc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Phase 9 Finalization | Checksum: 2c0828bfc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              15  |                                             88  |
|  Constant propagation         |               0  |              16  |                                             93  |
|  Sweep                        |               0  |              46  |                                            953  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             79  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2c0828bfc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2844.914 ; gain = 41.656 ; free physical = 20654 ; free virtual = 28516
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.914 ; gain = 0.000 ; free physical = 20654 ; free virtual = 28516

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 3 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 14d8107e1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20367 ; free virtual = 28239
Ending Power Optimization Task | Checksum: 14d8107e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3259.359 ; gain = 414.445 ; free physical = 20367 ; free virtual = 28239

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 26e827ec0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20373 ; free virtual = 28240
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20373 ; free virtual = 28240
Ending Final Cleanup Task | Checksum: 26e827ec0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20373 ; free virtual = 28240

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20373 ; free virtual = 28240
Ending Netlist Obfuscation Task | Checksum: 26e827ec0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20373 ; free virtual = 28240
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3259.359 ; gain = 749.980 ; free physical = 20373 ; free virtual = 28240
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20367 ; free virtual = 28233
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20367 ; free virtual = 28233
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20366 ; free virtual = 28232
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20366 ; free virtual = 28233
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20366 ; free virtual = 28233
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20366 ; free virtual = 28234
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20366 ; free virtual = 28234
INFO: [Common 17-1381] The checkpoint '/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20360 ; free virtual = 28230
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17cb2fe11

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20360 ; free virtual = 28230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20360 ; free virtual = 28230

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aacae4c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20360 ; free virtual = 28230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ada1bfbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20361 ; free virtual = 28232

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ada1bfbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20361 ; free virtual = 28232
Phase 1 Placer Initialization | Checksum: 1ada1bfbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20362 ; free virtual = 28233

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2935b2a06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20387 ; free virtual = 28261

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 230a6964a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20391 ; free virtual = 28265

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 230a6964a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20391 ; free virtual = 28265

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 148844ada

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20388 ; free virtual = 28254

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 290 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 0 LUT, combined 130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20384 ; free virtual = 28253

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            130  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            130  |                   130  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ab85c2bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20384 ; free virtual = 28252
Phase 2.4 Global Placement Core | Checksum: 173598f9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20380 ; free virtual = 28246
Phase 2 Global Placement | Checksum: 173598f9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20380 ; free virtual = 28246

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0b9d22e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20380 ; free virtual = 28246

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dca50fae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20379 ; free virtual = 28246

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215fa8981

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20379 ; free virtual = 28246

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9dfb6bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20379 ; free virtual = 28246

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 175d54bfd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 204f051c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2b724f3ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203
Phase 3 Detail Placement | Checksum: 2b724f3ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c42b1b42

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.486 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2ab27e37b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2ab27e37b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c42b1b42

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28203

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.529. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 181d11cfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
Phase 4.1 Post Commit Optimization | Checksum: 181d11cfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 181d11cfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 181d11cfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
Phase 4.3 Placer Reporting | Checksum: 181d11cfd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ed2199f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
Ending Placer Task | Checksum: ae788022

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
142 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20341 ; free virtual = 28198
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20327 ; free virtual = 28184
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20305 ; free virtual = 28162
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20305 ; free virtual = 28162
Wrote PlaceDB: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28157
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28157
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28157
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28157
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28158
Write Physdb Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20290 ; free virtual = 28158
INFO: [Common 17-1381] The checkpoint '/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20286 ; free virtual = 28149
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20295 ; free virtual = 28158
Wrote PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20295 ; free virtual = 28168
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20295 ; free virtual = 28168
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20287 ; free virtual = 28160
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20287 ; free virtual = 28161
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20287 ; free virtual = 28162
Write Physdb Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20287 ; free virtual = 28162
INFO: [Common 17-1381] The checkpoint '/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5fe42ae1 ConstDB: 0 ShapeSum: 4e945541 RouteDB: 0
Post Restoration Checksum: NetGraph: 2c148b94 | NumContArr: 75101511 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2267695df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20280 ; free virtual = 28140

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2267695df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20280 ; free virtual = 28140

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2267695df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20280 ; free virtual = 28140
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29f07871f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20261 ; free virtual = 28122
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.503  | TNS=0.000  | WHS=-0.205 | THS=-178.606|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2b5162321

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20265 ; free virtual = 28126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 30f653ad1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20267 ; free virtual = 28128

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8233
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8233
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2deb77ebd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20252 ; free virtual = 28112

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2deb77ebd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20252 ; free virtual = 28112

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2ad13ec46

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20235 ; free virtual = 28105
Phase 3 Initial Routing | Checksum: 2ad13ec46

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20235 ; free virtual = 28105

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2d0b0cbda

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20245 ; free virtual = 28115

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20b47a93d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2cb4884bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115
Phase 4 Rip-up And Reroute | Checksum: 2cb4884bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2cb4884bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2cb4884bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115
Phase 5 Delay and Skew Optimization | Checksum: 2cb4884bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2793002eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.305  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2daf17dea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115
Phase 6 Post Hold Fix | Checksum: 2daf17dea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07699 %
  Global Horizontal Routing Utilization  = 1.30037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2daf17dea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2daf17dea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20250 ; free virtual = 28115

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 37937f80d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20252 ; free virtual = 28117

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.305  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 37937f80d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20252 ; free virtual = 28116
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 134af4ddc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20252 ; free virtual = 28116
Ending Routing Task | Checksum: 134af4ddc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20251 ; free virtual = 28116

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3259.359 ; gain = 0.000 ; free physical = 20268 ; free virtual = 28131
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
192 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20188 ; free virtual = 28067
Wrote PlaceDB: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20188 ; free virtual = 28076
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20188 ; free virtual = 28076
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20187 ; free virtual = 28078
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20187 ; free virtual = 28078
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20187 ; free virtual = 28079
Write Physdb Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3298.688 ; gain = 0.000 ; free physical = 20187 ; free virtual = 28079
INFO: [Common 17-1381] The checkpoint '/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 17:51:20 2024...
