// Seed: 3052946905
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7
);
  uwire id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor void id_1,
    input wor id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    output wire id_9
    , id_11
);
  wire id_12;
  wire id_13, id_14;
  logic [7:0][1] id_15 = 1;
  initial id_1 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_7,
      id_6,
      id_9,
      id_2,
      id_7,
      id_4
  );
  assign modCall_1.type_2 = 0;
endmodule
