git clone --depth 1 --no-tags https://github.com/navnoorsingh0309/MIP32_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735133973
git clone --depth 1 --no-tags https://github.com/eecsmap/ucb_eecs151_2023_sp_fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/735444183
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/and-gate.git f:/verilog_sva_gh_scraper/data/full_repos/735882903
git clone --depth 1 --no-tags https://github.com/lvd0611/motor_ctrl_1.0.git f:/verilog_sva_gh_scraper/data/full_repos/735852299
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/736054481
git clone --depth 1 --no-tags https://github.com/WitheringRiser/BasicCPU.git f:/verilog_sva_gh_scraper/data/full_repos/736841765
git clone --depth 1 --no-tags https://github.com/Adazaiya/A-CLOCK-WITH-FEATURES.git f:/verilog_sva_gh_scraper/data/full_repos/737181403
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_D.git f:/verilog_sva_gh_scraper/data/full_repos/737017981
git clone --depth 1 --no-tags https://github.com/KuznetsovNick/PLIS.git f:/verilog_sva_gh_scraper/data/full_repos/738166851
git clone --depth 1 --no-tags https://github.com/eidHossam/8259A_PIC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/738158992
git clone --depth 1 --no-tags https://github.com/s110321038/-.git f:/verilog_sva_gh_scraper/data/full_repos/738474347
git clone --depth 1 --no-tags https://github.com/MohamedAlii59/PIC_8259A_CA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/738232204
git clone --depth 1 --no-tags https://github.com/HossamTarek7/PROGRAMMABLE-INTERRUPT-CONTROLLER-8259A-.git f:/verilog_sva_gh_scraper/data/full_repos/733985561
git clone --depth 1 --no-tags https://github.com/ycpranchu/IST.git f:/verilog_sva_gh_scraper/data/full_repos/739049345
git clone --depth 1 --no-tags https://github.com/nguyendaithien/convolution_line_buffer_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/739381282
git clone --depth 1 --no-tags https://github.com/yalevras/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/738242147
git clone --depth 1 --no-tags https://github.com/cojocarucristian05/VerilogProiectFIC.git f:/verilog_sva_gh_scraper/data/full_repos/738941710
git clone --depth 1 --no-tags https://github.com/BulllsAndCowsss/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735436074
git clone --depth 1 --no-tags https://github.com/xthee0906/IC-lab-final.git f:/verilog_sva_gh_scraper/data/full_repos/737172798
git clone --depth 1 --no-tags https://github.com/engstad/xcrunner-cpld.git f:/verilog_sva_gh_scraper/data/full_repos/735820325
git clone --depth 1 --no-tags https://github.com/tms4517/DE1-SoC-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/738708596
git clone --depth 1 --no-tags https://github.com/Foolock/C-PASTA.git f:/verilog_sva_gh_scraper/data/full_repos/737422728
git clone --depth 1 --no-tags https://github.com/AbrarShaikh/RISC-V-Design.git f:/verilog_sva_gh_scraper/data/full_repos/732769907
git clone --depth 1 --no-tags https://github.com/Fossum2523/Digital-IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/739316464
git clone --depth 1 --no-tags https://github.com/RVECE-A-RISC-V-Community/SWIS-V.git f:/verilog_sva_gh_scraper/data/full_repos/737180539
git clone --depth 1 --no-tags https://github.com/TMaTTeO99/verilog_circuits.git f:/verilog_sva_gh_scraper/data/full_repos/734853520
git clone --depth 1 --no-tags https://github.com/pjsheth354/8-bit-RISC-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/734863685
git clone --depth 1 --no-tags https://github.com/josedelarosados/comps.git f:/verilog_sva_gh_scraper/data/full_repos/734866423
git clone --depth 1 --no-tags https://github.com/itsramazain/vlsi_course_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/734728740
git clone --depth 1 --no-tags https://github.com/Sasisekhar/VLSI_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/735037945
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-IIC.git f:/verilog_sva_gh_scraper/data/full_repos/734960604
git clone --depth 1 --no-tags https://github.com/Nilesh002/Pipelined_RCA.git f:/verilog_sva_gh_scraper/data/full_repos/735087806
git clone --depth 1 --no-tags https://github.com/hamsternz/xadc_verilog_help.git f:/verilog_sva_gh_scraper/data/full_repos/735243542
git clone --depth 1 --no-tags https://github.com/rinkwork/verilog_basic.git f:/verilog_sva_gh_scraper/data/full_repos/735476251
git clone --depth 1 --no-tags https://github.com/SalehMousavi/CarRacer.git f:/verilog_sva_gh_scraper/data/full_repos/735603494
git clone --depth 1 --no-tags https://github.com/rjujjav/Quantum-Emulator-ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/736027106
git clone --depth 1 --no-tags https://github.com/dengwenyi88/bus-test.git f:/verilog_sva_gh_scraper/data/full_repos/735548742
git clone --depth 1 --no-tags https://github.com/Pizza3368/CPEN-311---Computer-Architecture-II-.git f:/verilog_sva_gh_scraper/data/full_repos/736168678
git clone --depth 1 --no-tags https://github.com/Tang-KJ/EDA.git f:/verilog_sva_gh_scraper/data/full_repos/736479016
git clone --depth 1 --no-tags https://github.com/liaoyunkun/SM4-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/736511240
git clone --depth 1 --no-tags https://github.com/Tanishqgithub/Design-of-RISC-V-Single-Cycle-Processor-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/736495476
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/8-Bit-ALU-Core.git f:/verilog_sva_gh_scraper/data/full_repos/736080011
git clone --depth 1 --no-tags https://github.com/dengwenyi88/azpr-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/732686420
git clone --depth 1 --no-tags https://github.com/chuanjunzhang/Verilog-design-example.git f:/verilog_sva_gh_scraper/data/full_repos/736515106
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Program-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/736742693
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_MIPS_SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/737796485
git clone --depth 1 --no-tags https://github.com/ryandc-yeo/FPGA-Slot-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/733037706
git clone --depth 1 --no-tags https://github.com/lazybear0425/FPGA-project-111321019-111321035.git f:/verilog_sva_gh_scraper/data/full_repos/737466002
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Sixteen.git f:/verilog_sva_gh_scraper/data/full_repos/738674935
git clone --depth 1 --no-tags https://github.com/gcpadua/VerilogHDLCacheSubSystem.git f:/verilog_sva_gh_scraper/data/full_repos/738654066
git clone --depth 1 --no-tags https://github.com/kimiaghorbani/logic-system-design1.git f:/verilog_sva_gh_scraper/data/full_repos/738624705
git clone --depth 1 --no-tags https://github.com/zayedu/Verilog-Combination-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/739238867
git clone --depth 1 --no-tags https://github.com/Saaaaaaaaaaaaaaaari/-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/739279924
git clone --depth 1 --no-tags https://github.com/Asad674/Pipelined-RISC-V-Integer-Scalar-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/739376143
git clone --depth 1 --no-tags https://github.com/pingi0131/FPGA_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/739293294
git clone --depth 1 --no-tags https://github.com/PriscillaJCorn/Top-module.git f:/verilog_sva_gh_scraper/data/full_repos/739425775
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_LabD.git f:/verilog_sva_gh_scraper/data/full_repos/732685107
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp2_Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/732871187
git clone --depth 1 --no-tags https://github.com/Sooyoungk01/etri2018.git f:/verilog_sva_gh_scraper/data/full_repos/733553845
git clone --depth 1 --no-tags https://github.com/PolashDeb/Design---implementation-of-a-system-on-chip-for-EEG-pattern-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/734244668
git clone --depth 1 --no-tags https://github.com/andyfremont/vendingmachine.git f:/verilog_sva_gh_scraper/data/full_repos/734201636
git clone --depth 1 --no-tags https://github.com/gomadoufu/cpu-starting-from-scratch.git f:/verilog_sva_gh_scraper/data/full_repos/736093389
git clone --depth 1 --no-tags https://github.com/irya-senshi/Multipliers-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/734195709
git clone --depth 1 --no-tags https://github.com/baselkelziye/riscv32im_pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/736643598
git clone --depth 1 --no-tags https://github.com/histefan/tiny-tapeout-snake.git f:/verilog_sva_gh_scraper/data/full_repos/732707225
git clone --depth 1 --no-tags https://github.com/SakethGajawada/Transformers.git f:/verilog_sva_gh_scraper/data/full_repos/739076024
git clone --depth 1 --no-tags https://github.com/usmank23/RTL_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/735200422
git clone --depth 1 --no-tags https://github.com/XHuiWang/SDU_Multi_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/733386544
git clone --depth 1 --no-tags https://github.com/imrun10/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/737848741
git clone --depth 1 --no-tags https://github.com/Nehara831/Processor-for-Image-Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/734178631
git clone --depth 1 --no-tags https://github.com/jacquygis/IIC_Template.git f:/verilog_sva_gh_scraper/data/full_repos/732701013
git clone --depth 1 --no-tags https://github.com/mason30114/ICLab.git f:/verilog_sva_gh_scraper/data/full_repos/738833618
git clone --depth 1 --no-tags https://github.com/hhh2639168682/parctice.git f:/verilog_sva_gh_scraper/data/full_repos/732845310
git clone --depth 1 --no-tags https://github.com/This-is-available/CPU-Design-and-Application-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/733873635
git clone --depth 1 --no-tags https://github.com/Omaghrabi26/DSP_SLICE.git f:/verilog_sva_gh_scraper/data/full_repos/733254478
git clone --depth 1 --no-tags https://github.com/VarrianRin/Verilog_MIPT.git f:/verilog_sva_gh_scraper/data/full_repos/733737312
git clone --depth 1 --no-tags https://github.com/Narukara/ModelComputer.git f:/verilog_sva_gh_scraper/data/full_repos/734718997
git clone --depth 1 --no-tags https://github.com/Dhruv6730/Verilog-based-parking-system.git f:/verilog_sva_gh_scraper/data/full_repos/734334426
git clone --depth 1 --no-tags https://github.com/varuns31/Risc5-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735217444
git clone --depth 1 --no-tags https://github.com/jwwang2003/SingleCycleMIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/735795279
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab6.git f:/verilog_sva_gh_scraper/data/full_repos/735839781
git clone --depth 1 --no-tags https://github.com/KishorKumar0/N-bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/735666063
git clone --depth 1 --no-tags https://github.com/kiarashgb11/Digital-Game-System---FPGA-Development.git f:/verilog_sva_gh_scraper/data/full_repos/736011097
git clone --depth 1 --no-tags https://github.com/Alexm-picard/ECE473_proc.git f:/verilog_sva_gh_scraper/data/full_repos/735963541
git clone --depth 1 --no-tags https://github.com/joshuanieh/CVSD_Final_QR_Decomposition.git f:/verilog_sva_gh_scraper/data/full_repos/735477911
git clone --depth 1 --no-tags https://github.com/OssamaJamalEddin/FB-CPU-Project-MONM-GROUP-.git f:/verilog_sva_gh_scraper/data/full_repos/736231439
git clone --depth 1 --no-tags https://github.com/CNStanLee/RVFPGA_CAN.git f:/verilog_sva_gh_scraper/data/full_repos/735710533
git clone --depth 1 --no-tags https://github.com/LordAdamsy/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/735917549
git clone --depth 1 --no-tags https://github.com/asgarisepide/LoopFilter_PLL.git f:/verilog_sva_gh_scraper/data/full_repos/736475419
git clone --depth 1 --no-tags https://github.com/TwingleMora/8Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/736854306
git clone --depth 1 --no-tags https://github.com/Hamikha/VerilogFFLatchesRepo.git f:/verilog_sva_gh_scraper/data/full_repos/737047912
git clone --depth 1 --no-tags https://github.com/jacorui/pproj.git f:/verilog_sva_gh_scraper/data/full_repos/736744920
git clone --depth 1 --no-tags https://github.com/MunadEAli/SerialHardwareMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/738239834
git clone --depth 1 --no-tags https://github.com/Shengach/IoT_Data_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/738058264
git clone --depth 1 --no-tags https://github.com/youssef47048/8_Bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/737421302
git clone --depth 1 --no-tags https://github.com/YoussefPr0jects/DigitalSystemsProjects.git f:/verilog_sva_gh_scraper/data/full_repos/735582581
git clone --depth 1 --no-tags https://github.com/Vakon84/graphics-gremlin.git f:/verilog_sva_gh_scraper/data/full_repos/737466799
git clone --depth 1 --no-tags https://github.com/duyen2016/CE213_Digital-System-Design-with-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/736495298
git clone --depth 1 --no-tags https://github.com/togawa-sak1ko/Principles-of-Computer-Composition.git f:/verilog_sva_gh_scraper/data/full_repos/737726809
git clone --depth 1 --no-tags https://github.com/jontitalukdar/neos_jt.git f:/verilog_sva_gh_scraper/data/full_repos/736802488
