(this["webpackJsonparduino-web-timers"]=this["webpackJsonparduino-web-timers"]||[]).push([[0],{342:function(t,n,e){},345:function(t,n,e){},346:function(t,n,e){},348:function(t,n,e){},349:function(t,n,e){},350:function(t,n,e){},532:function(t,n,e){"use strict";e.r(n);var r=e(1),o=e.n(r),c=e(29),a=e.n(c),i=(e(342),e(8)),u=e(17),C=e(9),s=e(547),O=e(548),l=e(539),d=e(542),m=e(541),p=e(101),M=e(549),P=(e(344),e(345),e(13)),f=e(537),D=e(230),T=e(231),F=e(544),g=e(545),b=e(546),h=e(59),j=function(t){var n=(t=t.trim().split("\n").map((function(t){return t.trim()})).join("\n")).trim().split("\n\n"),e=Object(h.a)(n),r=e[0],o=e.slice(1);return{registers:B(r),configs:o.map(A)}},A=function(t){var n=t.trim().split("\n").filter((function(t){return!t.startsWith("//")})).map((function(t){return t.trim().split("\t")})),e=Object(h.a)(n),r=e[0];return e.slice(1).map((function(t){return Object.fromEntries(r.map((function(n,e){return[n,t[e].trim().replace(/\\n/g,"\n").replace(/\\t/g,"\t")]})))})).filter((function(t){return!Object.values(t).includes("-")}))},B=function(t){var n=t.trim().split("\n").filter((function(t){return!t.startsWith("//")})).map((function(t){return t.trim().split("\t")})),e=Object(h.a)(n),r=e[0],o=e.slice(1);return Object.fromEntries(r.map((function(t,n){return[t,o.map((function(t){return t[n]}))]})))},v={Timer:{timerMode:"Timer mode",topValue:"Top value of timer",clockPrescalerOrSource:"Clock prescaler or external source",clockDoubler:"Double timer clock speed",ExternalClockInput:"External clock input port",FCPU_UI:"CPU Clock"},"Output A":{CompareOutputModeA:"Behaviour",interruptA:"Interrupt on match",OCnA_OutputPort:"Output port",OCnA_OutputCurrent:"Output current"},"Output B":{CompareOutputModeB:"Behaviour",interruptB:"Interrupt on match",OCnB_OutputPort:"Output port",OCnB_OutputCurrent:"Output current"},"Output C":{CompareOutputModeC:"Behaviour",interruptC:"Interrupt on match",OCnC_OutputPort:"Output port",OCnC_OutputCurrent:"Output current"},Extras:{updateOcrMoment:"When are the OCRs updated",setTovMoment:"When overflow interrupt is triggered",InterruptOnTimerOverflow:"Interrupt on Timer Overflow",InputCaptureNoiseSupression:"Input capture noise supression",InterruptOnInputCapture:"Interrupt on Input Capture",InputCaptureEdgeSelect:"Input Capture Edge Select",DeadTime:"Insert dead time"}},I={timerMode:{Normal:"Counts always up, overflowing to zero. Duty is always 50%.",PCPWM:"Phase correct PWM: Counts up to TOP then down to 0. Output compare registers updated at TOP, maintaining the phase of the PWM. Output is set in one direction and cleared on the other one. Duty goes from full 0% to full 100% but maximum frequency is half that of FPWM.",CTC:"Clear timer on compare: Counts up to TOP and resets to zero. Duty is always 50%.",FPWM:"Fast PWM: Counts up to TOP and resets to zero. Duty cycle cannot go to 0% (on clear-on-compare-match), or to 100% (on set-on-compare-match).",PFCPWM:"Phase frequency correct PWM: idem to PCPWM, but output compare registers are updated at zero, resulting in a constant frequency even when the output compare registers are changed during operation."},topValue:{ICR1:"If ICR1 is not used as top, the input capture pin (ICP1) is PB0.\nIf ICR1 is used as top, ICP1 is disconnected. The input compare register is not double-buffered so it will be updated immediatly (and not on TOP or BOTTOM like OCRs). This may make the timer lose a match if changed near it.",ICR3:"If ICR3 is not used as top, the input capture pin (ICP3) is PF4.\nIf ICR3 is used as top, ICP3 is disconnected. The input compare register is not double-buffered so it will be updated immediatly (and not on TOP or BOTTOM like OCRs). This may make the timer lose a match if changed near it."},OCnA_OutputPort:{"E4+C0":"Both at the same time","AC0P(D6)":"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t15 \nQFP32:\tD6\t10 \nSSOP20:\tD6\t9",B1:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t19 \nQFP32:\tD9\t13 \nSSOP20:\tD9\t11",B3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t23 \nQFP32:\tD11\t15 \nSSOP20:\tD11\t12",C0:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t35 \nQFP32:\tA0\t25 \nSSOP20:\tA0\t17",D3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t1 \nQFP32:\tD3\t1 \nSSOP20:\tD3\t3",D6:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t14 \nQFP32:\tD6\t10 \nSSOP20:\tD6\t9",E4:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t3 \nQFP32:\t-\t3 \nSSOP20:\t-\t-",F1:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t46 \nQFP32:\tD1\t31 \nSSOP20:\tD1\t1",F5:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t9 \nQFP32:\t-\t6 \nSSOP20:\tD?\t6",F6:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t10 \nQFP32:\t-\t- \nSSOP20:\t-\t-",F7:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t17 \nQFP32:\t-\t- \nSSOP20:\tD7\t10"},OCnB_OutputPort:{F2:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t48 \nQFP32:\tD2\t32 \nSSOP20:\tD2\t2",F7:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t17 \nQFP32:\t-\t- \nSSOP20:\tD7\t10",D3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t1 \nQFP32:\tD3\t1 \nSSOP20:\tD3\t3",F4:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t5 \nQFP32:\t-\t5 \nSSOP20:\tD3\t3",B2:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t20 \nQFP32:\tD10\t14 \nSSOP20:\tD10\t12",F3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t4 \nQFP32:\t-\t- \nSSOP20:\t-\t-",D5:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t13 \nQFP32:\tD5\t9 \nSSOP20:\tD5\t8"},OCnC_OutputPort:{F3:"Package\tSilk\tIC\n\u2500\u2500\u2500\u2500\u2500\u2500\u2500\t\u2500\u2500\u2500\u2500\t\u2500\u2500\nQFP48:\tD?\t4 \nQFP32:\t-\t- \nSSOP20:\t-\t-"},updateOcrMoment:{TOP:"OCR registers are updated whenever the timer reaches its top. Can be a fixed number or the value of some register",BOTTOM:"OCR registers are updated when the timer resets to zero",immediate:"OCR registers are updated as soon as they are changed, without a buffer."},InterruptOnInputCapture:{title:"When ICRn not used as TOP and a capture is triggered (PB0 in Timer1, PF4 in Timer3), the counter value is copied into the input capture register (ICRn). The event will also set the input capture flag (ICFn), and this can be used to cause an input capture interrupt, if this interrupt is enabled. \nIt can also be used to trigger an interrupt on compare match against the counter."},InputCaptureNoiseSupression:{on:"The noise canceler improves noise immunity by using a simple digital filtering scheme. The noise canceler input is monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge detector.\n    When enabled, the noise canceler introduces additional four system clock cycles of delay from a change applied\n    to the input, to the update of the ICRn register. The noise canceler uses the system clock and is therefore not affected by the\n    prescaler."},InputCaptureEdgeSelect:{title:"When the ICRn is used as TOP value, the ICPn is disconnected and consequently the input capture function is disabled."},DeadTime:{on:"dead time enable control\n    Setting DTENn to logic one, inserting dead time is enable. Base on waveform generated in B channel compare output, both OCnA and OCnB can insert dead time, whose interval is decided by corresponding counter time of DTRn register. Waveform polarity output by OCnA is decided by relationship between CnMn and COMnB, for details referring to list for waveform polarity after inserting dead time."}},W=(e(346),e(10)),S=e(229),R=e(18),x=30,N=120,E=30,k=50,y=e(2),w=function(t){var n=arguments.length>1&&void 0!==arguments[1]?arguments[1]:0,e=Math.pow(10,n);return Math.round(t*e)/e};function _(t){var n=t.height,e=t.xScale,o=Object(r.useRef)(null),c=o.current;return Object(r.useLayoutEffect)((function(){if(c){var t=Object(R.i)(e.domain()[0],e.domain()[1],10);Object(R.h)(c).call((function(r){r.attr("transform","translate(0,".concat(n-E,")")).call(Object(R.a)(e).tickValues(t).tickPadding(10).tickSize(-n+x+E).tickFormat((function(t){return function(t){if(t=Number(t),!Number.isFinite(t))return"--";if(0===t)return"0";var n=t/60,e=t/60/60,r=1e3*t,o=1e3*r,c=1e3*o;return c<10?w(c,1)+"ns":c<1e3?w(c)+"ns":o<10?w(o,1)+"\u03bcs":o<1e3?w(o)+"\u03bcs":r<10?w(r,1)+"ms":r<1e3?w(r)+"ms":t<10?w(t,1)+"s":e>1?w(e,0)+"h"+w(n%60,1)+"m":n>5?w(n,0)+"m"+w(t%60,1)+"s":w(t,0)+"s"}(t)})).tickSizeOuter(0))}))}}),[c,e,n]),Object(y.jsx)("g",{className:"x axis",ref:o})}function X(t){var n=t.width,e=t.yScale,o=Object(r.useRef)(null),c=o.current;return Object(r.useLayoutEffect)((function(){if(c){var t=Object(R.i)(e.domain()[0],e.domain()[1],10);Object(R.h)(c).call((function(r){return r.attr("transform","translate(".concat(k,",0)")).call(Object(R.b)(e).tickValues(t).tickPadding(10).tickSize(-n+N+k-1).tickFormat((function(t){return t})))})).call((function(t){return t.select(".domain").attr("d",(function(t,n,e){return Object(R.h)(e[0]).attr("d")+"z"}))}))}}),[c,e,n]),Object(y.jsx)("g",{className:"y axis",ref:o})}e(348),e(349);var V=function(t,n,e){return Math.min(Math.max(t,n),e)},G=Object(r.forwardRef)((function(t,n){var e=t.width,o=t.yScale,c=t.setCompareRegisterValue,a=t.compareRegisterValue,u=t.yExtent,C=t.name,s=Object(r.useState)(!1),O=Object(i.a)(s,2),l=O[0],d=O[1];Object(r.useImperativeHandle)(n,(function(){return{onMouseUp:function(){d(!1)},onMouseMove:function(t,n){if(n.preventDefault(),l){var e=o.invert(t);e=V.apply(void 0,[Math.round(e)].concat(Object(P.a)(u))),c(e)}}}}));var m=o(V.apply(void 0,[a].concat(Object(P.a)(u)))),p=Object(r.useCallback)((function(t){d(!0)}),[d]);return Object(y.jsxs)(y.Fragment,{children:[Object(y.jsx)("line",{className:"OCR ".concat(C),x1:k,x2:e-N,y1:m,y2:m}),Object(y.jsx)("line",{className:"OCRHandle ".concat(C),onMouseDown:p,onTouchStart:p,x1:k,x2:e,y1:m,y2:m}),Object(y.jsxs)("text",{className:"OCRText ".concat(C),fill:"currentColor",onMouseDown:p,onTouchStart:p,y:m,x:e-N,dy:".32em",dx:"10",children:[C,"=",a]})]})}));G.displayName="CompareRegisterHandle";var H=G;function Q(t){var n=t.label,e=t.flagValues,r=t.t,o=t.TCNT,c=t.xScale,a=t.yScale;return Object(y.jsx)(y.Fragment,{children:e.map((function(t,e){return t&&Object(y.jsxs)("g",{transform:"translate(".concat(c(r[e]),", ").concat(a(o[e]),")"),children:[Object(y.jsx)("path",{d:Object(R.f)()([[-3,-5],[0,0],[3,-5],[0,0],[0,-12],[20,-12]])}),Object(y.jsx)("text",{y:"-20",x:"0",dy:".32em",children:n},e)]},e)}))})}e(350);function z(t){var n=t.xScale,e=t.yScale,r=t.data,o=t.idx,c=t.name,a=t.curve,u=void 0===a?R.c:a,C=Object(R.f)().x((function(t){var e=Object(i.a)(t,2),r=e[0];e[1];return n(r)})).y((function(t){var n=Object(i.a)(t,2),r=(n[0],n[1]);return e(r)})).curve(u)(r);return Object(y.jsxs)(y.Fragment,{children:[Object(y.jsx)("path",{className:"curve-".concat(o),d:C||void 0}),c&&Object(y.jsx)("text",{className:"OCText ".concat(c),fill:"currentColor",y:e(0),x:n(0)-k,dy:".32em",dx:"10",children:c})]})}var L=function(t,n){return n[{OutputA:"OCnA_OutputPort",OutputB:"OCnB_OutputPort",OutputC:"OCnC_OutputPort",Input:"",DeadTimeA:"",DeadTimeB:""}[t]]},U=function(t,n){return n[{OutputA:"CompareOutputModeA",OutputB:"CompareOutputModeB",OutputC:"CompareOutputModeC",Input:"",DeadTimeA:"",DeadTimeB:""}[t]]},q=function(t,n){return{OutputA:"OCR".concat(n.timerNr,"A"),OutputB:"OCR".concat(n.timerNr,"B"),OutputC:"OCR".concat(n.timerNr,"C"),Input:"ICR".concat(n.timerNr),DeadTimeA:"DTR".concat(n.timerNr,"L"),DeadTimeB:"DTR".concat(n.timerNr,"H")}[t]},K=function(t,n){return n.topValue===q(t,n)},J=function(t,n){return"1"===n[{OutputA:"OCIE".concat(n.timerNr,"A"),OutputB:"OCIE".concat(n.timerNr,"B"),OutputC:"OCIE".concat(n.timerNr,"C"),Input:"ICIE".concat(n.timerNr),DeadTimeA:"DTRL".concat(n.timerNr),DeadTimeB:"DTRH".concat(n.timerNr)}[t]]},Y=function(t,n){return"disconnect"!==(n[{OutputA:"CompareOutputModeA",OutputB:"CompareOutputModeB",OutputC:"CompareOutputModeC",Input:"",DeadTimeA:"",DeadTimeB:""}[t]]||"disconnect")},Z=function(t,n){return K(t,n)||J(t,n)||Y(t,n)&&!("OutputA"===t&&"on"===n.DeadTime)||function(t,n){return"on"===n[{OutputA:"",OutputB:"",OutputC:"",Input:"",DeadTimeA:"DeadTime",DeadTimeB:"DeadTime"}[t]]}(t,n)},$=function(t){return{OutputA:!1,OutputB:!1,OutputC:!1,Input:!0,DeadTimeA:!1,DeadTimeB:!1}[t]},tt=function(t){return{OutputA:!0,OutputB:!0,OutputC:!0,Input:!1,DeadTimeA:!1,DeadTimeB:!1}[t]},nt=function(t){return{OutputA:!1,OutputB:!1,OutputC:!1,Input:!1,DeadTimeA:!0,DeadTimeB:!0}[t]},et=["OutputA","OutputB","OutputC","Input","DeadTimeA","DeadTimeB"],rt=function(t,n){var e=q(t,n),r=parseFloat(n[e]||"");return{genericName:t,name:e,value:r,code:"".concat(e," = ").concat(r,";"),isInput:$(t),isOutput:tt(t),isDeadTime:nt(t),isActiveOutput:Y(t,n),isTop:K(t,n),isInterrupt:J(t,n),isUsed:Z(t,n),outputPin:L(t,n),outputMode:U(t,n)}},ot=function(t){return et.map((function(n){return rt(n,t)}))},ct=e(6),at=e(19),it=e(54),ut=function(t){return new Promise((function(n){return setTimeout(n,t)}))},Ct=!1,st=Object(u.debounce)(function(){var t=Object(it.a)(Object(at.a)().mark((function t(n){var e,r;return Object(at.a)().wrap((function(t){for(;;)switch(t.prev=t.next){case 0:return e=Object.fromEntries(Object.entries(n).filter((function(t){return void 0!==Object(i.a)(t,2)[1]}))),r=new URLSearchParams(e).toString(),Ct=!0,window.location.replace("".concat(window.location.pathname,"#").concat(r)),t.next=6,ut(0);case 6:Ct=!1;case 7:case"end":return t.stop()}}),t)})));return function(n){return t.apply(this,arguments)}}(),100,{leading:!1,trailing:!0,maxWait:100}),Ot=function(){var t=window.location.hash.slice(1);return new URLSearchParams(t)},lt=e(22),dt=[j("//registers\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR0A\tTCCR0B\tTCCR0C\tTIMSK0\tDTR0\tTIFR0\tTCKCSR\tPMX0_0\tPMX0_1\tHDR\tDDRC\tDDRD\tDDRE\tDDRF\nCOM0A1\tFOC0A\tDSX07\t-\tDTR0L\tOC0A\t-\tWCE\t-\t-\tDDC0\tDDD0\tDDE0\tDDF0\nCOM0A0\tFOC0B\tDSX06\t-\t-\tOC0B\tF2XEN\t-\tC1BF4\t-\tDDC1\tDDD1\tDDE1\tDDF1\nCOM0B1\tOC0AS\tDSX05\t-\t-\t-\tTC2XF1\t-\tC1AF5\tHDR5\tDDC2\tDDD2\tDDE2\tDDF2\nCOM0B0\tDTEN0\tDSX04\t-\t-\t-\tTC2XF0\t-\tC0BF3\tHDR4\tDDC3\tDDD3\tDDE3\tDDF3\nDOC0B\tWGM02\t-\t-\tDTR0H\t-\t-\t-\tC0AC0\tHDR3\tDDC4\tDDD4\tDDE4\tDDF4\nDOC0A\tCS02\t-\tOCIE0B\t-\tOCF0B\tAFCKS\t-\tSSB1\tHDR2\tDDC5\tDDD5\tDDE5\tDDF5\nWGM01\tCS01\tDSX01\tOCIE0A\t-\tOCF0A\tTC2XS1\t-\tTXD6\tHDR1\tDDC6\tDDD6\tDDE6\tDDF6\nWGM00\tCS00\tDSX00\tTOIE0\t-\tTOV0\tTC2XS0\t-\tRXD5\tHDR0\tDDC7\tDDD7\tDDE7\tDDF7\n\t\t\t\t\t\t\t\t\t\t\t\t\t\n//constraints\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\n0\t8\t255\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM0\tWGM02\tWGM01\tWGM00\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\t\t\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\t\t\t\t\n2\t0\t1\t0\tCTC\tOCR0A\timmediate\tMAX\t\t\t\t\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\t\t\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\t\t\t\t\n5\t1\t0\t1\tPCPWM\tOCR0A\tTOP\tBOTTOM\t\t\t\t\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\t\t\t\t\n7\t1\t1\t1\tFPWM\tOCR0A\tTOP\tTOP\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0A\tCOM0A1\tCOM0A0\ttimerMode\tCompareOutputModeA\tWGM02\tCompareOutputModeB\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t1\tdisconnect\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM0B\tCOM0B1\tCOM0B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS0\tCS02\tCS01\tCS00\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD4\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD4\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPA_vect) {\\n    /* on OCR0A match */\\n}\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE0B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPB_vect) {\\n    /* on OCR0B match */\\n}\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE0\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER0_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nF2XEN\tTC2XS0\tclockDoubler\tExternalClockInput\t\t\t\t\t\t\t\t\t\t\n0\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\n1\t0\toff\t*\t\t\t\t\t\t\t\t\t\t\n1\t1\ton\tN/A\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nC0AC0\tOC0AS\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\n0\t0\t0\tD6\t\t\t\t\t\t\t\t\t\t\n0\t0\t1\tD6\t\t\t\t\t\t\t\t\t\t\n0\t1\t0\tE4\t\t\t\t\t\t\t\t\t\t\n1\t0\t1\tC0\t\t\t\t\t\t\t\t\t\t\n1\t1\t1\tE4+C0\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nC0BF3\tWCE\tOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\n0\t0\tD5\t\t\t\t\t\t\t\t\t\t\t\n0\t1\tD5\t\t\t\t\t\t\t\t\t\t\t\n1\t1\tF3\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR1\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\n1\tD6\t80mA\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR0\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\n1\tD5\t80mA\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN0\t\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tCOM0A\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN0\tCOM0B\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDD6\tDDE4\tDDC0\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tD6\t1\t*\t*\t\t\t\t\t\t\t\t\t\n!disconnect\tE4\t*\t1\t*\t\t\t\t\t\t\t\t\t\n!disconnect\tC0\t*\t*\t1\t\t\t\t\t\t\t\t\t\n!disconnect\tE4+C0\t*\t1\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDD5\tDDF3\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\t\n!disconnect\tD5\t1\t*\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF3\t*\t1\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR0L\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR0H\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0A\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR0B\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t"),j("TCCR1A\tTCCR1B\tTCCR1C\tTCCR1D\tTIMSK1\tDTR1\tTIFR1\tTCKCSR\tPMX0_0\tPMX0_1\tHDR\tDDRB\tDDRF\nCOM1A1\tICNC1\tFOC1A\tDSX17\t-\t-\t-\t-\tWCE\t-\t-\tDDB0\tDDF0\nCOM1A0\tICES1\tFOC1B\tDSX16\t-\t-\t-\tF2XEN\t-\tC1BF4\t-\tDDB1\tDDF1\nCOM1B1\t-\tDOC1B\tDSX15\tICIE1\t-\tICF1\tTC2XF1\t-\tC1AF5\tHDR5\tDDB2\tDDF2\nCOM1B0\tWGM13\tDOC1A\tDSX14\t-\t-\t-\tTC2XF0\t-\tC0BF3\tHDR4\tDDB3\tDDF3\n-\tWGM12\tDTEN1\t-\t-\t-\t-\t-\t-\tC0AC0\tHDR3\tDDB4\tDDF4\n-\tCS12\t-\t-\tOCIE1A\t-\tOCF1B\tAFCKS\t-\tSSB1\tHDR2\tDDB5\tDDF5\nWGM11\tCS11\t-\tDSX11\tOCIE1B\t-\tOCF1A\tTC2XS1\t-\tTXD6\tHDR1\tDDB6\tDDF6\nWGM10\tCS10\t-\tDSX10\tTOIE1\t-\tTOV1\tTC2XS0\t-\tRXD5\tHDR0\tDDB7\tDDF7\n\t\t\t\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\n1\t16\t65535\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nWGM1\tWGM13\tWGM12\tWGM11\tWGM10\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\t\t\n0\t0\t0\t0\t0\tNormal\t0xFFFF\timmediate\tMAX\t\t\t\t\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\tBOTTOM\t\t\t\t\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\tBOTTOM\t\t\t\t\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\tBOTTOM\t\t\t\t\n4\t0\t1\t0\t0\tCTC\tOCR1A\timmediate\tMAX\t\t\t\t\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\tTOP\t\t\t\t\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\tTOP\t\t\t\t\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\tTOP\t\t\t\t\n8\t1\t0\t0\t0\tPFCPWM\tICR1\tBOTTOM\tBOTTOM\t\t\t\t\n9\t1\t0\t0\t1\tPFCPWM\tOCR1A\tBOTTOM\tBOTTOM\t\t\t\t\n10\t1\t0\t1\t0\tPCPWM\tICR1\tTOP\tBOTTOM\t\t\t\t\n11\t1\t0\t1\t1\tPCPWM\tOCR1A\tTOP\tBOTTOM\t\t\t\t\n12\t1\t1\t0\t0\tCTC\tICR1\timmediate\tMAX\t\t\t\t\n13\t1\t1\t0\t1\treserved\t-\t-\t-\t\t\t\t\n14\t1\t1\t1\t0\tFPWM\tICR1\tTOP\tTOP\t\t\t\t\n15\t1\t1\t1\t1\tFPWM\tOCR1A\tTOP\tTOP\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nCOM1A\tCOM1A1\tCOM1A0\ttimerMode\tCompareOutputModeA\tWGM1\tCompareOutputModeB\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nCOM1B\tCOM1B1\tCOM1B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nCS1\tCS12\tCS11\tCS10\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD5\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD5\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE1A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPA_vect) {\\n    /* on OCR0A match */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE1B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPB_vect) {\\n    /* on OCR0B match */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE1\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nICIE1\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\tISR(TIMER1_CAPT_vect) {\\n    /* on input capture */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nICNC1\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nICES1\tInputCaptureEdgeSelect\t\t\t\t\t\t\t\t\t\t\t\n0\tfalling\t\t\t\t\t\t\t\t\t\t\t\n1\trising\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nF2XEN\tTC2XS1\tclockDoubler\tExternalClockInput\t\t\t\t\t\t\t\t\t\n0\t0\toff\t*\t\t\t\t\t\t\t\t\t\n1\t0\toff\t*\t\t\t\t\t\t\t\t\t\n1\t1\ton\tN/A\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nC1BF4\tWCE\tOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\n0\t0\tB2\t\t\t\t\t\t\t\t\t\t\n0\t1\tB2\t\t\t\t\t\t\t\t\t\t\n1\t1\tF4\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nC1AF5\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\n0\t0\tB1\t\t\t\t\t\t\t\t\t\t\n0\t1\tB1\t\t\t\t\t\t\t\t\t\t\n1\t1\tF5\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nHDR4\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\n1\tF4\t80mA\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nHDR5\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\n1\tF5\t80mA\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN1\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\nPFCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tCOM1A\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN1\tCOM1B\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDB1\tDDF5\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tB1\t1\t*\t\t\t\t\t\t\t\t\t\n!disconnect\tF5\t*\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDB2\tDDF4\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\t\t\t\n!disconnect\tB2\t1\t*\t\t\t\t\t\t\t\t\t\n!disconnect\tF4\t*\t1\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nDTR1L\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nDTR1H\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nICR1\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nOCR1A\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\nOCR1B\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t"),j("//REGISTERS\t\t\t\t\t\t\t\t\t\nTCCR2A\tTCCR2B\tTIMSK2\tTIFR2\tPMX0_0\tPMX1\tHDR\tDDRB\tDDRD\tDDRF\nCOM2A1\tFOC2A\t-\t-\tWCE\t-\t-\tDDB0\tDDD0\tDDF0\nCOM2A0\tFOC2B\t-\t-\t-\t-\t-\tDDB1\tDDD1\tDDF1\nCOM2B1\t-\t-\t-\t-\t-\tHDR5\tDDB2\tDDD2\tDDF2\nCOM2B0\t-\t-\t-\t-\t-\tHDR4\tDDB3\tDDD3\tDDF3\n-\tWGM22\t-\t-\t-\t-\tHDR3\tDDB4\tDDD4\tDDF4\n-\tCS22\tOCIE2B\tOCF2B\t-\tC3AC\tHDR2\tDDB5\tDDD5\tDDF5\nWGM21\tCS21\tOCIE2A\tOCF2A\t-\tC2BF7\tHDR1\tDDB6\tDDD6\tDDF6\nWGM20\tCS20\tTOIE2\tTOV2\t-\tC2AF6\tHDR0\tDDB7\tDDD7\tDDF7\n\t\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\n2\t8\t255\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nWGM2\tWGM22\tWGM21\tWGM20\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\t\t\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\t\t\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\t\t\n2\t0\t1\t0\tCTC\tOCR2A\timmediate\tMAX\t\t\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\t\t\n4\t1\t0\t0\t-\t-\t-\t-\t\t\n5\t1\t0\t1\tPCPWM\tOCR2A\tTOP\tBOTTOM\t\t\n6\t1\t1\t0\t-\t-\t-\t-\t\t\n7\t1\t1\t1\tFPWM\tOCR2A\tTOP\tTOP\t\t\n\t\t\t\t\t\t\t\t\t\nCOM2A\tCOM2A1\tCOM2A0\ttimerMode\tCompareOutputModeA\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nCOM2B\tCOM2B1\tCOM2B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nCS2\tCS22\tCS21\tCS20\tclockPrescalerOrSource\t\t\t\t\t\n1\t0\t0\t1\t1\t\t\t\t\t\n2\t0\t1\t0\t8\t\t\t\t\t\n3\t0\t1\t1\t32\t\t\t\t\t\n4\t1\t0\t0\t64\t\t\t\t\t\n5\t1\t0\t1\t128\t\t\t\t\t\n6\t1\t1\t0\t256\t\t\t\t\t\n7\t1\t1\t1\t1024\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nOCIE2A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPA_vect) {\\n    /* on OCR2A match */\\n}\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nOCIE2B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPB_vect) {\\n    /* on OCR2B match */\\n}\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nTOIE2\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\n1\ton\tISR(TIMER2_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nC2AF6\tOCnA_OutputPort\tWCE\t\t\t\t\t\t\t\n0\tB3\t0\t\t\t\t\t\t\t\n0\tB3\t1\t\t\t\t\t\t\t\n1\tF6\t1\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nC2BF7\tOCnB_OutputPort\tWCE\t\t\t\t\t\t\t\n0\tD3\t0\t\t\t\t\t\t\t\n0\tD3\t1\t\t\t\t\t\t\t\n1\tF7\t1\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDB3\tDDF6\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\n!disconnect\tB3\t1\t*\t\t\t\t\t\t\n!disconnect\tF6\t*\t1\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDD3\tDDF7\t\t\t\t\t\t\ndisconnect\t*\t0\t0\t\t\t\t\t\t\n!disconnect\tD3\t1\t*\t\t\t\t\t\t\n!disconnect\tF7\t*\t1\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nOCR2A\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\nOCR2B\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t"),j("// REGISTERS\t\t\t\t\t\t\t\t\t\t\t\t\t\nTCCR3A\tTCCR3B\tTCCR3C\tTCCR3D\tDTR3\tTIMSK3\tTIFR3\tPMX0_0\tPMX0_1\tPMX1\tPMX2\tHDR\tDDRF\t\nCOM3A1\tICNC3\tFOC3A\tDSX37\t-\t-\t-\tWCE\t-\t-\t-\t-\tDDF0\t\nCOM3A0\tICES3\tFOC3B\tDSX36\t-\t-\t-\t-\tC1BF4\t-\t-\t-\tDDF1\t\nCOM3B1\t-\tDOC3B\tDSX35\t-\tICIE3\tICF3\t-\tC1AF5\t-\t-\tHDR5\tDDF2\t\nCOM3B0\tWGM33\tDOC3A\tDSX34\t-\t-\t-\t-\tC0BF3\t-\t-\tHDR4\tDDF3\t\nCOM3C1\tWGM32\tDTEN3\t-\t-\tOCIE3C\tOCF3C\t-\tC0AC0\t-\t-\tHDR3\tDDF4\t\nCOM3C0\tCS32\t-\t-\t-\tOCIE3B\tOCF3B\t-\tSSB1\tC3AC\t-\tHDR2\tDDF5\t\nWGM31\tCS31\tDOC3C\tDSX31\t-\tOCIE3A\tOCF3A\t-\tTXD6\tC2BF7\t-\tHDR1\tDDF6\t\nWGM30\tCS30\tFOC3C\tDSX30\t-\tTOIE3\tTOV3\t-\tRXD5\tC2AF6\t-\tHDR0\tDDF7\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\n// CONSTRAINTS\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\t\t\t\t\t\n3\t16\t65535\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nWGM3\tWGM33\tWGM32\tWGM31\tWGM30\ttimerMode\ttopValue\tupdateOcrMoment\t\tsetTovMoment\t\t\t\t\n0\t0\t0\t0\t0\tNormal\t0xFFFF\tImmediately\t\tMAX\t\t\t\t\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\t\tBOTTOM\t\t\t\t\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\t\tBOTTOM\t\t\t\t\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\t\tBOTTOM\t\t\t\t\n4\t0\t1\t0\t0\tCTC\tOCR3A\tImmediately\t\tMAX\t\t\t\t\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\t\tTOP\t\t\t\t\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\t\tTOP\t\t\t\t\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\t\tTOP\t\t\t\t\n8\t1\t0\t0\t0\tPFCPWM\tICR3\tBOTTOM\t\tBOTTOM\t\t\t\t\n9\t1\t0\t0\t1\tPFCPWM\tOCR3A\tBOTTOM\t\tBOTTOM\t\t\t\t\n10\t1\t0\t1\t0\tPCPWM\tICR3\tTOP\t\tBOTTOM\t\t\t\t\n11\t1\t0\t1\t1\tPCPWM\tOCR3A\tTOP\t\tBOTTOM\t\t\t\t\n12\t1\t1\t0\t0\tCTC\tICR3\tImmediately\t\tMAX\t\t\t\t\n13\t1\t1\t0\t1\t-\t-\t-\t\t-\t\t\t\t\n14\t1\t1\t1\t0\tFPWM\tICR3\tTOP\t\tTOP\t\t\t\t\n15\t1\t1\t1\t1\tFPWM\tOCR3A\tTOP\t\tTOP\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3A\tCOM3A1\tCOM3A0\ttimerMode\tCompareOutputModeA\tWGM3\tCompareOutputModeB\tCompareOutputModeC\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t*\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t*\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t*\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t*\t*\t*\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t*\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t*\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t*\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t*\t*\t*\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t*\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t*\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t*\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t*\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t*\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\tdisconnect\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t*\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t*\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3B\tCOM3B1\tCOM3B0\ttimerMode\tCompareOutputModeB\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCOM3C\tCOM3C1\tCOM3C0\ttimerMode\tCompareOutputModeC\t\t\t\t\t\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\t\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\t\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\t\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\t\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\t\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\t\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCS3\tCS32\tCS31\tCS30\tclockPrescalerOrSource\tExternalClockInput\t\t\t\t\t\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\t\t\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\t\t\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\t\t\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\t\t\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\t\t\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tPF6\t\t\t\t\t\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tPF6\t\t\t\t\t\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nInterruptCommonSignature\t\t\t\t\t\t\t\t\t\t\t\t\t\nISR(TIMER3_vect)\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3A\tinterruptA\tCompareOutputModeA\tinterruptVectorCodeA\t\t\t\t\t\t\t\t\t\t\n0\toff\t*\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\t!disconnect\tif (TIFR3 & (1 << OCF3A)) {\\n    TIFR3 = 1 << OCF3A;\\n    /* on OCR3A match */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3B\tinterruptB\tCompareOutputModeB\tinterruptVectorCodeB\t\t\t\t\t\t\t\t\t\t\n0\toff\t*\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\t!disconnect\tif (TIFR3 & (1 << OCF3B)) {\\n    TIFR3 = 1 << OCF3B;\\n    /* on OCR3B match */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCIE3C\tinterruptC\tCompareOutputModeC\tinterruptVectorCodeC\t\t\t\t\t\t\t\t\t\t\n0\toff\t*\t//nocode\t\t\t\t\t\t\t\t\t\t\n1\ton\t!disconnect\tif (TIFR3 & (1 << OCF3C)) {\\n    TIFR3 = 1 << OCF3C;\\n    /* on OCR3C match */\\n}\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nTOIE3\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << TOV3)) {\\n    TIFR3 = 1 << TOV3;\\n    /* on overflow */\\n}\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nICIE3\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\t\t\t\t\t\n1\ton\tif (TIFR3 & (1 << ICF3)) {\\n    TIFR3 = 1 << ICF3;\\n    /* on capture */\\n}\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nICNC3\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nC3AC\tWCE\tOCnA_OutputPort\t\t\t\t\t\t\t\t\t\t\t\n0\t0\tF1\t\t\t\t\t\t\t\t\t\t\t\n0\t1\tF1\t\t\t\t\t\t\t\t\t\t\t\n1\t1\tAC0P(D6)\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\nF2\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnC_OutputPort\t\t\t\t\t\t\t\t\t\t\t\t\t\nF3\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR2\tOCnA_OutputPort\tOCnA_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\n1\tF1\t80mA\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nHDR3\tOCnB_OutputPort\tOCnB_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t12mA\t\t\t\t\t\t\t\t\t\t\t\n1\tF2\t80mA\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCnC_OutputCurrent\t\t\t\t\t\t\t\t\t\t\t\t\t\n12mA\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tDeadTime\t\t\t\t\t\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\ntimerMode\tDTEN3\t\t\t\t\t\t\t\t\t\t\t\t\nNormal\t0\t\t\t\t\t\t\t\t\t\t\t\t\nCTC\t0\t\t\t\t\t\t\t\t\t\t\t\t\nFPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\nPCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\nPFCPWM\t*\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tCOM3A\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTEN3\tCOM3B\t\t\t\t\t\t\t\t\t\t\t\t\n0\t*\t\t\t\t\t\t\t\t\t\t\t\t\n1\t2\t\t\t\t\t\t\t\t\t\t\t\t\n1\t3\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDF1\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF1\t1\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tAC0P(D6)\t*\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDF2\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF2\t1\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nCompareOutputModeC\tOCnC_OutputPort\tDDF3\t\t\t\t\t\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\t\t\t\t\t\n!disconnect\tF3\t1\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR3L\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nDTR3H\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nICR3\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3A\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3B\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\nOCR3C\t\t\t\t\t\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\t\t\t\t\t")];dt.forEach((function(t){return t.configs.push(A("\nFCPU\tFCPU_UI\n32000000\t32Mhz\n16000000\t16Mhz\n8000000\t8Mhz\n4000000\t4Mhz\n2000000\t2Mhz\n1000000\t1Mhz\n"))}));var mt=dt,pt=[j("//REGISTERS\t\t\t\t\t\t\t\nTCCR0A\tTCCR0B\tTCCR0C\tTIMSK0\tTIFR0\tDDRD\t\t\nCOM0A1\tFOC0A\tDSX07\t-\tOC0A\tDDD0\t\t\nCOM0A0\tFOC0B\tDSX06\t-\tOC0B\tDDD1\t\t\nCOM0B1\t-\tDSX05\t-\t-\tDDD2\t\t\nCOM0B0\t-\tDSX04\t-\t-\tDDD3\t\t\n-\tWGM02\t-\t-\t-\tDDD4\t\t\n-\tCS02\t-\tOCIE0B\tOCF0B\tDDD5\t\t\nWGM01\tCS01\tDSX01\tOCIE0A\tOCF0A\tDDD6\t\t\nWGM00\tCS00\tDSX00\tTOIE0\tTOV0\tDDD7\t\t\n\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\n0\t8\t255\t\t\t\t\t\n\t\t\t\t\t\t\t\nWGM0\tWGM02\tWGM01\tWGM00\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\n2\t0\t1\t0\tCTC\tOCR0A\timmediate\tMAX\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\n4\t1\t0\t0\t-\t-\t-\t-\n5\t1\t0\t1\tPCPWM\tOCR0A\tTOP\tBOTTOM\n6\t1\t1\t0\t-\t-\t-\t-\n7\t1\t1\t1\tFPWM\tOCR0A\tTOP\tTOP\n\t\t\t\t\t\t\t\nCOM0A\tCOM0A1\tCOM0A0\ttimerMode\tCompareOutputModeA\tWGM02\tCompareOutputModeB\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\n2\t1\t0\tNormal\tclear\t*\t*\t\n3\t1\t1\tNormal\tset\t*\t*\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\n2\t1\t0\tCTC\tclear\t*\t*\t\n3\t1\t1\tCTC\tset\t*\t*\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\n1\t0\t1\tFPWM\ttoggle\t1\tdisconnect\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\n1\t0\t1\tPCPWM\ttoggle\t1\tdisconnect\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\n\t\t\t\t\t\t\t\nCOM0B\tCOM0B1\tCOM0B0\ttimerMode\tCompareOutputModeB\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\n\t\t\t\t\t\t\t\nCS0\tCS02\tCS01\tCS00\tclockPrescalerOrSource\tExternalClockInput\t\t\n1\t0\t0\t1\t1\tN/A\t\t\n2\t0\t1\t0\t8\tN/A\t\t\n3\t0\t1\t1\t64\tN/A\t\t\n4\t1\t0\t0\t256\tN/A\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\n6\t1\t1\t0\texternal clock falling edge\tD4\t\t\n7\t1\t1\t1\texternal clock rising edge\tD4\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\n\t\t\t\t\t\t\t\nOCIE0A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPA_vect) {\\n    /* on OCR0A match */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCIE0B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER0_COMPB_vect) {\\n    /* on OCR0B match */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nTOIE0\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER0_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\nD6\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\nD5\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDD6\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\n!disconnect\tD6\t1\t\t\t\t\t\n\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDD5\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\n!disconnect\tD5\t1\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCR0A\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCR0B\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t"),j("//REGISTERS\t\t\t\t\t\t\t\t\nTCCR1A\tTCCR1B\tTCCR1C\tTIMSK1\tDTR1\tTIFR1\tDDRB\t\t\nCOM1A1\tICNC1\tFOC1A\t-\t-\t-\tDDB0\t\t\nCOM1A0\tICES1\tFOC1B\t-\t-\t-\tDDB1\t\t\nCOM1B1\t-\t-\tICIE1\t-\tICF1\tDDB2\t\t\nCOM1B0\tWGM13\t-\t-\t-\t-\tDDB3\t\t\n-\tWGM12\t-\t-\t-\t-\tDDB4\t\t\n-\tCS12\t-\tOCIE1A\t-\tOCF1B\tDDB5\t\t\nWGM11\tCS11\t-\tOCIE1B\t-\tOCF1A\tDDB6\t\t\nWGM10\tCS10\t-\tTOIE1\t-\tTOV1\tDDB7\t\t\n\t\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\t\n1\t16\t65535\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nWGM1\tWGM13\tWGM12\tWGM11\tWGM10\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\n0\t0\t0\t0\t0\tNormal\t0xFFFF\timmediate\tMAX\n1\t0\t0\t0\t1\tPCPWM\t0x00FF\tTOP\tBOTTOM\n2\t0\t0\t1\t0\tPCPWM\t0x01FF\tTOP\tBOTTOM\n3\t0\t0\t1\t1\tPCPWM\t0x03FF\tTOP\tBOTTOM\n4\t0\t1\t0\t0\tCTC\tOCR1A\timmediate\tMAX\n5\t0\t1\t0\t1\tFPWM\t0x00FF\tBOTTOM\tTOP\n6\t0\t1\t1\t0\tFPWM\t0x01FF\tBOTTOM\tTOP\n7\t0\t1\t1\t1\tFPWM\t0x03FF\tBOTTOM\tTOP\n8\t1\t0\t0\t0\tPFCPWM\tICR1\tBOTTOM\tBOTTOM\n9\t1\t0\t0\t1\tPFCPWM\tOCR1A\tBOTTOM\tBOTTOM\n10\t1\t0\t1\t0\tPCPWM\tICR1\tTOP\tBOTTOM\n11\t1\t0\t1\t1\tPCPWM\tOCR1A\tTOP\tBOTTOM\n12\t1\t1\t0\t0\tCTC\tICR1\timmediate\tMAX\n13\t1\t1\t0\t1\treserved\t-\t-\t-\n14\t1\t1\t1\t0\tFPWM\tICR1\tTOP\tTOP\n15\t1\t1\t1\t1\tFPWM\tOCR1A\tTOP\tTOP\n\t\t\t\t\t\t\t\t\nCOM1A\tCOM1A1\tCOM1A0\ttimerMode\tCompareOutputModeA\tWGM1\tCompareOutputModeB\t\t\n0\t0\t0\tNormal\tdisconnect\t*\t*\t\t\n1\t0\t1\tNormal\ttoggle\t*\t*\t\t\n2\t1\t0\tNormal\tclear\t*\t*\t\t\n3\t1\t1\tNormal\tset\t*\t*\t\t\n0\t0\t0\tCTC\tdisconnect\t*\t*\t\t\n1\t0\t1\tCTC\ttoggle\t*\t*\t\t\n2\t1\t0\tCTC\tclear\t*\t*\t\t\n3\t1\t1\tCTC\tset\t*\t*\t\t\n0\t0\t0\tFPWM\tdisconnect\t*\t*\t\t\n1\t0\t1\tFPWM\ttoggle\t15\tdisconnect\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t*\t*\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t*\t*\t\t\n0\t0\t0\tPCPWM\tdisconnect\t*\t*\t\t\n1\t0\t1\tPCPWM\ttoggle\t11\tdisconnect\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t*\t*\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t*\t*\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t*\t*\t\t\n1\t0\t1\tPFCPWM\ttoggle\t9\tdisconnect\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t*\t*\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t*\t*\t\t\n\t\t\t\t\t\t\t\t\nCOM1B\tCOM1B1\tCOM1B0\ttimerMode\tCompareOutputModeB\t\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\t\n1\t0\t1\tFPWM\tdisconnect\t\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\t\n1\t0\t1\tPCPWM\tdisconnect\t\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\t\n0\t0\t0\tPFCPWM\tdisconnect\t\t\t\t\n1\t0\t1\tPFCPWM\tdisconnect\t\t\t\t\n2\t1\t0\tPFCPWM\tclear-up, set-down\t\t\t\t\n3\t1\t1\tPFCPWM\tset-up, clear-down\t\t\t\t\n\t\t\t\t\t\t\t\t\nCS1\tCS12\tCS11\tCS10\tclockPrescalerOrSource\tExternalClockInput\t\t\t\n1\t0\t0\t1\t1\tN/A\t\t\t\n2\t0\t1\t0\t8\tN/A\t\t\t\n3\t0\t1\t1\t64\tN/A\t\t\t\n4\t1\t0\t0\t256\tN/A\t\t\t\n5\t1\t0\t1\t1024\tN/A\t\t\t\n6\t1\t1\t0\texternal clock falling edge\tD5\t\t\t\n7\t1\t1\t1\texternal clock rising edge\tD5\t\t\t\n0\t0\t0\t0\tdisconnect\tN/A\t\t\t\n\t\t\t\t\t\t\t\t\nOCIE1A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPA_vect) {\\n    /* on OCR0A match */\\n}\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nOCIE1B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\n1\ton\tISR(TIMER1_COMPB_vect) {\\n    /* on OCR0B match */\\n}\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nTOIE1\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\n1\ton\tISR(TIMER1_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nICIE1\tInterruptOnInputCapture\tinterruptVectorCaptureCode\t\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\t\n1\ton\tISR(TIMER1_CAPT_vect) {\\n    /* on input capture */\\n}\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nICNC1\tInputCaptureNoiseSupression\t\t\t\t\t\t\t\n0\toff\t\t\t\t\t\t\t\n1\ton\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nICES1\tInputCaptureEdgeSelect\t\t\t\t\t\t\t\n0\tfalling\t\t\t\t\t\t\t\n1\trising\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\t\nB2\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\t\nB1\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDB1\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\n!disconnect\tB1\t1\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDB2\t\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\t\n!disconnect\tB2\t1\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nICR1\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nOCR1A\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\nOCR1B\t\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\t"),j("//REGISTERS\t\t\t\t\t\t\t\nTCCR2A\tTCCR2B\tTIMSK2\tTIFR2\tDDRB\tDDRD\t\t\nCOM2A1\tFOC2A\t-\t-\tDDB0\tDDD0\t\t\nCOM2A0\tFOC2B\t-\t-\tDDB1\tDDD1\t\t\nCOM2B1\t-\t-\t-\tDDB2\tDDD2\t\t\nCOM2B0\t-\t-\t-\tDDB3\tDDD3\t\t\n-\tWGM22\t-\t-\tDDB4\tDDD4\t\t\n-\tCS22\tOCIE2B\tOCF2B\tDDB5\tDDD5\t\t\nWGM21\tCS21\tOCIE2A\tOCF2A\tDDB6\tDDD6\t\t\nWGM20\tCS20\tTOIE2\tTOV2\tDDB7\tDDD7\t\t\n\t\t\t\t\t\t\t\n//CONSTRAINTS\t\t\t\t\t\t\t\ntimerNr\ttimerBits\tcounterMax\t\t\t\t\t\n2\t8\t255\t\t\t\t\t\n\t\t\t\t\t\t\t\nWGM2\tWGM22\tWGM21\tWGM20\ttimerMode\ttopValue\tupdateOcrMoment\tsetTovMoment\n0\t0\t0\t0\tNormal\t0xFF\timmediate\tMAX\n1\t0\t0\t1\tPCPWM\t0xFF\tTOP\tBOTTOM\n2\t0\t1\t0\tCTC\tOCR2A\timmediate\tMAX\n3\t0\t1\t1\tFPWM\t0xFF\tTOP\tMAX\n4\t1\t0\t0\t-\t-\t-\t-\n5\t1\t0\t1\tPCPWM\tOCR2A\tTOP\tBOTTOM\n6\t1\t1\t0\t-\t-\t-\t-\n7\t1\t1\t1\tFPWM\tOCR2A\tTOP\tTOP\n\t\t\t\t\t\t\t\nCOM2A\tCOM2A1\tCOM2A0\ttimerMode\tCompareOutputModeA\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\n\t\t\t\t\t\t\t\nCOM2B\tCOM2B1\tCOM2B0\ttimerMode\tCompareOutputModeB\t\t\t\n0\t0\t0\tNormal\tdisconnect\t\t\t\n1\t0\t1\tNormal\ttoggle\t\t\t\n2\t1\t0\tNormal\tclear\t\t\t\n3\t1\t1\tNormal\tset\t\t\t\n0\t0\t0\tCTC\tdisconnect\t\t\t\n1\t0\t1\tCTC\ttoggle\t\t\t\n2\t1\t0\tCTC\tclear\t\t\t\n3\t1\t1\tCTC\tset\t\t\t\n0\t0\t0\tFPWM\tdisconnect\t\t\t\n1\t0\t1\tFPWM\t-\t\t\t\n2\t1\t0\tFPWM\tclear-on-match, set-at-max\t\t\t\n3\t1\t1\tFPWM\tset-on-match, clear-at-max\t\t\t\n0\t0\t0\tPCPWM\tdisconnect\t\t\t\n1\t0\t1\tPCPWM\t-\t\t\t\n2\t1\t0\tPCPWM\tclear-up, set-down\t\t\t\n3\t1\t1\tPCPWM\tset-up, clear-down\t\t\t\n\t\t\t\t\t\t\t\nCS2\tCS22\tCS21\tCS20\tclockPrescalerOrSource\t\t\t\n1\t0\t0\t1\t1\t\t\t\n2\t0\t1\t0\t8\t\t\t\n3\t0\t1\t1\t32\t\t\t\n4\t1\t0\t0\t64\t\t\t\n5\t1\t0\t1\t128\t\t\t\n6\t1\t1\t0\t256\t\t\t\n7\t1\t1\t1\t1024\t\t\t\n0\t0\t0\t0\tdisconnect\t\t\t\n\t\t\t\t\t\t\t\nOCIE2A\tinterruptA\tinterruptVectorCodeA\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPA_vect) {\\n    /* on OCR2A match */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCIE2B\tinterruptB\tinterruptVectorCodeB\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER2_COMPB_vect) {\\n    /* on OCR2B match */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nTOIE2\tInterruptOnTimerOverflow\tinterruptVectorCodeOVF\t\t\t\t\t\n0\toff\t//nocode\t\t\t\t\t\n1\ton\tISR(TIMER2_OVF_vect) {\\n    /* on overflow */\\n}\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCnA_OutputPort\t\t\t\t\t\t\t\nB3\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCnB_OutputPort\t\t\t\t\t\t\t\nD3\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nCompareOutputModeA\tOCnA_OutputPort\tDDB3\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\n!disconnect\tB3\t1\t\t\t\t\t\n\t\t\t\t\t\t\t\nCompareOutputModeB\tOCnB_OutputPort\tDDD3\t\t\t\t\t\ndisconnect\t*\t0\t\t\t\t\t\n!disconnect\tD3\t1\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCR2A\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\nOCR2B\t\t\t\t\t\t\t\n*\t\t\t\t\t\t\t")];pt.forEach((function(t){return t.configs.push(A("\nFCPU\tFCPU_UI\n16000000\t16Mhz\n20000000\t20Mhz\n8000000\t8Mhz\n4000000\t4Mhz\n2000000\t2Mhz\n1000000\t1Mhz\n"))}));var Mt,Pt,ft,Dt=pt;!function(t){t.Normal="Normal",t.Internal="With Internals",t.ByDependencies="By Dependencies"}(Mt||(Mt={})),function(t){t.LGT8F328P="LGT8F328P",t.ATMEGA328P="ATMEGA328P"}(Pt||(Pt={}));var Tt=(ft={},Object(lt.a)(ft,Pt.LGT8F328P,mt),Object(lt.a)(ft,Pt.ATMEGA328P,Dt),ft),Ft=Object(C.c)({key:"PanelModeState",default:Mt.Normal}),gt={mcu:Pt.ATMEGA328P,timer:"0"},bt=function(){return Object(C.j)(It)(function(){var t=Object(r.useState)(Ot()),n=Object(i.a)(t,2),e=n[0],o=n[1];return Object(r.useEffect)((function(){var t=function(){Ct||o(Ot())};return window.addEventListener("hashchange",t),function(){return window.removeEventListener("hashchange",t)}}),[]),Object.fromEntries(e.entries())}()),Object(y.jsx)(y.Fragment,{})},ht=function(){var t=Object(C.i)(It);return st(Object(W.a)(Object(W.a)({},gt),t)),Object(y.jsx)(y.Fragment,{})},jt=function(){return Object(y.jsxs)(y.Fragment,{children:[Object(y.jsx)(ht,{}),Object(y.jsx)(bt,{})]})},At=Object(C.c)({key:"userConfigState_vars",default:[],dangerouslyAllowMutability:!0}),Bt=Object(C.d)({key:"userConfigState_store",default:function(t){return gt[t]}}),vt=Object(C.f)({key:"userConfigState",get:function(t){return function(n){return(0,n.get)(Bt(t))}},set:function(t){return function(n,e){var r=n.set;e instanceof C.a&&(e=void 0),r(Bt(t),e),r(At,(function(n){var r=void 0===e?Object(u.without)(n,t):Object(u.uniq)([].concat(Object(P.a)(n),[t]));return n.length=0,n.push.apply(n,Object(P.a)(r)),r}))}}}),It=Object(C.e)({key:"userConfigStateBulk",get:function(t){var n=t.get;return Object.fromEntries(n(At).map((function(t){return[t,n(vt(t))]})))},set:function(t,n){var e=t.get,r=t.set;if(n instanceof C.a)return console.warn("why");var o,c=Object(u.uniq)([].concat(Object(P.a)(e(At)),Object(P.a)(Object.keys(n)))),a=Object(ct.a)(c);try{for(a.s();!(o=a.n()).done;){var i=o.value;r(vt(i),n[i])}}catch(s){a.e(s)}finally{a.f()}}}),Wt=Object(C.e)({key:"mcuTimers",get:function(t){var n=(0,t.get)(vt("mcu"));return Tt[n]}}),St=Object(C.e)({key:"timerState",get:function(t){var n=t.get;return n(Wt)[+(n(vt("timer"))||0)]}}),Rt=e(141),xt=e.n(Rt),Nt=e(142),Et=e.n(Nt),kt=e(46),yt=e(58),wt=Object(C.e)({key:"groupsState",get:function(t){var n=t.get;return en(n(St).configs)}}),_t=Object(C.f)({key:"groupsState",get:function(t){return function(n){return(0,n.get)(wt)[t]}}}),Xt=Object(C.f)({key:"suggestedGroupAssignmentState",get:function(t){return function(n){for(var e=n.get,r=e(Ht(t)),o=e(_t(t)),c=e(zt(t)),a={},i=0,C=Object.keys(c);i<C.length;i++){var s=C[i];c[s].length<2||(a[s]=c[s][0],c=cn([[a],[r]].concat(Object(P.a)(o)),c))}return Object(u.mapValues)(c,(function(t){return t[0]}))}}}),Vt=Object(C.f)({key:"suggestedVarAssignmentState",get:function(t){return function(n){var e=n.get,r=e(Qt(t));if(-1!==r)return e(Xt(r))[t]}}}),Gt=Object(C.e)({key:"suggestedAssignmentState",get:function(t){var n=t.get,e=n(wt).map((function(t,e){return n(Xt(e))})).flat();return Object.assign.apply(Object,[{}].concat(Object(P.a)(e)))}}),Ht=Object(C.f)({key:"groupConfigState",get:function(t){return function(n){var e,r=n.get,o=function(t){return Object(u.uniq)(t.flatMap((function(t){return Object.keys(t[0])})))}(r(_t(t))),c={},a=Object(ct.a)(o);try{for(a.s();!(e=a.n()).done;){var i=e.value,C=r(vt(i));void 0!==C&&(c[i]=C)}}catch(s){a.e(s)}finally{a.f()}return c}}}),Qt=Object(C.f)({key:"groupIdxFromVariableState",get:function(t){return function(n){return(0,n.get)(wt).findIndex((function(n){return n.some((function(n){return n[0].hasOwnProperty(t)}))}))}}}),zt=(Object(C.f)({key:"groupFromVariableState",get:function(t){return function(n){var e=n.get;return e(wt)[e(Qt(t))]}}}),Object(C.f)({key:"constrainedGroupDomainsState",get:function(t){return function(n){var e=n.get,r=e(_t(t)),o=e(Ht(t));return cn([[o]].concat(Object(P.a)(r)))}}})),Lt=Object(C.f)({key:"fullGroupDomainsState",get:function(t){return function(n){var e=n.get,r=e(_t(t)),o=e(Ht(t));return on([].concat(Object(P.a)(r),[[o]]))}}}),Ut=Object(C.f)({key:"constrainedDomainState",get:function(t){return function(n){var e=n.get,r=e(Qt(t));return e(zt(r))[t]}}}),qt=Object(C.f)({key:"fullDomainState",get:function(t){return function(n){var e=n.get,r=e(Qt(t));return e(Lt(r))[t]}}}),Kt=Object(C.f)({key:"variableOptionsState",get:function(t){return function(n){var e=n.get,r=e(Qt(t)),o=e(Ht(r)),c=e(qt(t)),a=e(_t(r)),i=e(Ut(t));if(o[t]){o[t];var u=Object(kt.a)(o,[t].map(yt.a));i=cn([[u]].concat(Object(P.a)(a)))[t]}var C=e(Vt(t)),s=o[t]||1!==i.length?void 0:i[0],O=!o[t]&&i.length>1?C:void 0;return{variable:t,selectedOption:o[t],suggestedOption:O||s||o[t],forcedOption:s,options:c.map((function(t){return{isSuggested:t===O,value:t,isDisabled:!i.includes(t)||!!s}}))}}}}),Jt=e(143),Yt=e.n(Jt),Zt=function(t,n,e,r){return $t(function(t,n){var e=t.tcnt;return-1===t.dir?2*n-e:e}(t,e)+n,e,r)},$t=function(t,n,e){for(;t<0;)t+=n;if(!["PCPWM","PFCPWM"].includes(e))return{tcnt:t%(n+1),dir:1};var r=t%(2*n);return r<n?{tcnt:r,dir:1}:{tcnt:2*n-r,dir:-1}},tn=function(t,n){return t.tcnt===n.tcnt&&t.dir===n.dir};function nn(t){var n=t.timerMode,e=t.prescaler,r=t.cpuHz,o=t.top,c=t.counterMax,a=t.tovTime,i=t.OCRnXs,C=t.OCRnXs_behaviour,s=t.ICRn,O=t.deadTimeEnable,l=t.deadTimeA,d=t.deadTimeB,m=function(t,n){return["PCPWM","PFCPWM"].includes(n)?2*t:t}(o,n),p=4*m,M={t:[],cpu:[],TCNT:[],OCnXs:i.map((function(){return[]})),MATCH_Xs:i.map((function(){return[]})),OVF:[],CAPT:[],deadTimes:[[],[]],freq:0===m?new Yt.a(0):new Yt.a(r).div(m).div(e)};if(isNaN(o))return M;var f=i.map((function(){return 0})),D=[0,0],T=C.map((function(t,n){var e,r={at:[],matchAt:i[n],behaviour:t};switch(t){case"set":r.at=[{tcnt:i[n],dir:1,to:1}];break;case"clear":r.at=[{tcnt:i[n],dir:1,to:0}];break;case"toggle":r.at=[{tcnt:i[n],dir:1,to:-1}];break;case"set-on-match, clear-at-max":r.at=[{tcnt:i[n],dir:1,to:1},{tcnt:o,dir:1,to:0}];break;case"clear-on-match, set-at-max":r.at=[{tcnt:i[n],dir:1,to:0},{tcnt:o,dir:1,to:1}];break;case"set-up, clear-down":r.at=[{tcnt:i[n],dir:1,to:1},{tcnt:i[n],dir:-1,to:0}];break;case"clear-up, set-down":r.at=[{tcnt:i[n],dir:1,to:0},{tcnt:i[n],dir:-1,to:1}]}return f[n]=+!(null!==(e=r.at[0])&&void 0!==e&&e.to)||0,r})),F=[],g=[];if(O){var b=T[1].at.find((function(t){return 0===t.to})),h=T[1].at.find((function(t){return 1===t.to}));F=[{to:1,tcnt:b.tcnt,dir:b.dir}],l<o&&F.push(Object(W.a)({to:0},Zt(b,l,o,n))),g=[{to:1,tcnt:h.tcnt,dir:h.dir}],d<o&&g.push(Object(W.a)({to:0},Zt(h,d,o,n)))}var j=[0].concat(Object(P.a)(i),[s],Object(P.a)(F.map((function(t){return t.tcnt}))),Object(P.a)(g.map((function(t){return t.tcnt}))),[o,c]).flatMap((function(t){return[t-1,t,t+1]})),A=-1;j=Object(u.uniq)(j);for(var B={tcnt:-1,dir:1},v=function(){var t=j.map((function(t){return(t-B.tcnt)*B.dir})).filter((function(t){return t>0})),u=Math.min.apply(Math,Object(P.a)(t)),O=i.map((function(){return 0})),l=0,d=0;for(var m in 0===(B=$t(A+=u,o,n)).tcnt&&"BOTTOM"===a&&(l=1),B.tcnt===o&&"TOP"===a&&(l=1),B.tcnt===c&&"MAX"===a&&(l=1),T.forEach((function(t,n){var e=t.at,r=t.matchAt;e.forEach((function(t){tn(B,t)&&(f[n]=-1===t.to?+!f[n]:t.to)})),[F,g].forEach((function(t,n){t.forEach((function(t){tn(B,t)&&(D[n]=t.to)}))})),B.tcnt===r&&(O[n]=1)})),B.tcnt===s&&(d=1),M.t.push(A*e/r),M.cpu.push(A*e),M.TCNT.push(B.tcnt),M.OVF.push(l),M.CAPT.push(d),C)M.OCnXs[m].push(f[m]),M.MATCH_Xs[m].push(O[m]);for(var p in D)M.deadTimes[p].push(D[p])};A<p;)v();return O&&(C[0]===C[1]?M.OCnXs[0]=M.OCnXs[1].map((function(t,n){return+(t||M.deadTimes[0][n])})):M.OCnXs[0]=M.OCnXs[1].map((function(t,n){return+(!t&&!M.deadTimes[0][n])})),M.OCnXs[1]=M.OCnXs[1].map((function(t,n){return+(t&&!M.deadTimes[1][n])}))),M}var en=function t(n){var e=Object(h.a)(n),r=e[0],o=e.slice(1);if(!r)return[];var c,a=[r],i=[],u=Object.keys(r[0]);do{c=!1,i=[];var C,s=Object(ct.a)(o);try{for(s.s();!(C=s.n()).done;){var O=C.value,l=Object.keys(O[0]);Et()(u,l).length>0?(a.push(O),u=xt()([].concat(Object(P.a)(u),l)),c=!0):i.push(O)}}catch(d){s.e(d)}finally{s.f()}o=i}while(c);return[a].concat(Object(P.a)(t(i)))};function rn(t){return!!t}var on=function(t){var n,e={},r=Object(ct.a)(t);try{for(r.s();!(n=r.n()).done;){var o,c=n.value,a=Object(ct.a)(c);try{for(a.s();!(o=a.n()).done;)for(var u=o.value,C=0,s=Object.entries(u);C<s.length;C++){var O=Object(i.a)(s[C],2),l=O[0],d=O[1];e[l]=e[l]||[],"*"===d||d.startsWith("!")||e[l].includes(d)||e[l].push(d)}}catch(m){a.e(m)}finally{a.f()}}}catch(m){r.e(m)}finally{r.f()}return e},cn=function(t,n){for(var e=n?Object(W.a)({},n):on(t),r=!1;!r;){r=!0;var o,c=Object(ct.a)(t);try{for(c.s();!(o=c.n()).done;)for(var a=o.value.filter((function(t){return Object.entries(t).every((function(t){var n=Object(i.a)(t,2),r=n[0],o=n[1];if("*"===o)return!0;if(o.startsWith("!")){var c=o.slice(1);return e[r].some((function(t){return t!==c}))}return e[r].includes(o)}))})),C=function(){var t=O[s],n=a.map((function(n){return n[t]}));if(n.includes("*"))return"continue";var o=Object(u.remove)(n,(function(t){return null===t||void 0===t?void 0:t.startsWith("!")})).map((function(t){return null===t||void 0===t?void 0:t.slice(1)})),c=n,i=xt()([].concat(Object(P.a)(c),Object(P.a)(o.flatMap((function(n){return e[t].filter((function(t){return t!==n}))}))))),C=e[t].length;e[t]=Et()(e[t],i),C!==e[t].length&&(r=!1)},s=0,O=Object.keys(a[0]||{});s<O.length;s++)C()}catch(l){c.e(l)}finally{c.f()}}return e},an=Object(C.e)({key:"simulationState",get:function(t){var n,e,r=(0,t.get)(Gt),o=parseInt(r.counterMax),c={timerNr:r.timerNr,timerMode:r.timerMode,prescaler:"disconnect"===r.clockPrescalerOrSource?NaN:parseInt(r.clockPrescalerOrSource)||parseInt(r.FCPU)/1e3,cpuHz:parseInt(r.FCPU||"1")*("on"===r.clockDoubler?2:1),top:0,counterMax:o,tovTime:r.setTovMoment,OCRnXs:[],OCRnXs_behaviour:[r.CompareOutputModeA,r.CompareOutputModeB,r.CompareOutputModeC],ICRn:0,deadTimeEnable:"on"===r.DeadTime,deadTimeA:rt("DeadTimeA",r).value,deadTimeB:rt("DeadTimeB",r).value},a=ot(r);c.OCRnXs=a.filter((function(t){return t.isOutput})).map((function(t){return t.value})),c.ICRn=a.find((function(t){return t.isInput})).value,c.top=null!==(n=null===(e=a.find((function(t){return t.isTop})))||void 0===e?void 0:e.value)&&void 0!==n?n:parseInt(r.topValue);var i=parseInt(r.topValue)||o;return{simulation:nn(c),IOCR_states:a,ocrMax:i,param:c,counterMax:o,values:r}}});var un=Object(C.e)({key:"outputFrequencyState",get:function(t){return function(t){if(t.valueOf()<1e3)return"".concat(t.round(5)," Hz");var n=t.div(1e3);if(n.valueOf()<1e3)return"".concat(n.round(5)," kHz");var e=n.div(1e3);return"".concat(e.round(5)," MHz")}((0,t.get)(an).simulation.freq)}}),Cn=Object(C.e)({key:"outputPeriodState",get:function(t){return function(t){return"".concat(t.equals(0)?0:function(t){if(t.valueOf()>=1)return"".concat(t.round(5)," s");var n=t.mul(1e3);if(n.valueOf()>=1)return"".concat(n.round(5)," ms");var e=n.mul(1e3);if(e.valueOf()>=1)return"".concat(e.round(5)," us");var r=e.mul(1e3);return"".concat(r.round(5)," ns")}(t.inverse()))}((0,t.get)(an).simulation.freq)}});function sn(t){var n=t.style,e=Object(r.useRef)(null),o=Object(S.a)(e),c=Object(i.a)(o,2),a=c[0],u=c[1],s=Object(C.i)(an),O=s.simulation,l=s.ocrMax,d=s.param,m=s.counterMax,p=s.values,M=ot(p).map((function(t,n){return Object(W.a)(Object(W.a)({},t),{},{ref:Object(r.useRef)(null),i:n})})),f=function(t){var n=Object(r.useRef)();return Object(r.useEffect)((function(){n.current=t})),n.current}(M),D=M.filter((function(t){return!t.isDeadTime})).length,T=0;M.forEach((function(t,n){var e=Object(C.j)(vt(t.name)),r=d.top||Number.parseInt(p.counterMax);if(t.isDeadTime||T++,Number.isNaN(t.value)&&t.isUsed){var o=t.isDeadTime?Math.pow(m,.3):r/(D+2)*(T+1);e(""+Math.round(o))}null!==f&&void 0!==f&&f[n].isUsed&&!t.isUsed&&e(void 0)}));var F=M.filter((function(t){return t.isActiveOutput})),g=u-30*(F.length+.5),b=Object(R.g)().domain(Object(R.e)(O.t)).range([k,a-N]),h=Object(R.g)().domain([0,l]).rangeRound([g-E,x]);return Object(r.useEffect)((function(){var t=e.current,n=function(t){M.forEach((function(t){var n;return null===(n=t.ref.current)||void 0===n?void 0:n.onMouseUp(void 0)}))},r=function(n){if(t){var e=(n instanceof MouseEvent?n.clientY:n.targetTouches[0].clientY)-t.getBoundingClientRect().y;M.forEach((function(t){var r;return null===(r=t.ref.current)||void 0===r?void 0:r.onMouseMove(e,n)}))}};return document.addEventListener("mouseup",n),document.addEventListener("touchend",n),null===t||void 0===t||t.addEventListener("mousemove",r,{passive:!1}),null===t||void 0===t||t.addEventListener("touchmove",r,{passive:!1}),function(){document.removeEventListener("mouseup",n),document.removeEventListener("touchend",n),null===t||void 0===t||t.removeEventListener("mousemove",r),null===t||void 0===t||t.removeEventListener("touchmove",r)}}),[M]),Object(y.jsx)("div",{className:"plotContainer",ref:e,style:n,children:Object(y.jsxs)("svg",{className:"plot",children:[Object(y.jsx)(_,{xScale:b,height:g,data:O}),Object(y.jsx)(X,{yScale:h,width:a}),Object(y.jsx)(z,{xScale:b,yScale:h,width:a,height:g,data:O.t.map((function(t,n){return[t,O.TCNT[n]]})),idx:"TCNT",key:"TCNT"}),F.flatMap((function(t,n){var e=t.isActiveOutput,r=t.i,o=Object(R.g)().domain([0,1]).rangeRound([g+30*(n+1),g+30*n+10]);return[e&&Object(y.jsx)(z,{key:"OC"+r,idx:r,curve:R.d,name:"OC"+d.timerNr+"ABC"[r],xScale:b,yScale:o,data:O.t.map((function(t,n){return[t,O.OCnXs[r][n]]}))}),d.deadTimeEnable&&r<2&&Object(y.jsx)(z,{key:"DeadTime-"+r,idx:"DeadTime-"+r,curve:R.d,name:"",xScale:b,yScale:o,data:[[0,0]].concat(Object(P.a)(O.t.map((function(t,n){return[t,O.deadTimes[r][n]]}))),[[O.t[O.t.length-1],0]])})]})),O.MATCH_Xs.flatMap((function(t,n){return M[n].isInterrupt&&Object(y.jsx)(Q,{key:n+"interrupt",flagValues:t,TCNT:O.TCNT,t:O.t,xScale:b,yScale:h,label:"OCR"+p.timerNr+"ABC"[n]+" interrupt"})})),M.find((function(t){return t.isInput})).isInterrupt&&Object(y.jsx)(Q,{flagValues:O.CAPT,TCNT:O.TCNT,t:O.t,xScale:b,yScale:h,label:"Capture interrupt",key:"Capture interrupt"}),"on"===p.InterruptOnTimerOverflow&&Object(y.jsx)(Q,{flagValues:O.OVF,TCNT:O.TCNT,t:O.t,xScale:b,yScale:h,label:"Overflow interrupt",key:"Overflow interrupt"}),M.map((function(t){var n=t.isUsed,e=t.ref,r=t.value,o=t.name,c=Object(C.j)(vt(o)),i=o.startsWith("DTR")?[0,Math.sqrt(m+1)-1]:[0,l],u=Object(R.g)().domain(i).rangeRound([g-E,x]);return n&&Object(y.jsx)(H,{key:o,ref:e,width:a,yExtent:i,yScale:u,compareRegisterValue:r,setCompareRegisterValue:function(t){return c(t+"")},name:o})}))]})})}var On=e(75),ln=e(213),dn=e.n(ln),mn=e(536),pn=e(543),Mn=e(219),Pn=e(214);pn.a.registerLanguage("c",Mn.a);var fn=Object(C.e)({key:"codeCommentsState",get:function(t){var n=t.get,e=n(un),r=n(Cn),o=n(Gt),c=o.timerMode,a=ot(o).filter((function(t){return t.isActiveOutput})).map((function(t){var n=t.outputPin,e=t.outputMode;return"".concat(n,": ").concat(e)}));return a.unshift(a.length?"":"none"),"/**\n  * URL: ".concat(window.location.href,"\n  * Mode     : ").concat(c,"\n  * Period   : ").concat(r,"\n  * Frequency: ").concat(e,"\n  * Outputs  : ").concat(a.join("\n  *  - "),"\n  */")}}),Dn=Object(C.e)({key:"allCodeState",get:function(t){var n=t.get;return"".concat(n(fn),"\nvoid setup(){\n  noInterrupts();\n").concat(n(gn),"\n").concat(n(bn),"\n  interrupts();\n}\n").concat(n(hn))}}),Tn=Object(Pn.a)((function(t){var n=t.code;return Object(y.jsxs)(y.Fragment,{children:[Object(y.jsx)(jn,{}),Object(y.jsx)(pn.a,{language:"cpp",style:mn.a,customStyle:{paddingLeft:"0"},children:n})]})}),100,{trailing:!0,leading:!0,maxWait:100});function Fn(){var t=Object(C.i)(Dn);return Object(y.jsx)(Tn,{code:t})}var gn=Object(C.e)({key:"timerConfigCodeState",get:function(t){var n=t.get,e=n(St).registers,r=Object(u.map)(e,(function(t,e){var r=t.map((function(t){var e=n(Vt(t))||"0";return"0"===e?"":"DTR0L"===t?"".concat(e):"DTR0H"===t?"".concat(e," << 4"):"".concat(e," << ").concat(t)})).filter(rn),o=r.length?"\n    ".concat(r.join(" |\n    ")):"0";return"0"===o?"":"  ".concat(e.split("_")[0]," = ").concat(o,";")})).flat().filter(rn).join("\n");return r.length&&(r+="\n"),r}}),bn=Object(C.e)({key:"compareRegsState",get:function(t){var n=(0,t.get)(Gt),e=ot(n).filter((function(t){return t.isUsed})).filter((function(t){var n=t.name;return!["DTR0L","DTR0H"].includes(n)})).map((function(t){return t.code})).join("\n  ");return e.length&&(e="  "+e),e}}),hn=Object(C.e)({key:"interruptsCodeState",get:function(t){var n=t.get,e=n(Vt("InterruptCommonSignature")),r=["interruptVectorCodeA","interruptVectorCodeB","interruptVectorCodeC","interruptVectorCodeOVF","interruptVectorCaptureCode"].map((function(t){return n(Vt(t))||"//nocode"})).filter((function(t){return"//nocode"!==t}));r.length&&e&&(r=[e+" {"].concat(Object(P.a)(r.map((function(t){return"  "+t.split("\n").join("\n  ")}))),["}"]));var o=r.join("\n");return o.length&&(o+="\n"),o}}),jn=o.a.memo((function(){var t=Object(r.useState)(!1),n=Object(i.a)(t,2),e=n[0],o=n[1],c=Object(C.g)((function(t){var n=t.snapshot;return Object(it.a)(Object(at.a)().mark((function t(){var e;return Object(at.a)().wrap((function(t){for(;;)switch(t.prev=t.next){case 0:return t.next=2,n.getPromise(Dn);case 2:e=t.sent,dn()(e),o(!0),console.log(e);case 6:case"end":return t.stop()}}),t)})))}),[]);return Object(r.useEffect)((function(){setTimeout((function(){return o(!1)}),600)}),[e]),Object(y.jsx)(On.a,{style:{right:15,position:"absolute"},color:e?"green":void 0,onClick:c,children:e?"Copied":"Copy"})})),An=e(222),Bn=function(t){var n=t.variable,e=t.humanName,r=Object(C.j)(vt(n)),o=Object(C.i)(Kt(n)),c=o.selectedOption,a=o.forcedOption,i=o.options,u=I[n],s=null===u||void 0===u?void 0:u.title;return Object(y.jsxs)(f.a,{inline:!0,value:[c||a],onChange:function(t){return r(t[1])},children:[Object(y.jsxs)("p",{children:[e||n," ",s&&Object(y.jsx)(D.a,{placement:"right",trigger:"hover",speaker:Object(y.jsx)(T.a,{children:s}),children:Object(y.jsx)(p.a,{icon:"info-circle",style:{color:"lightgrey",fontSize:12}})})]}),i.map((function(t,n){var e=t.value,r=t.isSuggested,o=t.isDisabled,c=null===u||void 0===u?void 0:u[e];return Object(y.jsxs)("span",{children:[Object(y.jsx)(F.a,{indeterminate:r,value:e,disabled:o,children:e})," ",c&&Object(y.jsx)(D.a,{placement:"right",trigger:"hover",speaker:Object(y.jsx)(T.a,{children:c}),children:Object(y.jsx)(p.a,{icon:"info-circle",style:{color:"lightgrey",fontSize:12}})})]},n)}))]})},vn=function(t){return Object(u.uniq)(t.flat().map((function(t){return Object.keys(t[0])})).flat())},In=function(t){var n=vn(t);return Object(u.map)(v,(function(t,e){return{panelName:e,namedVariables:Object(u.map)(t,(function(t,n){return{variable:n,humanName:t}})).filter((function(t){var e=t.variable;return n.includes(e)}))}})).filter((function(t){return t.namedVariables.length}))},Wn=function(t){var n=vn(t),e=Object.values(v).map(Object.values).flat();return{panelName:"Internals",namedVariables:Object(u.difference)(n,e).map((function(t){return{variable:t}}))}};var Sn=function(){var t,n=Object(C.i)(wt);switch(Object(C.i)(Ft)){case Mt.Normal:t=In(n);break;case Mt.Internal:t=[Wn(n)].concat(Object(P.a)(In(n)));break;case Mt.ByDependencies:t=function(t){return t.map((function(t,n){return{panelName:"Group ".concat(n),namedVariables:t.map((function(t){return Object.keys(t[0])})).flat().map((function(t){return{variable:t}}))}}))}(n)}var e={width:100/(t.length+1)+"%"};return Object(y.jsxs)("div",{className:"TimerSetup",children:[Object(y.jsxs)(g.a,{style:{flexGrow:1,overflow:"scroll"},children:[t.map((function(t,n){var r=t.panelName,o=t.namedVariables;return Object(y.jsx)(g.a.Item,{style:e,children:Object(y.jsx)(b.a,{header:r,bordered:!0,shaded:!0,defaultExpanded:!0,children:o.map((function(t,n){var e=t.variable,r=t.humanName;return Object(y.jsx)(Bn,{variable:e,humanName:r},n)}))})},r)})),Object(y.jsx)(g.a.Item,{style:e,children:Object(y.jsx)(b.a,{header:"Code",bordered:!0,shaded:!0,defaultExpanded:!0,children:Object(y.jsx)(Fn,{})})},"code")]}),Object(y.jsx)(An.a,{direction:"n",style:{width:"100%",bottom:0,flexGrow:0,borderTop:"1px solid lightgrey",height:200,touchAction:"none"},children:Object(y.jsx)(sn,{style:{minHeight:300}})})]})},Rn="https://github.com/dbuezas/arduino-web-timers",xn=function(){var t=Object(C.i)(vt("timer")),n=Object(C.i)(vt("mcu")),e=Object(C.j)(It),r=Object(C.i)(Wt),o=Object(C.h)(Ft),c=Object(i.a)(o,2),a=c[0],P=c[1],f=void 0===Wt||void 0===t;return Object(y.jsxs)(y.Fragment,{children:[Object(y.jsx)("link",{rel:"stylesheet",href:"https://cdnjs.cloudflare.com/ajax/libs/github-fork-ribbon-css/0.2.3/gh-fork-ribbon.min.css"}),Object(y.jsx)("div",{children:!f&&Object(y.jsxs)(s.a,{className:"App",children:[Object(y.jsx)(O.a,{children:Object(y.jsxs)(l.a,{appearance:"inverse",children:[Object(y.jsxs)(l.a.Header,{children:["\xa0",Object(y.jsxs)("span",{children:[Object(y.jsx)("img",{src:"./logo.png",alt:"logo",style:{width:55.5,height:55.5,float:"left"}}),"\xa0",Object(y.jsxs)("span",{style:{float:"left",marginTop:7,textAlign:"center"},children:["ARDUINO WEB",Object(y.jsx)("br",{}),"TIMERS"]})]})]}),Object(y.jsxs)(l.a.Body,{children:[Object(y.jsx)(d.a,{children:Object(y.jsx)(m.a,{trigger:"click",icon:Object(y.jsx)(p.a,{icon:"microchip"}),title:n,placement:"bottomEnd",children:Object(u.map)(Pt,(function(t){return Object(y.jsx)(m.a.Item,{onSelect:function(t){return e({mcu:t,timer:"0"})},eventKey:t,children:t},t)}))})}),Object(y.jsx)(d.a,{activeKey:t,onSelect:function(t){return e({mcu:n,timer:t})},children:r.map((function(t,n){return Object(y.jsxs)(d.a.Item,{eventKey:""+n,icon:Object(y.jsx)(y.Fragment,{children:Object(y.jsx)(p.a,{icon:"line-chart"})}),children:["Timer ",n]},""+n)}))}),Object(y.jsxs)(d.a,{pullRight:!0,children:[Object(y.jsx)(m.a,{trigger:"click",icon:Object(y.jsx)(p.a,{icon:"cog"}),title:a,placement:"bottomEnd",children:Object(u.map)(Mt,(function(t){return Object(y.jsx)(m.a.Item,{onSelect:P,eventKey:t,children:t},t)}))}),Object(y.jsxs)(m.a,{trigger:"click",icon:Object(y.jsx)(p.a,{icon:"help-o"}),title:"About",placement:"bottomEnd",children:[Object(y.jsx)(m.a.Item,{href:Rn+"/discussions/categories/show-and-tell",target:"_blank",children:"Share what you used this for!"}),Object(y.jsx)(m.a.Item,{href:Rn+"/discussions/categories/q-a",target:"_blank",children:"Q&A"}),Object(y.jsx)(m.a.Item,{href:Rn+"/discussions/categories/ideas",target:"_blank",children:"Propose a feature"}),Object(y.jsx)(m.a.Item,{href:Rn+"/issues/new/choose",target:"_blank",children:"Report a bug"})]})]}),Object(y.jsx)("iframe",{src:"https://ghbtns.com/github-btn.html?user=dbuezas&repo=arduino-web-timers&type=star&count=true",frameBorder:"0",scrolling:"0",width:"100",height:"20",title:"GitHub",style:{marginTop:18,float:"right"}})]})]})}),Object(y.jsx)(M.a,{style:{padding:10,background:"#fff",position:"relative"},children:Object(y.jsx)(Sn,{},t+"-"+n)})]})}),Object(y.jsx)("a",{className:"github-fork-ribbon right-bottom fixed",href:Rn,"data-ribbon":"Fork me on GitHub",title:"Fork me on GitHub",children:"Fork me on GitHub"})]})},Nn=function(t){t&&t instanceof Function&&e.e(3).then(e.bind(null,550)).then((function(n){var e=n.getCLS,r=n.getFID,o=n.getFCP,c=n.getLCP,a=n.getTTFB;e(t),r(t),o(t),c(t),a(t)}))};a.a.render(Object(y.jsx)(o.a.StrictMode,{children:Object(y.jsxs)(C.b,{children:[Object(y.jsx)(jt,{}),Object(y.jsx)(xn,{})]})}),document.getElementById("root")),Nn()}},[[532,1,2]]]);
//# sourceMappingURL=main.a0b6b404.chunk.js.map