65:inv_main206:VerifHintInitPred((_4 = 0))
66:inv_main206:VerifHintInitPred((_5 = 0))
68:inv_main206:VerifHintInitPred((_7 = 0))
185:inv_main253:VerifHintInitPred((_6 = 0))
211:inv_main445:VerifHintInitPred(((_12 + -1) = 0))
215:inv_main445:VerifHintInitPred(((_3 + -2) = 0))
219:inv_main445:VerifHintInitPred(((_5 + -2) = 0))
227:inv_main445:VerifHintInitPred(((_9 + -2) = 0))
228:inv_main445:VerifHintInitPred((_0 = 0))
229:inv_main445:VerifHintInitPred((_1 = 0))
230:inv_main445:VerifHintInitPred((_10 = 0))
231:inv_main445:VerifHintInitPred((_11 = 0))
232:inv_main445:VerifHintInitPred((_12 = 0))
233:inv_main445:VerifHintInitPred((_2 = 0))
234:inv_main445:VerifHintInitPred((_3 = 0))
236:inv_main445:VerifHintInitPred((_5 = 0))
241:inv_main445:VerifHintTplEqTerm(_0,10000)
242:inv_main445:VerifHintTplEqTerm(_1,10000)
243:inv_main445:VerifHintTplEqTerm(_10,10000)
244:inv_main445:VerifHintTplEqTerm(_11,10000)
245:inv_main445:VerifHintTplEqTerm(_12,10000)
248:inv_main445:VerifHintTplEqTerm(_2,10000)
256:inv_main445:VerifHintTplPred((0 = 0),1)
257:inv_main509:VerifHintInitPred(!((_13 + -1 * (_14 + 3)) = 0))
261:inv_main509:VerifHintInitPred(((_10 + -2) = 0))
262:inv_main509:VerifHintInitPred(((_11 + -1) = 0))
263:inv_main509:VerifHintInitPred(((_11 + -2) = 0))
265:inv_main509:VerifHintInitPred(((_12 + -2) = 0))
266:inv_main509:VerifHintInitPred(((_15 + -1) = 0))
267:inv_main509:VerifHintInitPred(((_2 + -1) = 0))
268:inv_main509:VerifHintInitPred(((_3 + -1) = 0))
270:inv_main509:VerifHintInitPred(((_4 + -1) = 0))
271:inv_main509:VerifHintInitPred(((_4 + -2) = 0))
272:inv_main509:VerifHintInitPred(((_5 + -1) = 0))
273:inv_main509:VerifHintInitPred(((_5 + -2) = 0))
274:inv_main509:VerifHintInitPred(((_6 + -1) = 0))
278:inv_main509:VerifHintInitPred(((_8 + -1) = 0))
279:inv_main509:VerifHintInitPred(((_8 + -2) = 0))
280:inv_main509:VerifHintInitPred(((_9 + -1) = 0))
281:inv_main509:VerifHintInitPred(((_9 + -2) = 0))
282:inv_main509:VerifHintInitPred((_0 = 0))
283:inv_main509:VerifHintInitPred((_1 = 0))
287:inv_main509:VerifHintInitPred((_15 = 0))
288:inv_main509:VerifHintInitPred((_2 = 0))
289:inv_main509:VerifHintInitPred((_3 = 0))
290:inv_main509:VerifHintInitPred((_4 = 0))
291:inv_main509:VerifHintInitPred((_5 = 0))
292:inv_main509:VerifHintInitPred((_6 = 0))
293:inv_main509:VerifHintInitPred((_7 = 0))
295:inv_main509:VerifHintInitPred((_9 = 0))
296:inv_main509:VerifHintTplEqTerm(_0,10000)
297:inv_main509:VerifHintTplEqTerm(_1,10000)
298:inv_main509:VerifHintTplEqTerm(_10,10000)
299:inv_main509:VerifHintTplEqTerm(_11,10000)
300:inv_main509:VerifHintTplEqTerm(_12,10000)
301:inv_main509:VerifHintTplEqTerm(_13,10000)
302:inv_main509:VerifHintTplEqTerm(_14,10000)
303:inv_main509:VerifHintTplEqTerm(_15,10000)
304:inv_main509:VerifHintTplEqTerm(_2,10000)
305:inv_main509:VerifHintTplEqTerm(_3,10000)
306:inv_main509:VerifHintTplEqTerm(_4,10000)
307:inv_main509:VerifHintTplEqTerm(_5,10000)
308:inv_main509:VerifHintTplEqTerm(_6,10000)
309:inv_main509:VerifHintTplEqTerm(_7,10000)
310:inv_main509:VerifHintTplEqTerm(_8,10000)
314:inv_main834:VerifHintInitPred(((_0 + -1) = 0))
319:inv_main834:VerifHintInitPred(((_11 + -2) = 0))
320:inv_main834:VerifHintInitPred(((_12 + -1) = 0))
322:inv_main834:VerifHintInitPred(((_13 + -1) = 0))
323:inv_main834:VerifHintInitPred(((_13 + -2) = 0))
324:inv_main834:VerifHintInitPred(((_14 + -1) = 0))
325:inv_main834:VerifHintInitPred(((_14 + -2) = 0))
327:inv_main834:VerifHintInitPred(((_15 + -2) = 0))
328:inv_main834:VerifHintInitPred(((_2 + -1) = 0))
329:inv_main834:VerifHintInitPred(((_3 + -1) = 0))
330:inv_main834:VerifHintInitPred(((_4 + -1) = 0))
332:inv_main834:VerifHintInitPred(((_5 + -1) = 0))
333:inv_main834:VerifHintInitPred(((_5 + -2) = 0))
334:inv_main834:VerifHintInitPred(((_6 + -1) = 0))
335:inv_main834:VerifHintInitPred(((_6 + -2) = 0))
336:inv_main834:VerifHintInitPred(((_7 + -1) = 0))
337:inv_main834:VerifHintInitPred(((_7 + -2) = 0))
338:inv_main834:VerifHintInitPred(((_8 + -1) = 0))
339:inv_main834:VerifHintInitPred(((_8 + -2) = 0))
340:inv_main834:VerifHintInitPred(((_9 + -1) = 0))
341:inv_main834:VerifHintInitPred(((_9 + -2) = 0))
342:inv_main834:VerifHintInitPred((_0 = 0))
343:inv_main834:VerifHintInitPred((_1 = 0))
344:inv_main834:VerifHintInitPred((_10 = 0))
345:inv_main834:VerifHintInitPred((_11 = 0))
346:inv_main834:VerifHintInitPred((_12 = 0))
347:inv_main834:VerifHintInitPred((_13 = 0))
348:inv_main834:VerifHintInitPred((_14 = 0))
351:inv_main834:VerifHintInitPred((_3 = 0))
352:inv_main834:VerifHintInitPred((_4 = 0))
353:inv_main834:VerifHintInitPred((_5 = 0))
355:inv_main834:VerifHintInitPred((_7 = 0))
356:inv_main834:VerifHintInitPred((_8 = 0))
357:inv_main834:VerifHintInitPred((_9 = 0))
358:inv_main834:VerifHintTplEqTerm(_0,10000)
361:inv_main834:VerifHintTplEqTerm(_11,10000)
362:inv_main834:VerifHintTplEqTerm(_12,10000)
363:inv_main834:VerifHintTplEqTerm(_13,10000)
364:inv_main834:VerifHintTplEqTerm(_14,10000)
365:inv_main834:VerifHintTplEqTerm(_15,10000)
366:inv_main834:VerifHintTplEqTerm(_16,10000)
367:inv_main834:VerifHintTplEqTerm(_17,10000)
368:inv_main834:VerifHintTplEqTerm(_2,10000)
369:inv_main834:VerifHintTplEqTerm(_3,10000)
371:inv_main834:VerifHintTplEqTerm(_5,10000)
372:inv_main834:VerifHintTplEqTerm(_6,10000)
373:inv_main834:VerifHintTplEqTerm(_7,10000)
374:inv_main834:VerifHintTplEqTerm(_8,10000)
375:inv_main834:VerifHintTplEqTerm(_9,10000)
376:inv_main834:VerifHintTplPred((0 = 0),1)
378:inv_main810:VerifHintInitPred(((_0 + -1) = 0))
379:inv_main810:VerifHintInitPred(((_1 + -1) = 0))
381:inv_main810:VerifHintInitPred(((_10 + -2) = 0))
383:inv_main810:VerifHintInitPred(((_11 + -2) = 0))
385:inv_main810:VerifHintInitPred(((_12 + -2) = 0))
387:inv_main810:VerifHintInitPred(((_13 + -2) = 0))
389:inv_main810:VerifHintInitPred(((_14 + -2) = 0))
390:inv_main810:VerifHintInitPred(((_15 + -1) = 0))
391:inv_main810:VerifHintInitPred(((_15 + -2) = 0))
392:inv_main810:VerifHintInitPred(((_2 + -1) = 0))
393:inv_main810:VerifHintInitPred(((_3 + -1) = 0))
394:inv_main810:VerifHintInitPred(((_4 + -1) = 0))
395:inv_main810:VerifHintInitPred(((_4 + -2) = 0))
397:inv_main810:VerifHintInitPred(((_5 + -2) = 0))
398:inv_main810:VerifHintInitPred(((_6 + -1) = 0))
399:inv_main810:VerifHintInitPred(((_6 + -2) = 0))
401:inv_main810:VerifHintInitPred(((_7 + -2) = 0))
539:inv_main465:VerifHintInitPred((_7 = 0))
554:inv_main465:VerifHintTplEqTerm(_4,10000)
581:inv_main756:VerifHintInitPred(((_5 + -1) = 0))
638:inv_main865:VerifHintInitPred(((_13 + -2) = 0))
639:inv_main865:VerifHintInitPred(((_14 + -1) = 0))
640:inv_main865:VerifHintInitPred(((_14 + -2) = 0))
651:inv_main865:VerifHintInitPred(((_7 + -1) = 0))
