

================================================================
== Vitis HLS Report for 'stencil_2d'
================================================================
* Date:           Wed Mar 29 23:43:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.657 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3930|     3930|  19.650 us|  19.650 us|  3931|  3931|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136  |stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2  |     3923|     3923|  19.615 us|  19.615 us|  3923|  3923|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   27|     479|    976|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    106|    -|
|Register         |        -|    -|     297|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   27|     776|   1082|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136  |stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2  |        0|  27|  479|  976|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|  27|  479|  976|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  49|          9|    1|          9|
    |filter_address0  |  31|          6|    4|         24|
    |filter_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 106|         20|    9|         53|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   8|   0|    8|          0|
    |filter_load_1_reg_185                                                       |  32|   0|   32|          0|
    |filter_load_2_reg_190                                                       |  32|   0|   32|          0|
    |filter_load_3_reg_205                                                       |  32|   0|   32|          0|
    |filter_load_4_reg_210                                                       |  32|   0|   32|          0|
    |filter_load_5_reg_225                                                       |  32|   0|   32|          0|
    |filter_load_6_reg_230                                                       |  32|   0|   32|          0|
    |filter_load_7_reg_245                                                       |  32|   0|   32|          0|
    |filter_load_8_reg_250                                                       |  32|   0|   32|          0|
    |filter_load_reg_170                                                         |  32|   0|   32|          0|
    |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 297|   0|  297|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_return        |  out|   32|  ap_ctrl_hs|    stencil_2d|  return value|
|orig_address0    |  out|   10|   ap_memory|          orig|         array|
|orig_ce0         |  out|    1|   ap_memory|          orig|         array|
|orig_q0          |   in|   32|   ap_memory|          orig|         array|
|orig_address1    |  out|   10|   ap_memory|          orig|         array|
|orig_ce1         |  out|    1|   ap_memory|          orig|         array|
|orig_q1          |   in|   32|   ap_memory|          orig|         array|
|sol_address0     |  out|   10|   ap_memory|           sol|         array|
|sol_ce0          |  out|    1|   ap_memory|           sol|         array|
|sol_we0          |  out|    1|   ap_memory|           sol|         array|
|sol_d0           |  out|   32|   ap_memory|           sol|         array|
|filter_address0  |  out|    4|   ap_memory|        filter|         array|
|filter_ce0       |  out|    1|   ap_memory|        filter|         array|
|filter_q0        |   in|   32|   ap_memory|        filter|         array|
|filter_address1  |  out|    4|   ap_memory|        filter|         array|
|filter_ce1       |  out|    1|   ap_memory|        filter|         array|
|filter_q1        |   in|   32|   ap_memory|        filter|         array|
+-----------------+-----+-----+------------+--------------+--------------+

