

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Fri Dec 27 12:09:40 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11033|  11033|  11033|  11033|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  11032|  11032|       394|          -|          -|    28|    no    |
        | + Loop 1.1      |    392|    392|        14|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |      3|      3|         3|          -|          -|     1|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     15|       0|    879|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    285|    -|
|Register         |        -|      -|     306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     15|     306|   1164|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_10_fu_3482_p2  |     *    |      1|  0|   6|          16|          12|
    |mul_ln23_11_fu_3476_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_12_fu_3495_p2  |     *    |      1|  0|   6|          16|          13|
    |mul_ln23_13_fu_3475_p2  |     *    |      1|  0|   6|          16|          14|
    |mul_ln23_14_fu_3478_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_15_fu_3480_p2  |     *    |      1|  0|   6|          16|          14|
    |mul_ln23_1_fu_3498_p2   |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_2_fu_3506_p2   |     *    |      1|  0|   6|          16|          13|
    |mul_ln23_3_fu_3504_p2   |     *    |      1|  0|   6|          16|          12|
    |mul_ln23_4_fu_3492_p2   |     *    |      1|  0|   6|          16|          12|
    |mul_ln23_5_fu_3503_p2   |     *    |      1|  0|   6|          16|          13|
    |mul_ln23_6_fu_3488_p2   |     *    |      1|  0|   6|          16|          10|
    |mul_ln23_7_fu_3479_p2   |     *    |      1|  0|   6|          16|          10|
    |mul_ln23_8_fu_3481_p2   |     *    |      1|  0|   6|          16|          13|
    |mul_ln23_9_fu_3487_p2   |     *    |      1|  0|   6|          16|          13|
    |mul_ln23_fu_3486_p2     |     *    |      0|  0|  63|           5|          10|
    |add_ln23_10_fu_358_p2   |     +    |      0|  0|  19|          14|          13|
    |add_ln23_11_fu_349_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln23_12_fu_333_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln23_13_fu_351_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln23_14_fu_347_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln23_15_fu_352_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln23_17_fu_337_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_18_fu_343_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_19_fu_340_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_1_fu_341_p2    |     +    |      0|  0|  12|          12|          10|
    |add_ln23_22_fu_356_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_23_fu_345_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_24_fu_357_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_25_fu_353_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_26_fu_363_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_27_fu_360_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln23_28_fu_355_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_29_fu_339_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_2_fu_350_p2    |     +    |      0|  0|  12|          12|          11|
    |add_ln23_3_fu_362_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln23_4_fu_354_p2    |     +    |      0|  0|  17|          13|          12|
    |add_ln23_5_fu_359_p2    |     +    |      0|  0|  17|          13|          12|
    |add_ln23_6_fu_344_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln23_7_fu_342_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln23_8_fu_348_p2    |     +    |      0|  0|  17|          13|          12|
    |add_ln23_9_fu_361_p2    |     +    |      0|  0|  17|          13|          12|
    |add_ln23_fu_335_p2      |     +    |      0|  0|  13|          11|          11|
    |grp_fu_334_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_336_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_338_p2           |     +    |      0|  0|  23|          16|          16|
    |out_h_fu_346_p2         |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_364_p2         |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_5544_p2   |     -    |      0|  0|  22|           1|          22|
    |sub_ln23_2_fu_5562_p2   |     -    |      0|  0|  22|          22|          22|
    |sub_ln23_fu_5389_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln17_fu_5359_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_5395_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_fu_5803_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln27_fu_5841_p3  |  select  |      0|  0|  15|           1|           1|
    |xor_ln20_fu_5823_p2     |    xor   |      0|  0|   6|           5|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     15|  0| 879|         742|         706|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         16|    1|         16|
    |buffer_0_0_reg_310  |   9|          2|   16|         32|
    |grp_fu_334_p0       |  15|          3|   16|         48|
    |grp_fu_334_p1       |  15|          3|   16|         48|
    |grp_fu_336_p0       |  15|          3|   16|         48|
    |grp_fu_336_p1       |  15|          3|   16|         48|
    |grp_fu_338_p0       |  15|          3|   16|         48|
    |grp_fu_338_p1       |  15|          3|   16|         48|
    |in_d_0_0_reg_322    |   9|          2|    5|         10|
    |input_r_address0    |  44|          9|   14|        126|
    |input_r_address1    |  44|          9|   14|        126|
    |out_w_0_reg_299     |   9|          2|    5|         10|
    |reg_288             |  15|          3|   11|         33|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 285|         61|  162|        641|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln23_16_reg_928    |  16|   0|   16|          0|
    |add_ln23_17_reg_1493   |  16|   0|   16|          0|
    |add_ln23_19_reg_1174   |  16|   0|   16|          0|
    |add_ln23_20_reg_2048   |  16|   0|   16|          0|
    |add_ln23_22_reg_2617   |  16|   0|   16|          0|
    |add_ln23_23_reg_2054   |  16|   0|   16|          0|
    |add_ln23_25_reg_1786   |  16|   0|   16|          0|
    |add_ln23_26_reg_1490   |  16|   0|   16|          0|
    |add_ln23_29_reg_2929   |  16|   0|   16|          0|
    |ap_CS_fsm              |  15|   0|   15|          0|
    |buffer_0_0_reg_310     |  16|   0|   16|          0|
    |in_d_0_0_reg_322       |   5|   0|    5|          0|
    |input_load_1_reg_5901  |  16|   0|   16|          0|
    |out_h_reg_530          |   5|   0|    5|          0|
    |out_w_0_reg_299        |   5|   0|    5|          0|
    |out_w_reg_922          |   5|   0|    5|          0|
    |reg_288                |  11|   0|   11|          0|
    |sext_ln23_4_reg_5954   |  14|   0|   14|          0|
    |sext_ln23_5_reg_5916   |  13|   0|   13|          0|
    |sext_ln23_6_reg_5890   |  12|   0|   12|          0|
    |sext_ln23_reg_5992     |  15|   0|   15|          0|
    |sub_ln23_reg_5882      |   9|   0|   11|          2|
    |trunc_ln23_1_reg_5997  |  16|   0|   16|          0|
    |xor_ln20_reg_6010      |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 306|   0|  308|          2|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

