Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 22:31:29 2018
| Host         : DESKTOP-AUP50F2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   432 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           71 |
| No           | No                    | Yes                    |              66 |           28 |
| No           | Yes                   | No                     |             238 |           77 |
| Yes          | No                    | No                     |             140 |           60 |
| Yes          | No                    | Yes                    |              25 |           15 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                   Enable Signal                  |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  alarm_unit/alarm_main/buffer_hour_reg[4]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[4]_LDC_i_2_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  alarm_unit/alarm_main/buffer_hour_reg[0]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  alarm_unit/alarm_main/buffer_hour_reg[1]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  alarm_unit/alarm_main/buffer_hour_reg[2]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  alarm_unit/alarm_main/buffer_hour_reg[3]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  clock_unit9/clk_500ms                                  |                                                  |                                                        |                1 |              1 |
|  alarm_unit/alarm_main/buffer_hour_reg[5]_LDC_i_1_n_0   |                                                  | alarm_unit/alarm_main/buffer_hour_reg[5]_LDC_i_2_n_0   |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[0]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[1]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[2]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[3]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[4]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  alarm_unit/alarm_main/buffer_minute_reg[5]_LDC_i_1_n_0 |                                                  | alarm_unit/alarm_main/buffer_minute_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[4]_LDC_i_2_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_hour_reg[5]_LDC_i_2_n_0   |                1 |              1 |
|  clock_unit2/clk_50M                                    |                                                  |                                                        |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            |                                                  | alarm_unit/alarm_main/buffer_minute_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[0]_LDC_i_1_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[4]_LDC_i_1_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[5]_LDC_i_1_n_0   |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_minute[5]_P_i_1_n_0 | alarm_unit/alarm_main/buffer_minute_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/buffer_hour[5]_P_i_1_n_0   | alarm_unit/alarm_main/buffer_hour_reg[3]_LDC_i_1_n_0   |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF                                     |                                                  |                                                        |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF                                     | u2/shiftCounter[3]_i_1_n_0                       | u2/temp1[15]_i_1_n_0                                   |                2 |              4 |
|  u2/J_DA2_Pin4_OBUF                                     | u2/temp2                                         | u2/temp1[15]_i_1_n_0                                   |                3 |              4 |
|  clk_1s_BUFG                                            |                                                  | RESET                                                  |                3 |              6 |
|  CLK_IBUF_BUFG                                          |                                                  | siren/new_clk0                                         |                4 |              7 |
|  p_down1/clk_read                                       |                                                  |                                                        |                4 |             10 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit3/count[10]_i_1__0_n_0                       |                3 |             10 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit6/count[11]_i_1__2_n_0                       |                3 |             11 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit1/count[11]_i_1__0_n_0                       |                3 |             11 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit4/count[11]_i_1__1_n_0                       |                3 |             11 |
|  u2/J_DA2_Pin4_OBUF                                     | u2/temp2                                         |                                                        |                5 |             12 |
| ~u1/J_MIC3_Pin4_OBUF                                    |                                                  |                                                        |                5 |             12 |
|  CLK_IBUF_BUFG                                          |                                                  | J_MIC3_Pin1_OBUF_BUFG                                  |                3 |             12 |
|  CLK_IBUF_BUFG                                          | note_c/new_clk0                                  |                                                        |                4 |             12 |
|  CLK_IBUF_BUFG                                          | note_d/new_clk0                                  |                                                        |                4 |             12 |
|  CLK_IBUF_BUFG                                          | note_e/new_clk0                                  |                                                        |                6 |             12 |
|  CLK_IBUF_BUFG                                          | note_f/new_clk0                                  |                                                        |                5 |             12 |
|  CLK_IBUF_BUFG                                          | note_g/new_clk0                                  |                                                        |                6 |             12 |
|  CLK_IBUF_BUFG                                          | note_a/new_clk0                                  |                                                        |                6 |             12 |
|  CLK_IBUF_BUFG                                          | note_b/new_clk0                                  |                                                        |                8 |             12 |
|  CLK_IBUF_BUFG                                          | siren/new_clk0                                   |                                                        |                5 |             12 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit7/count[13]_i_1__0_n_0                       |                4 |             13 |
|  clk_1s_BUFG                                            | alarm_unit/alarm_main/alarm_minute0[3]_i_1_n_0   | RESET                                                  |                3 |             13 |
|  CLK_IBUF_BUFG                                          | SWITCH_DOWN_i_1_n_0                              |                                                        |                4 |             14 |
|  CLK_IBUF_BUFG                                          |                                                  | note_a/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_b/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_c/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_d/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_e/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_f/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          | SPECIAL_FEATURE_IBUF                             |                                                        |                7 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | note_g/clear                                           |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                                  | clock_unit9/count[25]_i_1__0_n_0                       |                7 |             25 |
|  clk_read                                               |                                                  |                                                        |                9 |             34 |
|  CLK_IBUF_BUFG                                          |                                                  | RESET                                                  |               13 |             48 |
|  CLK_IBUF_BUFG                                          |                                                  |                                                        |               20 |             58 |
|  J_MIC3_Pin1_OBUF_BUFG                                  |                                                  |                                                        |               30 |             85 |
+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+------------------+----------------+


