; ModuleID = '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@unScalled_V = internal global i16 0
@phaseClass_V = internal global i4 0
@newVal_V = internal global i21 0
@loadCount_V = internal global i32 0
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@currentState = internal unnamed_addr global i1 false, align 1
@correlateTop_str = internal unnamed_addr constant [13 x i8] c"correlateTop\00"
@cor_phaseClass9_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_3 = internal global i21 0
@cor_phaseClass9_V_2 = internal global i21 0
@cor_phaseClass9_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass9_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass9_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass8_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_3 = internal global i21 0
@cor_phaseClass8_V_2 = internal global i21 0
@cor_phaseClass8_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass8_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass8_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass7_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_3 = internal global i21 0
@cor_phaseClass7_V_2 = internal global i21 0
@cor_phaseClass7_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass7_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass7_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass6_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_3 = internal global i21 0
@cor_phaseClass6_V_2 = internal global i21 0
@cor_phaseClass6_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass6_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass6_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass5_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_3 = internal global i21 0
@cor_phaseClass5_V_2 = internal global i21 0
@cor_phaseClass5_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass5_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass5_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass4_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_3 = internal global i21 0
@cor_phaseClass4_V_2 = internal global i21 0
@cor_phaseClass4_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass4_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass4_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass3_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_3 = internal global i21 0
@cor_phaseClass3_V_2 = internal global i21 0
@cor_phaseClass3_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass3_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass3_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass2_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_3 = internal global i21 0
@cor_phaseClass2_V_2 = internal global i21 0
@cor_phaseClass2_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass2_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass2_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass15_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_3 = internal global i21 0
@cor_phaseClass15_V_2 = internal global i21 0
@cor_phaseClass15_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass15_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass15_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass14_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_3 = internal global i21 0
@cor_phaseClass14_V_2 = internal global i21 0
@cor_phaseClass14_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass14_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass14_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass13_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_3 = internal global i21 0
@cor_phaseClass13_V_2 = internal global i21 0
@cor_phaseClass13_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass13_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass13_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass12_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_3 = internal global i21 0
@cor_phaseClass12_V_2 = internal global i21 0
@cor_phaseClass12_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass12_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass12_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass11_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_3 = internal global i21 0
@cor_phaseClass11_V_2 = internal global i21 0
@cor_phaseClass11_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass11_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass11_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass10_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_3 = internal global i21 0
@cor_phaseClass10_V_2 = internal global i21 0
@cor_phaseClass10_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass10_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass10_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass1_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_3 = internal global i21 0
@cor_phaseClass1_V_2 = internal global i21 0
@cor_phaseClass1_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass1_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass1_V_0 = internal unnamed_addr global i21 0
@cor_phaseClass0_V_9 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_8 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_7 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_6 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_5 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_4 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_3 = internal global i21 0
@cor_phaseClass0_V_2 = internal global i21 0
@cor_phaseClass0_V_15 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_14 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_13 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_12 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_11 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_10 = internal unnamed_addr global i32 0
@cor_phaseClass0_V_1 = internal unnamed_addr global i21 0
@cor_phaseClass0_V_0 = internal unnamed_addr global i21 0
@p_str4 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str3 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str2 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1

define internal fastcc void @shiftPhaseClass(i21 %newValue_V, i4 %phaseClass_V) {
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %newValue_V_read = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %newValue_V)
  switch i4 %phaseClass_V_read, label %._crit_edge [
    i4 0, label %.preheader63.0
    i4 1, label %.preheader62.0
    i4 2, label %.preheader61.0
    i4 3, label %.preheader60.0
    i4 4, label %.preheader59.0
    i4 5, label %.preheader58.0
    i4 6, label %.preheader57.0
    i4 7, label %.preheader56.0
    i4 -8, label %.preheader55.0
    i4 -7, label %.preheader54.0
    i4 -6, label %.preheader53.0
    i4 -5, label %.preheader52.0
    i4 -4, label %.preheader51.0
    i4 -3, label %.preheader50.0
    i4 -2, label %.preheader49.0
    i4 -1, label %.preheader.0
  ]

.preheader63.0:                                   ; preds = %0
  %cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8
  store i32 %cor_phaseClass0_V_14, i32* @cor_phaseClass0_V_15, align 4
  %cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4
  store i32 %cor_phaseClass0_V_13, i32* @cor_phaseClass0_V_14, align 8
  %cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16
  store i32 %cor_phaseClass0_V_12, i32* @cor_phaseClass0_V_13, align 4
  %cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4
  store i32 %cor_phaseClass0_V_11, i32* @cor_phaseClass0_V_12, align 16
  %cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8
  store i32 %cor_phaseClass0_V_10, i32* @cor_phaseClass0_V_11, align 4
  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4
  store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8
  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16
  store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4
  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4
  store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16
  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8
  store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4
  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4
  store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8
  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16
  store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4
  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4
  %extLd = sext i21 %cor_phaseClass0_V_3_s to i32
  store i32 %extLd, i32* @cor_phaseClass0_V_4, align 16
  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4
  store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4
  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4
  store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4
  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4
  store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass0_V_0, align 4
  br label %._crit_edge

.preheader62.0:                                   ; preds = %0
  %cor_phaseClass1_V_14 = load i32* @cor_phaseClass1_V_14, align 8
  store i32 %cor_phaseClass1_V_14, i32* @cor_phaseClass1_V_15, align 4
  %cor_phaseClass1_V_13 = load i32* @cor_phaseClass1_V_13, align 4
  store i32 %cor_phaseClass1_V_13, i32* @cor_phaseClass1_V_14, align 8
  %cor_phaseClass1_V_12 = load i32* @cor_phaseClass1_V_12, align 16
  store i32 %cor_phaseClass1_V_12, i32* @cor_phaseClass1_V_13, align 4
  %cor_phaseClass1_V_11 = load i32* @cor_phaseClass1_V_11, align 4
  store i32 %cor_phaseClass1_V_11, i32* @cor_phaseClass1_V_12, align 16
  %cor_phaseClass1_V_10 = load i32* @cor_phaseClass1_V_10, align 8
  store i32 %cor_phaseClass1_V_10, i32* @cor_phaseClass1_V_11, align 4
  %cor_phaseClass1_V_9_s = load i32* @cor_phaseClass1_V_9, align 4
  store i32 %cor_phaseClass1_V_9_s, i32* @cor_phaseClass1_V_10, align 8
  %cor_phaseClass1_V_8_s = load i32* @cor_phaseClass1_V_8, align 16
  store i32 %cor_phaseClass1_V_8_s, i32* @cor_phaseClass1_V_9, align 4
  %cor_phaseClass1_V_7_s = load i32* @cor_phaseClass1_V_7, align 4
  store i32 %cor_phaseClass1_V_7_s, i32* @cor_phaseClass1_V_8, align 16
  %cor_phaseClass1_V_6_s = load i32* @cor_phaseClass1_V_6, align 8
  store i32 %cor_phaseClass1_V_6_s, i32* @cor_phaseClass1_V_7, align 4
  %cor_phaseClass1_V_5_s = load i32* @cor_phaseClass1_V_5, align 4
  store i32 %cor_phaseClass1_V_5_s, i32* @cor_phaseClass1_V_6, align 8
  %cor_phaseClass1_V_4_s = load i32* @cor_phaseClass1_V_4, align 16
  store i32 %cor_phaseClass1_V_4_s, i32* @cor_phaseClass1_V_5, align 4
  %cor_phaseClass1_V_3_s = load i21* @cor_phaseClass1_V_3, align 4
  %extLd1 = sext i21 %cor_phaseClass1_V_3_s to i32
  store i32 %extLd1, i32* @cor_phaseClass1_V_4, align 16
  %cor_phaseClass1_V_2_s = load i21* @cor_phaseClass1_V_2, align 4
  store i21 %cor_phaseClass1_V_2_s, i21* @cor_phaseClass1_V_3, align 4
  %cor_phaseClass1_V_1_s = load i21* @cor_phaseClass1_V_1, align 4
  store i21 %cor_phaseClass1_V_1_s, i21* @cor_phaseClass1_V_2, align 4
  %cor_phaseClass1_V_0_s = load i21* @cor_phaseClass1_V_0, align 4
  store i21 %cor_phaseClass1_V_0_s, i21* @cor_phaseClass1_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass1_V_0, align 4
  br label %._crit_edge

.preheader61.0:                                   ; preds = %0
  %cor_phaseClass2_V_14 = load i32* @cor_phaseClass2_V_14, align 8
  store i32 %cor_phaseClass2_V_14, i32* @cor_phaseClass2_V_15, align 4
  %cor_phaseClass2_V_13 = load i32* @cor_phaseClass2_V_13, align 4
  store i32 %cor_phaseClass2_V_13, i32* @cor_phaseClass2_V_14, align 8
  %cor_phaseClass2_V_12 = load i32* @cor_phaseClass2_V_12, align 16
  store i32 %cor_phaseClass2_V_12, i32* @cor_phaseClass2_V_13, align 4
  %cor_phaseClass2_V_11 = load i32* @cor_phaseClass2_V_11, align 4
  store i32 %cor_phaseClass2_V_11, i32* @cor_phaseClass2_V_12, align 16
  %cor_phaseClass2_V_10 = load i32* @cor_phaseClass2_V_10, align 8
  store i32 %cor_phaseClass2_V_10, i32* @cor_phaseClass2_V_11, align 4
  %cor_phaseClass2_V_9_s = load i32* @cor_phaseClass2_V_9, align 4
  store i32 %cor_phaseClass2_V_9_s, i32* @cor_phaseClass2_V_10, align 8
  %cor_phaseClass2_V_8_s = load i32* @cor_phaseClass2_V_8, align 16
  store i32 %cor_phaseClass2_V_8_s, i32* @cor_phaseClass2_V_9, align 4
  %cor_phaseClass2_V_7_s = load i32* @cor_phaseClass2_V_7, align 4
  store i32 %cor_phaseClass2_V_7_s, i32* @cor_phaseClass2_V_8, align 16
  %cor_phaseClass2_V_6_s = load i32* @cor_phaseClass2_V_6, align 8
  store i32 %cor_phaseClass2_V_6_s, i32* @cor_phaseClass2_V_7, align 4
  %cor_phaseClass2_V_5_s = load i32* @cor_phaseClass2_V_5, align 4
  store i32 %cor_phaseClass2_V_5_s, i32* @cor_phaseClass2_V_6, align 8
  %cor_phaseClass2_V_4_s = load i32* @cor_phaseClass2_V_4, align 16
  store i32 %cor_phaseClass2_V_4_s, i32* @cor_phaseClass2_V_5, align 4
  %cor_phaseClass2_V_3_s = load i21* @cor_phaseClass2_V_3, align 4
  %extLd2 = sext i21 %cor_phaseClass2_V_3_s to i32
  store i32 %extLd2, i32* @cor_phaseClass2_V_4, align 16
  %cor_phaseClass2_V_2_s = load i21* @cor_phaseClass2_V_2, align 4
  store i21 %cor_phaseClass2_V_2_s, i21* @cor_phaseClass2_V_3, align 4
  %cor_phaseClass2_V_1_s = load i21* @cor_phaseClass2_V_1, align 4
  store i21 %cor_phaseClass2_V_1_s, i21* @cor_phaseClass2_V_2, align 4
  %cor_phaseClass2_V_0_s = load i21* @cor_phaseClass2_V_0, align 4
  store i21 %cor_phaseClass2_V_0_s, i21* @cor_phaseClass2_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass2_V_0, align 4
  br label %._crit_edge

.preheader60.0:                                   ; preds = %0
  %cor_phaseClass3_V_14 = load i32* @cor_phaseClass3_V_14, align 8
  store i32 %cor_phaseClass3_V_14, i32* @cor_phaseClass3_V_15, align 4
  %cor_phaseClass3_V_13 = load i32* @cor_phaseClass3_V_13, align 4
  store i32 %cor_phaseClass3_V_13, i32* @cor_phaseClass3_V_14, align 8
  %cor_phaseClass3_V_12 = load i32* @cor_phaseClass3_V_12, align 16
  store i32 %cor_phaseClass3_V_12, i32* @cor_phaseClass3_V_13, align 4
  %cor_phaseClass3_V_11 = load i32* @cor_phaseClass3_V_11, align 4
  store i32 %cor_phaseClass3_V_11, i32* @cor_phaseClass3_V_12, align 16
  %cor_phaseClass3_V_10 = load i32* @cor_phaseClass3_V_10, align 8
  store i32 %cor_phaseClass3_V_10, i32* @cor_phaseClass3_V_11, align 4
  %cor_phaseClass3_V_9_s = load i32* @cor_phaseClass3_V_9, align 4
  store i32 %cor_phaseClass3_V_9_s, i32* @cor_phaseClass3_V_10, align 8
  %cor_phaseClass3_V_8_s = load i32* @cor_phaseClass3_V_8, align 16
  store i32 %cor_phaseClass3_V_8_s, i32* @cor_phaseClass3_V_9, align 4
  %cor_phaseClass3_V_7_s = load i32* @cor_phaseClass3_V_7, align 4
  store i32 %cor_phaseClass3_V_7_s, i32* @cor_phaseClass3_V_8, align 16
  %cor_phaseClass3_V_6_s = load i32* @cor_phaseClass3_V_6, align 8
  store i32 %cor_phaseClass3_V_6_s, i32* @cor_phaseClass3_V_7, align 4
  %cor_phaseClass3_V_5_s = load i32* @cor_phaseClass3_V_5, align 4
  store i32 %cor_phaseClass3_V_5_s, i32* @cor_phaseClass3_V_6, align 8
  %cor_phaseClass3_V_4_s = load i32* @cor_phaseClass3_V_4, align 16
  store i32 %cor_phaseClass3_V_4_s, i32* @cor_phaseClass3_V_5, align 4
  %cor_phaseClass3_V_3_s = load i21* @cor_phaseClass3_V_3, align 4
  %extLd3 = sext i21 %cor_phaseClass3_V_3_s to i32
  store i32 %extLd3, i32* @cor_phaseClass3_V_4, align 16
  %cor_phaseClass3_V_2_s = load i21* @cor_phaseClass3_V_2, align 4
  store i21 %cor_phaseClass3_V_2_s, i21* @cor_phaseClass3_V_3, align 4
  %cor_phaseClass3_V_1_s = load i21* @cor_phaseClass3_V_1, align 4
  store i21 %cor_phaseClass3_V_1_s, i21* @cor_phaseClass3_V_2, align 4
  %cor_phaseClass3_V_0_s = load i21* @cor_phaseClass3_V_0, align 4
  store i21 %cor_phaseClass3_V_0_s, i21* @cor_phaseClass3_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass3_V_0, align 4
  br label %._crit_edge

.preheader59.0:                                   ; preds = %0
  %cor_phaseClass4_V_14 = load i32* @cor_phaseClass4_V_14, align 8
  store i32 %cor_phaseClass4_V_14, i32* @cor_phaseClass4_V_15, align 4
  %cor_phaseClass4_V_13 = load i32* @cor_phaseClass4_V_13, align 4
  store i32 %cor_phaseClass4_V_13, i32* @cor_phaseClass4_V_14, align 8
  %cor_phaseClass4_V_12 = load i32* @cor_phaseClass4_V_12, align 16
  store i32 %cor_phaseClass4_V_12, i32* @cor_phaseClass4_V_13, align 4
  %cor_phaseClass4_V_11 = load i32* @cor_phaseClass4_V_11, align 4
  store i32 %cor_phaseClass4_V_11, i32* @cor_phaseClass4_V_12, align 16
  %cor_phaseClass4_V_10 = load i32* @cor_phaseClass4_V_10, align 8
  store i32 %cor_phaseClass4_V_10, i32* @cor_phaseClass4_V_11, align 4
  %cor_phaseClass4_V_9_s = load i32* @cor_phaseClass4_V_9, align 4
  store i32 %cor_phaseClass4_V_9_s, i32* @cor_phaseClass4_V_10, align 8
  %cor_phaseClass4_V_8_s = load i32* @cor_phaseClass4_V_8, align 16
  store i32 %cor_phaseClass4_V_8_s, i32* @cor_phaseClass4_V_9, align 4
  %cor_phaseClass4_V_7_s = load i32* @cor_phaseClass4_V_7, align 4
  store i32 %cor_phaseClass4_V_7_s, i32* @cor_phaseClass4_V_8, align 16
  %cor_phaseClass4_V_6_s = load i32* @cor_phaseClass4_V_6, align 8
  store i32 %cor_phaseClass4_V_6_s, i32* @cor_phaseClass4_V_7, align 4
  %cor_phaseClass4_V_5_s = load i32* @cor_phaseClass4_V_5, align 4
  store i32 %cor_phaseClass4_V_5_s, i32* @cor_phaseClass4_V_6, align 8
  %cor_phaseClass4_V_4_s = load i32* @cor_phaseClass4_V_4, align 16
  store i32 %cor_phaseClass4_V_4_s, i32* @cor_phaseClass4_V_5, align 4
  %cor_phaseClass4_V_3_s = load i21* @cor_phaseClass4_V_3, align 4
  %extLd4 = sext i21 %cor_phaseClass4_V_3_s to i32
  store i32 %extLd4, i32* @cor_phaseClass4_V_4, align 16
  %cor_phaseClass4_V_2_s = load i21* @cor_phaseClass4_V_2, align 4
  store i21 %cor_phaseClass4_V_2_s, i21* @cor_phaseClass4_V_3, align 4
  %cor_phaseClass4_V_1_s = load i21* @cor_phaseClass4_V_1, align 4
  store i21 %cor_phaseClass4_V_1_s, i21* @cor_phaseClass4_V_2, align 4
  %cor_phaseClass4_V_0_s = load i21* @cor_phaseClass4_V_0, align 4
  store i21 %cor_phaseClass4_V_0_s, i21* @cor_phaseClass4_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass4_V_0, align 4
  br label %._crit_edge

.preheader58.0:                                   ; preds = %0
  %cor_phaseClass5_V_14 = load i32* @cor_phaseClass5_V_14, align 8
  store i32 %cor_phaseClass5_V_14, i32* @cor_phaseClass5_V_15, align 4
  %cor_phaseClass5_V_13 = load i32* @cor_phaseClass5_V_13, align 4
  store i32 %cor_phaseClass5_V_13, i32* @cor_phaseClass5_V_14, align 8
  %cor_phaseClass5_V_12 = load i32* @cor_phaseClass5_V_12, align 16
  store i32 %cor_phaseClass5_V_12, i32* @cor_phaseClass5_V_13, align 4
  %cor_phaseClass5_V_11 = load i32* @cor_phaseClass5_V_11, align 4
  store i32 %cor_phaseClass5_V_11, i32* @cor_phaseClass5_V_12, align 16
  %cor_phaseClass5_V_10 = load i32* @cor_phaseClass5_V_10, align 8
  store i32 %cor_phaseClass5_V_10, i32* @cor_phaseClass5_V_11, align 4
  %cor_phaseClass5_V_9_s = load i32* @cor_phaseClass5_V_9, align 4
  store i32 %cor_phaseClass5_V_9_s, i32* @cor_phaseClass5_V_10, align 8
  %cor_phaseClass5_V_8_s = load i32* @cor_phaseClass5_V_8, align 16
  store i32 %cor_phaseClass5_V_8_s, i32* @cor_phaseClass5_V_9, align 4
  %cor_phaseClass5_V_7_s = load i32* @cor_phaseClass5_V_7, align 4
  store i32 %cor_phaseClass5_V_7_s, i32* @cor_phaseClass5_V_8, align 16
  %cor_phaseClass5_V_6_s = load i32* @cor_phaseClass5_V_6, align 8
  store i32 %cor_phaseClass5_V_6_s, i32* @cor_phaseClass5_V_7, align 4
  %cor_phaseClass5_V_5_s = load i32* @cor_phaseClass5_V_5, align 4
  store i32 %cor_phaseClass5_V_5_s, i32* @cor_phaseClass5_V_6, align 8
  %cor_phaseClass5_V_4_s = load i32* @cor_phaseClass5_V_4, align 16
  store i32 %cor_phaseClass5_V_4_s, i32* @cor_phaseClass5_V_5, align 4
  %cor_phaseClass5_V_3_s = load i21* @cor_phaseClass5_V_3, align 4
  %extLd5 = sext i21 %cor_phaseClass5_V_3_s to i32
  store i32 %extLd5, i32* @cor_phaseClass5_V_4, align 16
  %cor_phaseClass5_V_2_s = load i21* @cor_phaseClass5_V_2, align 4
  store i21 %cor_phaseClass5_V_2_s, i21* @cor_phaseClass5_V_3, align 4
  %cor_phaseClass5_V_1_s = load i21* @cor_phaseClass5_V_1, align 4
  store i21 %cor_phaseClass5_V_1_s, i21* @cor_phaseClass5_V_2, align 4
  %cor_phaseClass5_V_0_s = load i21* @cor_phaseClass5_V_0, align 4
  store i21 %cor_phaseClass5_V_0_s, i21* @cor_phaseClass5_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass5_V_0, align 4
  br label %._crit_edge

.preheader57.0:                                   ; preds = %0
  %cor_phaseClass6_V_14 = load i32* @cor_phaseClass6_V_14, align 8
  store i32 %cor_phaseClass6_V_14, i32* @cor_phaseClass6_V_15, align 4
  %cor_phaseClass6_V_13 = load i32* @cor_phaseClass6_V_13, align 4
  store i32 %cor_phaseClass6_V_13, i32* @cor_phaseClass6_V_14, align 8
  %cor_phaseClass6_V_12 = load i32* @cor_phaseClass6_V_12, align 16
  store i32 %cor_phaseClass6_V_12, i32* @cor_phaseClass6_V_13, align 4
  %cor_phaseClass6_V_11 = load i32* @cor_phaseClass6_V_11, align 4
  store i32 %cor_phaseClass6_V_11, i32* @cor_phaseClass6_V_12, align 16
  %cor_phaseClass6_V_10 = load i32* @cor_phaseClass6_V_10, align 8
  store i32 %cor_phaseClass6_V_10, i32* @cor_phaseClass6_V_11, align 4
  %cor_phaseClass6_V_9_s = load i32* @cor_phaseClass6_V_9, align 4
  store i32 %cor_phaseClass6_V_9_s, i32* @cor_phaseClass6_V_10, align 8
  %cor_phaseClass6_V_8_s = load i32* @cor_phaseClass6_V_8, align 16
  store i32 %cor_phaseClass6_V_8_s, i32* @cor_phaseClass6_V_9, align 4
  %cor_phaseClass6_V_7_s = load i32* @cor_phaseClass6_V_7, align 4
  store i32 %cor_phaseClass6_V_7_s, i32* @cor_phaseClass6_V_8, align 16
  %cor_phaseClass6_V_6_s = load i32* @cor_phaseClass6_V_6, align 8
  store i32 %cor_phaseClass6_V_6_s, i32* @cor_phaseClass6_V_7, align 4
  %cor_phaseClass6_V_5_s = load i32* @cor_phaseClass6_V_5, align 4
  store i32 %cor_phaseClass6_V_5_s, i32* @cor_phaseClass6_V_6, align 8
  %cor_phaseClass6_V_4_s = load i32* @cor_phaseClass6_V_4, align 16
  store i32 %cor_phaseClass6_V_4_s, i32* @cor_phaseClass6_V_5, align 4
  %cor_phaseClass6_V_3_s = load i21* @cor_phaseClass6_V_3, align 4
  %extLd6 = sext i21 %cor_phaseClass6_V_3_s to i32
  store i32 %extLd6, i32* @cor_phaseClass6_V_4, align 16
  %cor_phaseClass6_V_2_s = load i21* @cor_phaseClass6_V_2, align 4
  store i21 %cor_phaseClass6_V_2_s, i21* @cor_phaseClass6_V_3, align 4
  %cor_phaseClass6_V_1_s = load i21* @cor_phaseClass6_V_1, align 4
  store i21 %cor_phaseClass6_V_1_s, i21* @cor_phaseClass6_V_2, align 4
  %cor_phaseClass6_V_0_s = load i21* @cor_phaseClass6_V_0, align 4
  store i21 %cor_phaseClass6_V_0_s, i21* @cor_phaseClass6_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass6_V_0, align 4
  br label %._crit_edge

.preheader56.0:                                   ; preds = %0
  %cor_phaseClass7_V_14 = load i32* @cor_phaseClass7_V_14, align 8
  store i32 %cor_phaseClass7_V_14, i32* @cor_phaseClass7_V_15, align 4
  %cor_phaseClass7_V_13 = load i32* @cor_phaseClass7_V_13, align 4
  store i32 %cor_phaseClass7_V_13, i32* @cor_phaseClass7_V_14, align 8
  %cor_phaseClass7_V_12 = load i32* @cor_phaseClass7_V_12, align 16
  store i32 %cor_phaseClass7_V_12, i32* @cor_phaseClass7_V_13, align 4
  %cor_phaseClass7_V_11 = load i32* @cor_phaseClass7_V_11, align 4
  store i32 %cor_phaseClass7_V_11, i32* @cor_phaseClass7_V_12, align 16
  %cor_phaseClass7_V_10 = load i32* @cor_phaseClass7_V_10, align 8
  store i32 %cor_phaseClass7_V_10, i32* @cor_phaseClass7_V_11, align 4
  %cor_phaseClass7_V_9_s = load i32* @cor_phaseClass7_V_9, align 4
  store i32 %cor_phaseClass7_V_9_s, i32* @cor_phaseClass7_V_10, align 8
  %cor_phaseClass7_V_8_s = load i32* @cor_phaseClass7_V_8, align 16
  store i32 %cor_phaseClass7_V_8_s, i32* @cor_phaseClass7_V_9, align 4
  %cor_phaseClass7_V_7_s = load i32* @cor_phaseClass7_V_7, align 4
  store i32 %cor_phaseClass7_V_7_s, i32* @cor_phaseClass7_V_8, align 16
  %cor_phaseClass7_V_6_s = load i32* @cor_phaseClass7_V_6, align 8
  store i32 %cor_phaseClass7_V_6_s, i32* @cor_phaseClass7_V_7, align 4
  %cor_phaseClass7_V_5_s = load i32* @cor_phaseClass7_V_5, align 4
  store i32 %cor_phaseClass7_V_5_s, i32* @cor_phaseClass7_V_6, align 8
  %cor_phaseClass7_V_4_s = load i32* @cor_phaseClass7_V_4, align 16
  store i32 %cor_phaseClass7_V_4_s, i32* @cor_phaseClass7_V_5, align 4
  %cor_phaseClass7_V_3_s = load i21* @cor_phaseClass7_V_3, align 4
  %extLd7 = sext i21 %cor_phaseClass7_V_3_s to i32
  store i32 %extLd7, i32* @cor_phaseClass7_V_4, align 16
  %cor_phaseClass7_V_2_s = load i21* @cor_phaseClass7_V_2, align 4
  store i21 %cor_phaseClass7_V_2_s, i21* @cor_phaseClass7_V_3, align 4
  %cor_phaseClass7_V_1_s = load i21* @cor_phaseClass7_V_1, align 4
  store i21 %cor_phaseClass7_V_1_s, i21* @cor_phaseClass7_V_2, align 4
  %cor_phaseClass7_V_0_s = load i21* @cor_phaseClass7_V_0, align 4
  store i21 %cor_phaseClass7_V_0_s, i21* @cor_phaseClass7_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass7_V_0, align 4
  br label %._crit_edge

.preheader55.0:                                   ; preds = %0
  %cor_phaseClass8_V_14 = load i32* @cor_phaseClass8_V_14, align 8
  store i32 %cor_phaseClass8_V_14, i32* @cor_phaseClass8_V_15, align 4
  %cor_phaseClass8_V_13 = load i32* @cor_phaseClass8_V_13, align 4
  store i32 %cor_phaseClass8_V_13, i32* @cor_phaseClass8_V_14, align 8
  %cor_phaseClass8_V_12 = load i32* @cor_phaseClass8_V_12, align 16
  store i32 %cor_phaseClass8_V_12, i32* @cor_phaseClass8_V_13, align 4
  %cor_phaseClass8_V_11 = load i32* @cor_phaseClass8_V_11, align 4
  store i32 %cor_phaseClass8_V_11, i32* @cor_phaseClass8_V_12, align 16
  %cor_phaseClass8_V_10 = load i32* @cor_phaseClass8_V_10, align 8
  store i32 %cor_phaseClass8_V_10, i32* @cor_phaseClass8_V_11, align 4
  %cor_phaseClass8_V_9_s = load i32* @cor_phaseClass8_V_9, align 4
  store i32 %cor_phaseClass8_V_9_s, i32* @cor_phaseClass8_V_10, align 8
  %cor_phaseClass8_V_8_s = load i32* @cor_phaseClass8_V_8, align 16
  store i32 %cor_phaseClass8_V_8_s, i32* @cor_phaseClass8_V_9, align 4
  %cor_phaseClass8_V_7_s = load i32* @cor_phaseClass8_V_7, align 4
  store i32 %cor_phaseClass8_V_7_s, i32* @cor_phaseClass8_V_8, align 16
  %cor_phaseClass8_V_6_s = load i32* @cor_phaseClass8_V_6, align 8
  store i32 %cor_phaseClass8_V_6_s, i32* @cor_phaseClass8_V_7, align 4
  %cor_phaseClass8_V_5_s = load i32* @cor_phaseClass8_V_5, align 4
  store i32 %cor_phaseClass8_V_5_s, i32* @cor_phaseClass8_V_6, align 8
  %cor_phaseClass8_V_4_s = load i32* @cor_phaseClass8_V_4, align 16
  store i32 %cor_phaseClass8_V_4_s, i32* @cor_phaseClass8_V_5, align 4
  %cor_phaseClass8_V_3_s = load i21* @cor_phaseClass8_V_3, align 4
  %extLd8 = sext i21 %cor_phaseClass8_V_3_s to i32
  store i32 %extLd8, i32* @cor_phaseClass8_V_4, align 16
  %cor_phaseClass8_V_2_s = load i21* @cor_phaseClass8_V_2, align 4
  store i21 %cor_phaseClass8_V_2_s, i21* @cor_phaseClass8_V_3, align 4
  %cor_phaseClass8_V_1_s = load i21* @cor_phaseClass8_V_1, align 4
  store i21 %cor_phaseClass8_V_1_s, i21* @cor_phaseClass8_V_2, align 4
  %cor_phaseClass8_V_0_s = load i21* @cor_phaseClass8_V_0, align 4
  store i21 %cor_phaseClass8_V_0_s, i21* @cor_phaseClass8_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass8_V_0, align 4
  br label %._crit_edge

.preheader54.0:                                   ; preds = %0
  %cor_phaseClass9_V_14 = load i32* @cor_phaseClass9_V_14, align 8
  store i32 %cor_phaseClass9_V_14, i32* @cor_phaseClass9_V_15, align 4
  %cor_phaseClass9_V_13 = load i32* @cor_phaseClass9_V_13, align 4
  store i32 %cor_phaseClass9_V_13, i32* @cor_phaseClass9_V_14, align 8
  %cor_phaseClass9_V_12 = load i32* @cor_phaseClass9_V_12, align 16
  store i32 %cor_phaseClass9_V_12, i32* @cor_phaseClass9_V_13, align 4
  %cor_phaseClass9_V_11 = load i32* @cor_phaseClass9_V_11, align 4
  store i32 %cor_phaseClass9_V_11, i32* @cor_phaseClass9_V_12, align 16
  %cor_phaseClass9_V_10 = load i32* @cor_phaseClass9_V_10, align 8
  store i32 %cor_phaseClass9_V_10, i32* @cor_phaseClass9_V_11, align 4
  %cor_phaseClass9_V_9_s = load i32* @cor_phaseClass9_V_9, align 4
  store i32 %cor_phaseClass9_V_9_s, i32* @cor_phaseClass9_V_10, align 8
  %cor_phaseClass9_V_8_s = load i32* @cor_phaseClass9_V_8, align 16
  store i32 %cor_phaseClass9_V_8_s, i32* @cor_phaseClass9_V_9, align 4
  %cor_phaseClass9_V_7_s = load i32* @cor_phaseClass9_V_7, align 4
  store i32 %cor_phaseClass9_V_7_s, i32* @cor_phaseClass9_V_8, align 16
  %cor_phaseClass9_V_6_s = load i32* @cor_phaseClass9_V_6, align 8
  store i32 %cor_phaseClass9_V_6_s, i32* @cor_phaseClass9_V_7, align 4
  %cor_phaseClass9_V_5_s = load i32* @cor_phaseClass9_V_5, align 4
  store i32 %cor_phaseClass9_V_5_s, i32* @cor_phaseClass9_V_6, align 8
  %cor_phaseClass9_V_4_s = load i32* @cor_phaseClass9_V_4, align 16
  store i32 %cor_phaseClass9_V_4_s, i32* @cor_phaseClass9_V_5, align 4
  %cor_phaseClass9_V_3_s = load i21* @cor_phaseClass9_V_3, align 4
  %extLd9 = sext i21 %cor_phaseClass9_V_3_s to i32
  store i32 %extLd9, i32* @cor_phaseClass9_V_4, align 16
  %cor_phaseClass9_V_2_s = load i21* @cor_phaseClass9_V_2, align 4
  store i21 %cor_phaseClass9_V_2_s, i21* @cor_phaseClass9_V_3, align 4
  %cor_phaseClass9_V_1_s = load i21* @cor_phaseClass9_V_1, align 4
  store i21 %cor_phaseClass9_V_1_s, i21* @cor_phaseClass9_V_2, align 4
  %cor_phaseClass9_V_0_s = load i21* @cor_phaseClass9_V_0, align 4
  store i21 %cor_phaseClass9_V_0_s, i21* @cor_phaseClass9_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass9_V_0, align 4
  br label %._crit_edge

.preheader53.0:                                   ; preds = %0
  %cor_phaseClass10_V_1 = load i32* @cor_phaseClass10_V_14, align 8
  store i32 %cor_phaseClass10_V_1, i32* @cor_phaseClass10_V_15, align 4
  %cor_phaseClass10_V_1_1 = load i32* @cor_phaseClass10_V_13, align 4
  store i32 %cor_phaseClass10_V_1_1, i32* @cor_phaseClass10_V_14, align 8
  %cor_phaseClass10_V_1_2 = load i32* @cor_phaseClass10_V_12, align 16
  store i32 %cor_phaseClass10_V_1_2, i32* @cor_phaseClass10_V_13, align 4
  %cor_phaseClass10_V_1_3 = load i32* @cor_phaseClass10_V_11, align 4
  store i32 %cor_phaseClass10_V_1_3, i32* @cor_phaseClass10_V_12, align 16
  %cor_phaseClass10_V_1_4 = load i32* @cor_phaseClass10_V_10, align 8
  store i32 %cor_phaseClass10_V_1_4, i32* @cor_phaseClass10_V_11, align 4
  %cor_phaseClass10_V_9 = load i32* @cor_phaseClass10_V_9, align 4
  store i32 %cor_phaseClass10_V_9, i32* @cor_phaseClass10_V_10, align 8
  %cor_phaseClass10_V_8 = load i32* @cor_phaseClass10_V_8, align 16
  store i32 %cor_phaseClass10_V_8, i32* @cor_phaseClass10_V_9, align 4
  %cor_phaseClass10_V_7 = load i32* @cor_phaseClass10_V_7, align 4
  store i32 %cor_phaseClass10_V_7, i32* @cor_phaseClass10_V_8, align 16
  %cor_phaseClass10_V_6 = load i32* @cor_phaseClass10_V_6, align 8
  store i32 %cor_phaseClass10_V_6, i32* @cor_phaseClass10_V_7, align 4
  %cor_phaseClass10_V_5 = load i32* @cor_phaseClass10_V_5, align 4
  store i32 %cor_phaseClass10_V_5, i32* @cor_phaseClass10_V_6, align 8
  %cor_phaseClass10_V_4 = load i32* @cor_phaseClass10_V_4, align 16
  store i32 %cor_phaseClass10_V_4, i32* @cor_phaseClass10_V_5, align 4
  %cor_phaseClass10_V_3 = load i21* @cor_phaseClass10_V_3, align 4
  %extLd10 = sext i21 %cor_phaseClass10_V_3 to i32
  store i32 %extLd10, i32* @cor_phaseClass10_V_4, align 16
  %cor_phaseClass10_V_2 = load i21* @cor_phaseClass10_V_2, align 4
  store i21 %cor_phaseClass10_V_2, i21* @cor_phaseClass10_V_3, align 4
  %cor_phaseClass10_V_1_5 = load i21* @cor_phaseClass10_V_1, align 4
  store i21 %cor_phaseClass10_V_1_5, i21* @cor_phaseClass10_V_2, align 4
  %cor_phaseClass10_V_0 = load i21* @cor_phaseClass10_V_0, align 4
  store i21 %cor_phaseClass10_V_0, i21* @cor_phaseClass10_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass10_V_0, align 4
  br label %._crit_edge

.preheader52.0:                                   ; preds = %0
  %cor_phaseClass11_V_1 = load i32* @cor_phaseClass11_V_14, align 8
  store i32 %cor_phaseClass11_V_1, i32* @cor_phaseClass11_V_15, align 4
  %cor_phaseClass11_V_1_1 = load i32* @cor_phaseClass11_V_13, align 4
  store i32 %cor_phaseClass11_V_1_1, i32* @cor_phaseClass11_V_14, align 8
  %cor_phaseClass11_V_1_2 = load i32* @cor_phaseClass11_V_12, align 16
  store i32 %cor_phaseClass11_V_1_2, i32* @cor_phaseClass11_V_13, align 4
  %cor_phaseClass11_V_1_3 = load i32* @cor_phaseClass11_V_11, align 4
  store i32 %cor_phaseClass11_V_1_3, i32* @cor_phaseClass11_V_12, align 16
  %cor_phaseClass11_V_1_4 = load i32* @cor_phaseClass11_V_10, align 8
  store i32 %cor_phaseClass11_V_1_4, i32* @cor_phaseClass11_V_11, align 4
  %cor_phaseClass11_V_9 = load i32* @cor_phaseClass11_V_9, align 4
  store i32 %cor_phaseClass11_V_9, i32* @cor_phaseClass11_V_10, align 8
  %cor_phaseClass11_V_8 = load i32* @cor_phaseClass11_V_8, align 16
  store i32 %cor_phaseClass11_V_8, i32* @cor_phaseClass11_V_9, align 4
  %cor_phaseClass11_V_7 = load i32* @cor_phaseClass11_V_7, align 4
  store i32 %cor_phaseClass11_V_7, i32* @cor_phaseClass11_V_8, align 16
  %cor_phaseClass11_V_6 = load i32* @cor_phaseClass11_V_6, align 8
  store i32 %cor_phaseClass11_V_6, i32* @cor_phaseClass11_V_7, align 4
  %cor_phaseClass11_V_5 = load i32* @cor_phaseClass11_V_5, align 4
  store i32 %cor_phaseClass11_V_5, i32* @cor_phaseClass11_V_6, align 8
  %cor_phaseClass11_V_4 = load i32* @cor_phaseClass11_V_4, align 16
  store i32 %cor_phaseClass11_V_4, i32* @cor_phaseClass11_V_5, align 4
  %cor_phaseClass11_V_3 = load i21* @cor_phaseClass11_V_3, align 4
  %extLd11 = sext i21 %cor_phaseClass11_V_3 to i32
  store i32 %extLd11, i32* @cor_phaseClass11_V_4, align 16
  %cor_phaseClass11_V_2 = load i21* @cor_phaseClass11_V_2, align 4
  store i21 %cor_phaseClass11_V_2, i21* @cor_phaseClass11_V_3, align 4
  %cor_phaseClass11_V_1_5 = load i21* @cor_phaseClass11_V_1, align 4
  store i21 %cor_phaseClass11_V_1_5, i21* @cor_phaseClass11_V_2, align 4
  %cor_phaseClass11_V_0 = load i21* @cor_phaseClass11_V_0, align 4
  store i21 %cor_phaseClass11_V_0, i21* @cor_phaseClass11_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass11_V_0, align 4
  br label %._crit_edge

.preheader51.0:                                   ; preds = %0
  %cor_phaseClass12_V_1 = load i32* @cor_phaseClass12_V_14, align 8
  store i32 %cor_phaseClass12_V_1, i32* @cor_phaseClass12_V_15, align 4
  %cor_phaseClass12_V_1_1 = load i32* @cor_phaseClass12_V_13, align 4
  store i32 %cor_phaseClass12_V_1_1, i32* @cor_phaseClass12_V_14, align 8
  %cor_phaseClass12_V_1_2 = load i32* @cor_phaseClass12_V_12, align 16
  store i32 %cor_phaseClass12_V_1_2, i32* @cor_phaseClass12_V_13, align 4
  %cor_phaseClass12_V_1_3 = load i32* @cor_phaseClass12_V_11, align 4
  store i32 %cor_phaseClass12_V_1_3, i32* @cor_phaseClass12_V_12, align 16
  %cor_phaseClass12_V_1_4 = load i32* @cor_phaseClass12_V_10, align 8
  store i32 %cor_phaseClass12_V_1_4, i32* @cor_phaseClass12_V_11, align 4
  %cor_phaseClass12_V_9 = load i32* @cor_phaseClass12_V_9, align 4
  store i32 %cor_phaseClass12_V_9, i32* @cor_phaseClass12_V_10, align 8
  %cor_phaseClass12_V_8 = load i32* @cor_phaseClass12_V_8, align 16
  store i32 %cor_phaseClass12_V_8, i32* @cor_phaseClass12_V_9, align 4
  %cor_phaseClass12_V_7 = load i32* @cor_phaseClass12_V_7, align 4
  store i32 %cor_phaseClass12_V_7, i32* @cor_phaseClass12_V_8, align 16
  %cor_phaseClass12_V_6 = load i32* @cor_phaseClass12_V_6, align 8
  store i32 %cor_phaseClass12_V_6, i32* @cor_phaseClass12_V_7, align 4
  %cor_phaseClass12_V_5 = load i32* @cor_phaseClass12_V_5, align 4
  store i32 %cor_phaseClass12_V_5, i32* @cor_phaseClass12_V_6, align 8
  %cor_phaseClass12_V_4 = load i32* @cor_phaseClass12_V_4, align 16
  store i32 %cor_phaseClass12_V_4, i32* @cor_phaseClass12_V_5, align 4
  %cor_phaseClass12_V_3 = load i21* @cor_phaseClass12_V_3, align 4
  %extLd12 = sext i21 %cor_phaseClass12_V_3 to i32
  store i32 %extLd12, i32* @cor_phaseClass12_V_4, align 16
  %cor_phaseClass12_V_2 = load i21* @cor_phaseClass12_V_2, align 4
  store i21 %cor_phaseClass12_V_2, i21* @cor_phaseClass12_V_3, align 4
  %cor_phaseClass12_V_1_5 = load i21* @cor_phaseClass12_V_1, align 4
  store i21 %cor_phaseClass12_V_1_5, i21* @cor_phaseClass12_V_2, align 4
  %cor_phaseClass12_V_0 = load i21* @cor_phaseClass12_V_0, align 4
  store i21 %cor_phaseClass12_V_0, i21* @cor_phaseClass12_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass12_V_0, align 4
  br label %._crit_edge

.preheader50.0:                                   ; preds = %0
  %cor_phaseClass13_V_1 = load i32* @cor_phaseClass13_V_14, align 8
  store i32 %cor_phaseClass13_V_1, i32* @cor_phaseClass13_V_15, align 4
  %cor_phaseClass13_V_1_1 = load i32* @cor_phaseClass13_V_13, align 4
  store i32 %cor_phaseClass13_V_1_1, i32* @cor_phaseClass13_V_14, align 8
  %cor_phaseClass13_V_1_2 = load i32* @cor_phaseClass13_V_12, align 16
  store i32 %cor_phaseClass13_V_1_2, i32* @cor_phaseClass13_V_13, align 4
  %cor_phaseClass13_V_1_3 = load i32* @cor_phaseClass13_V_11, align 4
  store i32 %cor_phaseClass13_V_1_3, i32* @cor_phaseClass13_V_12, align 16
  %cor_phaseClass13_V_1_4 = load i32* @cor_phaseClass13_V_10, align 8
  store i32 %cor_phaseClass13_V_1_4, i32* @cor_phaseClass13_V_11, align 4
  %cor_phaseClass13_V_9 = load i32* @cor_phaseClass13_V_9, align 4
  store i32 %cor_phaseClass13_V_9, i32* @cor_phaseClass13_V_10, align 8
  %cor_phaseClass13_V_8 = load i32* @cor_phaseClass13_V_8, align 16
  store i32 %cor_phaseClass13_V_8, i32* @cor_phaseClass13_V_9, align 4
  %cor_phaseClass13_V_7 = load i32* @cor_phaseClass13_V_7, align 4
  store i32 %cor_phaseClass13_V_7, i32* @cor_phaseClass13_V_8, align 16
  %cor_phaseClass13_V_6 = load i32* @cor_phaseClass13_V_6, align 8
  store i32 %cor_phaseClass13_V_6, i32* @cor_phaseClass13_V_7, align 4
  %cor_phaseClass13_V_5 = load i32* @cor_phaseClass13_V_5, align 4
  store i32 %cor_phaseClass13_V_5, i32* @cor_phaseClass13_V_6, align 8
  %cor_phaseClass13_V_4 = load i32* @cor_phaseClass13_V_4, align 16
  store i32 %cor_phaseClass13_V_4, i32* @cor_phaseClass13_V_5, align 4
  %cor_phaseClass13_V_3 = load i21* @cor_phaseClass13_V_3, align 4
  %extLd13 = sext i21 %cor_phaseClass13_V_3 to i32
  store i32 %extLd13, i32* @cor_phaseClass13_V_4, align 16
  %cor_phaseClass13_V_2 = load i21* @cor_phaseClass13_V_2, align 4
  store i21 %cor_phaseClass13_V_2, i21* @cor_phaseClass13_V_3, align 4
  %cor_phaseClass13_V_1_5 = load i21* @cor_phaseClass13_V_1, align 4
  store i21 %cor_phaseClass13_V_1_5, i21* @cor_phaseClass13_V_2, align 4
  %cor_phaseClass13_V_0 = load i21* @cor_phaseClass13_V_0, align 4
  store i21 %cor_phaseClass13_V_0, i21* @cor_phaseClass13_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass13_V_0, align 4
  br label %._crit_edge

.preheader49.0:                                   ; preds = %0
  %cor_phaseClass14_V_1 = load i32* @cor_phaseClass14_V_14, align 8
  store i32 %cor_phaseClass14_V_1, i32* @cor_phaseClass14_V_15, align 4
  %cor_phaseClass14_V_1_1 = load i32* @cor_phaseClass14_V_13, align 4
  store i32 %cor_phaseClass14_V_1_1, i32* @cor_phaseClass14_V_14, align 8
  %cor_phaseClass14_V_1_2 = load i32* @cor_phaseClass14_V_12, align 16
  store i32 %cor_phaseClass14_V_1_2, i32* @cor_phaseClass14_V_13, align 4
  %cor_phaseClass14_V_1_3 = load i32* @cor_phaseClass14_V_11, align 4
  store i32 %cor_phaseClass14_V_1_3, i32* @cor_phaseClass14_V_12, align 16
  %cor_phaseClass14_V_1_4 = load i32* @cor_phaseClass14_V_10, align 8
  store i32 %cor_phaseClass14_V_1_4, i32* @cor_phaseClass14_V_11, align 4
  %cor_phaseClass14_V_9 = load i32* @cor_phaseClass14_V_9, align 4
  store i32 %cor_phaseClass14_V_9, i32* @cor_phaseClass14_V_10, align 8
  %cor_phaseClass14_V_8 = load i32* @cor_phaseClass14_V_8, align 16
  store i32 %cor_phaseClass14_V_8, i32* @cor_phaseClass14_V_9, align 4
  %cor_phaseClass14_V_7 = load i32* @cor_phaseClass14_V_7, align 4
  store i32 %cor_phaseClass14_V_7, i32* @cor_phaseClass14_V_8, align 16
  %cor_phaseClass14_V_6 = load i32* @cor_phaseClass14_V_6, align 8
  store i32 %cor_phaseClass14_V_6, i32* @cor_phaseClass14_V_7, align 4
  %cor_phaseClass14_V_5 = load i32* @cor_phaseClass14_V_5, align 4
  store i32 %cor_phaseClass14_V_5, i32* @cor_phaseClass14_V_6, align 8
  %cor_phaseClass14_V_4 = load i32* @cor_phaseClass14_V_4, align 16
  store i32 %cor_phaseClass14_V_4, i32* @cor_phaseClass14_V_5, align 4
  %cor_phaseClass14_V_3 = load i21* @cor_phaseClass14_V_3, align 4
  %extLd14 = sext i21 %cor_phaseClass14_V_3 to i32
  store i32 %extLd14, i32* @cor_phaseClass14_V_4, align 16
  %cor_phaseClass14_V_2 = load i21* @cor_phaseClass14_V_2, align 4
  store i21 %cor_phaseClass14_V_2, i21* @cor_phaseClass14_V_3, align 4
  %cor_phaseClass14_V_1_5 = load i21* @cor_phaseClass14_V_1, align 4
  store i21 %cor_phaseClass14_V_1_5, i21* @cor_phaseClass14_V_2, align 4
  %cor_phaseClass14_V_0 = load i21* @cor_phaseClass14_V_0, align 4
  store i21 %cor_phaseClass14_V_0, i21* @cor_phaseClass14_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass14_V_0, align 4
  br label %._crit_edge

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15_V_1 = load i32* @cor_phaseClass15_V_14, align 8
  store i32 %cor_phaseClass15_V_1, i32* @cor_phaseClass15_V_15, align 4
  %cor_phaseClass15_V_1_1 = load i32* @cor_phaseClass15_V_13, align 4
  store i32 %cor_phaseClass15_V_1_1, i32* @cor_phaseClass15_V_14, align 8
  %cor_phaseClass15_V_1_2 = load i32* @cor_phaseClass15_V_12, align 16
  store i32 %cor_phaseClass15_V_1_2, i32* @cor_phaseClass15_V_13, align 4
  %cor_phaseClass15_V_1_3 = load i32* @cor_phaseClass15_V_11, align 4
  store i32 %cor_phaseClass15_V_1_3, i32* @cor_phaseClass15_V_12, align 16
  %cor_phaseClass15_V_1_4 = load i32* @cor_phaseClass15_V_10, align 8
  store i32 %cor_phaseClass15_V_1_4, i32* @cor_phaseClass15_V_11, align 4
  %cor_phaseClass15_V_9 = load i32* @cor_phaseClass15_V_9, align 4
  store i32 %cor_phaseClass15_V_9, i32* @cor_phaseClass15_V_10, align 8
  %cor_phaseClass15_V_8 = load i32* @cor_phaseClass15_V_8, align 16
  store i32 %cor_phaseClass15_V_8, i32* @cor_phaseClass15_V_9, align 4
  %cor_phaseClass15_V_7 = load i32* @cor_phaseClass15_V_7, align 4
  store i32 %cor_phaseClass15_V_7, i32* @cor_phaseClass15_V_8, align 16
  %cor_phaseClass15_V_6 = load i32* @cor_phaseClass15_V_6, align 8
  store i32 %cor_phaseClass15_V_6, i32* @cor_phaseClass15_V_7, align 4
  %cor_phaseClass15_V_5 = load i32* @cor_phaseClass15_V_5, align 4
  store i32 %cor_phaseClass15_V_5, i32* @cor_phaseClass15_V_6, align 8
  %cor_phaseClass15_V_4 = load i32* @cor_phaseClass15_V_4, align 16
  store i32 %cor_phaseClass15_V_4, i32* @cor_phaseClass15_V_5, align 4
  %cor_phaseClass15_V_3 = load i21* @cor_phaseClass15_V_3, align 4
  %extLd15 = sext i21 %cor_phaseClass15_V_3 to i32
  store i32 %extLd15, i32* @cor_phaseClass15_V_4, align 16
  %cor_phaseClass15_V_2 = load i21* @cor_phaseClass15_V_2, align 4
  store i21 %cor_phaseClass15_V_2, i21* @cor_phaseClass15_V_3, align 4
  %cor_phaseClass15_V_1_5 = load i21* @cor_phaseClass15_V_1, align 4
  store i21 %cor_phaseClass15_V_1_5, i21* @cor_phaseClass15_V_2, align 4
  %cor_phaseClass15_V_0 = load i21* @cor_phaseClass15_V_0, align 4
  store i21 %cor_phaseClass15_V_0, i21* @cor_phaseClass15_V_1, align 4
  store i21 %newValue_V_read, i21* @cor_phaseClass15_V_0, align 4
  br label %._crit_edge

._crit_edge:                                      ; preds = %.preheader.0, %.preheader49.0, %.preheader50.0, %.preheader51.0, %.preheader52.0, %.preheader53.0, %.preheader54.0, %.preheader55.0, %.preheader56.0, %.preheader57.0, %.preheader58.0, %.preheader59.0, %.preheader60.0, %.preheader61.0, %.preheader62.0, %.preheader63.0, %0
  ret void
}

declare i42 @llvm.part.select.i42(i42, i32, i32) nounwind readnone

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

define internal fastcc i32 @correlator(i4 %phaseClass_V) readonly {
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  switch i4 %phaseClass_V_read, label %.loopexit [
    i4 0, label %.preheader653.0
    i4 1, label %.preheader651.0
    i4 2, label %.preheader649.0
    i4 3, label %.preheader647.0
    i4 4, label %.preheader645.0
    i4 5, label %.preheader643.0
    i4 6, label %.preheader641.0
    i4 7, label %.preheader639.0
    i4 -8, label %.preheader637.0
    i4 -7, label %.preheader635.0
    i4 -6, label %.preheader633.0
    i4 -5, label %.preheader631.0
    i4 -4, label %.preheader629.0
    i4 -3, label %.preheader627.0
    i4 -2, label %.preheader625.0
    i4 -1, label %.preheader.0
  ]

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15_V_1 = load i32* @cor_phaseClass15_V_15, align 4
  %cor_phaseClass15_V_1_6 = load i32* @cor_phaseClass15_V_14, align 8
  %cor_phaseClass15_V_1_7 = load i32* @cor_phaseClass15_V_13, align 4
  %cor_phaseClass15_V_1_8 = load i32* @cor_phaseClass15_V_12, align 16
  %cor_phaseClass15_V_1_9 = load i32* @cor_phaseClass15_V_11, align 4
  %cor_phaseClass15_V_1_10 = load i32* @cor_phaseClass15_V_10, align 8
  %cor_phaseClass15_V_9 = load i32* @cor_phaseClass15_V_9, align 4
  %cor_phaseClass15_V_8 = load i32* @cor_phaseClass15_V_8, align 16
  %cor_phaseClass15_V_7 = load i32* @cor_phaseClass15_V_7, align 4
  %cor_phaseClass15_V_6 = load i32* @cor_phaseClass15_V_6, align 8
  %cor_phaseClass15_V_5 = load i32* @cor_phaseClass15_V_5, align 4
  %cor_phaseClass15_V_4 = load i32* @cor_phaseClass15_V_4, align 16
  %cor_phaseClass15_V_3 = load i21* @cor_phaseClass15_V_3, align 4
  %extLd30 = sext i21 %cor_phaseClass15_V_3 to i32
  %tmp1 = add i32 %cor_phaseClass15_V_9, %cor_phaseClass15_V_1_6
  %tmp = add i32 %cor_phaseClass15_V_1_7, %tmp1
  %tmp3 = add i32 %cor_phaseClass15_V_7, %cor_phaseClass15_V_8
  %tmp4 = add i32 %extLd30, %cor_phaseClass15_V_6
  %tmp2 = add i32 %tmp3, %tmp4
  %p_Val2_96_s = add i32 %tmp, %tmp2
  %cor_phaseClass15_V_2 = load i21* @cor_phaseClass15_V_2, align 4
  %extLd63_cast = sext i21 %cor_phaseClass15_V_2 to i23
  %cor_phaseClass15_V_1_11 = load i21* @cor_phaseClass15_V_1, align 4
  %extLd45_cast = sext i21 %cor_phaseClass15_V_1_11 to i22
  %cor_phaseClass15_V_0 = load i21* @cor_phaseClass15_V_0, align 4
  %extLd46_cast = sext i21 %cor_phaseClass15_V_0 to i22
  %tmp6 = add i32 %cor_phaseClass15_V_1, %cor_phaseClass15_V_1_8
  %tmp7 = add i32 %cor_phaseClass15_V_1_10, %cor_phaseClass15_V_1_9
  %tmp5 = add i32 %tmp6, %tmp7
  %tmp9 = add i32 %cor_phaseClass15_V_4, %cor_phaseClass15_V_5
  %tmp11 = add i22 %extLd46_cast, %extLd45_cast
  %tmp11_cast_cast = sext i22 %tmp11 to i23
  %tmp10 = add i23 %extLd63_cast, %tmp11_cast_cast
  %tmp10_cast = sext i23 %tmp10 to i32
  %tmp8 = add i32 %tmp9, %tmp10_cast
  %p_Val2_93_7 = add i32 %tmp5, %tmp8
  br label %.loopexit

.preheader625.0:                                  ; preds = %0
  %cor_phaseClass14_V_1 = load i32* @cor_phaseClass14_V_15, align 4
  %cor_phaseClass14_V_1_6 = load i32* @cor_phaseClass14_V_14, align 8
  %cor_phaseClass14_V_1_7 = load i32* @cor_phaseClass14_V_13, align 4
  %cor_phaseClass14_V_1_8 = load i32* @cor_phaseClass14_V_12, align 16
  %cor_phaseClass14_V_1_9 = load i32* @cor_phaseClass14_V_11, align 4
  %cor_phaseClass14_V_1_10 = load i32* @cor_phaseClass14_V_10, align 8
  %cor_phaseClass14_V_9 = load i32* @cor_phaseClass14_V_9, align 4
  %cor_phaseClass14_V_8 = load i32* @cor_phaseClass14_V_8, align 16
  %cor_phaseClass14_V_7 = load i32* @cor_phaseClass14_V_7, align 4
  %cor_phaseClass14_V_6 = load i32* @cor_phaseClass14_V_6, align 8
  %cor_phaseClass14_V_5 = load i32* @cor_phaseClass14_V_5, align 4
  %cor_phaseClass14_V_4 = load i32* @cor_phaseClass14_V_4, align 16
  %cor_phaseClass14_V_3 = load i21* @cor_phaseClass14_V_3, align 4
  %extLd29 = sext i21 %cor_phaseClass14_V_3 to i32
  %tmp13 = add i32 %cor_phaseClass14_V_9, %cor_phaseClass14_V_1_6
  %tmp12 = add i32 %cor_phaseClass14_V_1_7, %tmp13
  %tmp15 = add i32 %cor_phaseClass14_V_7, %cor_phaseClass14_V_8
  %tmp16 = add i32 %extLd29, %cor_phaseClass14_V_6
  %tmp14 = add i32 %tmp15, %tmp16
  %p_Val2_90_s = add i32 %tmp12, %tmp14
  %cor_phaseClass14_V_2 = load i21* @cor_phaseClass14_V_2, align 4
  %extLd61_cast = sext i21 %cor_phaseClass14_V_2 to i23
  %cor_phaseClass14_V_1_11 = load i21* @cor_phaseClass14_V_1, align 4
  %extLd43_cast = sext i21 %cor_phaseClass14_V_1_11 to i22
  %cor_phaseClass14_V_0 = load i21* @cor_phaseClass14_V_0, align 4
  %extLd44_cast = sext i21 %cor_phaseClass14_V_0 to i22
  %tmp18 = add i32 %cor_phaseClass14_V_1, %cor_phaseClass14_V_1_8
  %tmp19 = add i32 %cor_phaseClass14_V_1_10, %cor_phaseClass14_V_1_9
  %tmp17 = add i32 %tmp18, %tmp19
  %tmp21 = add i32 %cor_phaseClass14_V_4, %cor_phaseClass14_V_5
  %tmp23 = add i22 %extLd44_cast, %extLd43_cast
  %tmp23_cast_cast = sext i22 %tmp23 to i23
  %tmp22 = add i23 %extLd61_cast, %tmp23_cast_cast
  %tmp22_cast = sext i23 %tmp22 to i32
  %tmp20 = add i32 %tmp21, %tmp22_cast
  %p_Val2_87_7 = add i32 %tmp17, %tmp20
  br label %.loopexit

.preheader627.0:                                  ; preds = %0
  %cor_phaseClass13_V_1 = load i32* @cor_phaseClass13_V_15, align 4
  %cor_phaseClass13_V_1_6 = load i32* @cor_phaseClass13_V_14, align 8
  %cor_phaseClass13_V_1_7 = load i32* @cor_phaseClass13_V_13, align 4
  %cor_phaseClass13_V_1_8 = load i32* @cor_phaseClass13_V_12, align 16
  %cor_phaseClass13_V_1_9 = load i32* @cor_phaseClass13_V_11, align 4
  %cor_phaseClass13_V_1_10 = load i32* @cor_phaseClass13_V_10, align 8
  %cor_phaseClass13_V_9 = load i32* @cor_phaseClass13_V_9, align 4
  %cor_phaseClass13_V_8 = load i32* @cor_phaseClass13_V_8, align 16
  %cor_phaseClass13_V_7 = load i32* @cor_phaseClass13_V_7, align 4
  %cor_phaseClass13_V_6 = load i32* @cor_phaseClass13_V_6, align 8
  %cor_phaseClass13_V_5 = load i32* @cor_phaseClass13_V_5, align 4
  %cor_phaseClass13_V_4 = load i32* @cor_phaseClass13_V_4, align 16
  %cor_phaseClass13_V_3 = load i21* @cor_phaseClass13_V_3, align 4
  %extLd28 = sext i21 %cor_phaseClass13_V_3 to i32
  %tmp25 = add i32 %cor_phaseClass13_V_9, %cor_phaseClass13_V_1_6
  %tmp24 = add i32 %cor_phaseClass13_V_1_7, %tmp25
  %tmp27 = add i32 %cor_phaseClass13_V_7, %cor_phaseClass13_V_8
  %tmp28 = add i32 %extLd28, %cor_phaseClass13_V_6
  %tmp26 = add i32 %tmp27, %tmp28
  %p_Val2_84_s = add i32 %tmp24, %tmp26
  %cor_phaseClass13_V_2 = load i21* @cor_phaseClass13_V_2, align 4
  %extLd59_cast = sext i21 %cor_phaseClass13_V_2 to i23
  %cor_phaseClass13_V_1_11 = load i21* @cor_phaseClass13_V_1, align 4
  %extLd41_cast = sext i21 %cor_phaseClass13_V_1_11 to i22
  %cor_phaseClass13_V_0 = load i21* @cor_phaseClass13_V_0, align 4
  %extLd42_cast = sext i21 %cor_phaseClass13_V_0 to i22
  %tmp30 = add i32 %cor_phaseClass13_V_1, %cor_phaseClass13_V_1_8
  %tmp31 = add i32 %cor_phaseClass13_V_1_10, %cor_phaseClass13_V_1_9
  %tmp29 = add i32 %tmp30, %tmp31
  %tmp33 = add i32 %cor_phaseClass13_V_4, %cor_phaseClass13_V_5
  %tmp35 = add i22 %extLd42_cast, %extLd41_cast
  %tmp35_cast_cast = sext i22 %tmp35 to i23
  %tmp34 = add i23 %extLd59_cast, %tmp35_cast_cast
  %tmp34_cast = sext i23 %tmp34 to i32
  %tmp32 = add i32 %tmp33, %tmp34_cast
  %p_Val2_81_7 = add i32 %tmp29, %tmp32
  br label %.loopexit

.preheader629.0:                                  ; preds = %0
  %cor_phaseClass12_V_1 = load i32* @cor_phaseClass12_V_15, align 4
  %cor_phaseClass12_V_1_6 = load i32* @cor_phaseClass12_V_14, align 8
  %cor_phaseClass12_V_1_7 = load i32* @cor_phaseClass12_V_13, align 4
  %cor_phaseClass12_V_1_8 = load i32* @cor_phaseClass12_V_12, align 16
  %cor_phaseClass12_V_1_9 = load i32* @cor_phaseClass12_V_11, align 4
  %cor_phaseClass12_V_1_10 = load i32* @cor_phaseClass12_V_10, align 8
  %cor_phaseClass12_V_9 = load i32* @cor_phaseClass12_V_9, align 4
  %cor_phaseClass12_V_8 = load i32* @cor_phaseClass12_V_8, align 16
  %cor_phaseClass12_V_7 = load i32* @cor_phaseClass12_V_7, align 4
  %cor_phaseClass12_V_6 = load i32* @cor_phaseClass12_V_6, align 8
  %cor_phaseClass12_V_5 = load i32* @cor_phaseClass12_V_5, align 4
  %cor_phaseClass12_V_4 = load i32* @cor_phaseClass12_V_4, align 16
  %cor_phaseClass12_V_3 = load i21* @cor_phaseClass12_V_3, align 4
  %extLd27 = sext i21 %cor_phaseClass12_V_3 to i32
  %tmp37 = add i32 %cor_phaseClass12_V_9, %cor_phaseClass12_V_1_6
  %tmp36 = add i32 %cor_phaseClass12_V_1_7, %tmp37
  %tmp39 = add i32 %cor_phaseClass12_V_7, %cor_phaseClass12_V_8
  %tmp40 = add i32 %extLd27, %cor_phaseClass12_V_6
  %tmp38 = add i32 %tmp39, %tmp40
  %p_Val2_78_s = add i32 %tmp36, %tmp38
  %cor_phaseClass12_V_2 = load i21* @cor_phaseClass12_V_2, align 4
  %extLd57_cast = sext i21 %cor_phaseClass12_V_2 to i23
  %cor_phaseClass12_V_1_11 = load i21* @cor_phaseClass12_V_1, align 4
  %extLd39_cast = sext i21 %cor_phaseClass12_V_1_11 to i22
  %cor_phaseClass12_V_0 = load i21* @cor_phaseClass12_V_0, align 4
  %extLd40_cast = sext i21 %cor_phaseClass12_V_0 to i22
  %tmp42 = add i32 %cor_phaseClass12_V_1, %cor_phaseClass12_V_1_8
  %tmp43 = add i32 %cor_phaseClass12_V_1_10, %cor_phaseClass12_V_1_9
  %tmp41 = add i32 %tmp42, %tmp43
  %tmp45 = add i32 %cor_phaseClass12_V_4, %cor_phaseClass12_V_5
  %tmp47 = add i22 %extLd40_cast, %extLd39_cast
  %tmp47_cast_cast = sext i22 %tmp47 to i23
  %tmp46 = add i23 %extLd57_cast, %tmp47_cast_cast
  %tmp46_cast = sext i23 %tmp46 to i32
  %tmp44 = add i32 %tmp45, %tmp46_cast
  %p_Val2_75_7 = add i32 %tmp41, %tmp44
  br label %.loopexit

.preheader631.0:                                  ; preds = %0
  %cor_phaseClass11_V_1 = load i32* @cor_phaseClass11_V_15, align 4
  %cor_phaseClass11_V_1_6 = load i32* @cor_phaseClass11_V_14, align 8
  %cor_phaseClass11_V_1_7 = load i32* @cor_phaseClass11_V_13, align 4
  %cor_phaseClass11_V_1_8 = load i32* @cor_phaseClass11_V_12, align 16
  %cor_phaseClass11_V_1_9 = load i32* @cor_phaseClass11_V_11, align 4
  %cor_phaseClass11_V_1_10 = load i32* @cor_phaseClass11_V_10, align 8
  %cor_phaseClass11_V_9 = load i32* @cor_phaseClass11_V_9, align 4
  %cor_phaseClass11_V_8 = load i32* @cor_phaseClass11_V_8, align 16
  %cor_phaseClass11_V_7 = load i32* @cor_phaseClass11_V_7, align 4
  %cor_phaseClass11_V_6 = load i32* @cor_phaseClass11_V_6, align 8
  %cor_phaseClass11_V_5 = load i32* @cor_phaseClass11_V_5, align 4
  %cor_phaseClass11_V_4 = load i32* @cor_phaseClass11_V_4, align 16
  %cor_phaseClass11_V_3 = load i21* @cor_phaseClass11_V_3, align 4
  %extLd26 = sext i21 %cor_phaseClass11_V_3 to i32
  %tmp49 = add i32 %cor_phaseClass11_V_9, %cor_phaseClass11_V_1_6
  %tmp48 = add i32 %cor_phaseClass11_V_1_7, %tmp49
  %tmp51 = add i32 %cor_phaseClass11_V_7, %cor_phaseClass11_V_8
  %tmp52 = add i32 %extLd26, %cor_phaseClass11_V_6
  %tmp50 = add i32 %tmp51, %tmp52
  %p_Val2_72_s = add i32 %tmp48, %tmp50
  %cor_phaseClass11_V_2 = load i21* @cor_phaseClass11_V_2, align 4
  %extLd55_cast = sext i21 %cor_phaseClass11_V_2 to i23
  %cor_phaseClass11_V_1_11 = load i21* @cor_phaseClass11_V_1, align 4
  %extLd37_cast = sext i21 %cor_phaseClass11_V_1_11 to i22
  %cor_phaseClass11_V_0 = load i21* @cor_phaseClass11_V_0, align 4
  %extLd38_cast = sext i21 %cor_phaseClass11_V_0 to i22
  %tmp54 = add i32 %cor_phaseClass11_V_1, %cor_phaseClass11_V_1_8
  %tmp55 = add i32 %cor_phaseClass11_V_1_10, %cor_phaseClass11_V_1_9
  %tmp53 = add i32 %tmp54, %tmp55
  %tmp57 = add i32 %cor_phaseClass11_V_4, %cor_phaseClass11_V_5
  %tmp59 = add i22 %extLd38_cast, %extLd37_cast
  %tmp59_cast_cast = sext i22 %tmp59 to i23
  %tmp58 = add i23 %extLd55_cast, %tmp59_cast_cast
  %tmp58_cast = sext i23 %tmp58 to i32
  %tmp56 = add i32 %tmp57, %tmp58_cast
  %p_Val2_69_7 = add i32 %tmp53, %tmp56
  br label %.loopexit

.preheader633.0:                                  ; preds = %0
  %cor_phaseClass10_V_1 = load i32* @cor_phaseClass10_V_15, align 4
  %cor_phaseClass10_V_1_6 = load i32* @cor_phaseClass10_V_14, align 8
  %cor_phaseClass10_V_1_7 = load i32* @cor_phaseClass10_V_13, align 4
  %cor_phaseClass10_V_1_8 = load i32* @cor_phaseClass10_V_12, align 16
  %cor_phaseClass10_V_1_9 = load i32* @cor_phaseClass10_V_11, align 4
  %cor_phaseClass10_V_1_10 = load i32* @cor_phaseClass10_V_10, align 8
  %cor_phaseClass10_V_9 = load i32* @cor_phaseClass10_V_9, align 4
  %cor_phaseClass10_V_8 = load i32* @cor_phaseClass10_V_8, align 16
  %cor_phaseClass10_V_7 = load i32* @cor_phaseClass10_V_7, align 4
  %cor_phaseClass10_V_6 = load i32* @cor_phaseClass10_V_6, align 8
  %cor_phaseClass10_V_5 = load i32* @cor_phaseClass10_V_5, align 4
  %cor_phaseClass10_V_4 = load i32* @cor_phaseClass10_V_4, align 16
  %cor_phaseClass10_V_3 = load i21* @cor_phaseClass10_V_3, align 4
  %extLd25 = sext i21 %cor_phaseClass10_V_3 to i32
  %tmp61 = add i32 %cor_phaseClass10_V_9, %cor_phaseClass10_V_1_6
  %tmp60 = add i32 %cor_phaseClass10_V_1_7, %tmp61
  %tmp63 = add i32 %cor_phaseClass10_V_7, %cor_phaseClass10_V_8
  %tmp64 = add i32 %extLd25, %cor_phaseClass10_V_6
  %tmp62 = add i32 %tmp63, %tmp64
  %p_Val2_66_s = add i32 %tmp60, %tmp62
  %cor_phaseClass10_V_2 = load i21* @cor_phaseClass10_V_2, align 4
  %extLd53_cast = sext i21 %cor_phaseClass10_V_2 to i23
  %cor_phaseClass10_V_1_11 = load i21* @cor_phaseClass10_V_1, align 4
  %extLd35_cast = sext i21 %cor_phaseClass10_V_1_11 to i22
  %cor_phaseClass10_V_0 = load i21* @cor_phaseClass10_V_0, align 4
  %extLd36_cast = sext i21 %cor_phaseClass10_V_0 to i22
  %tmp66 = add i32 %cor_phaseClass10_V_1, %cor_phaseClass10_V_1_8
  %tmp67 = add i32 %cor_phaseClass10_V_1_10, %cor_phaseClass10_V_1_9
  %tmp65 = add i32 %tmp66, %tmp67
  %tmp69 = add i32 %cor_phaseClass10_V_4, %cor_phaseClass10_V_5
  %tmp71 = add i22 %extLd36_cast, %extLd35_cast
  %tmp71_cast_cast = sext i22 %tmp71 to i23
  %tmp70 = add i23 %extLd53_cast, %tmp71_cast_cast
  %tmp70_cast = sext i23 %tmp70 to i32
  %tmp68 = add i32 %tmp69, %tmp70_cast
  %p_Val2_63_7 = add i32 %tmp65, %tmp68
  br label %.loopexit

.preheader635.0:                                  ; preds = %0
  %cor_phaseClass9_V_15 = load i32* @cor_phaseClass9_V_15, align 4
  %cor_phaseClass9_V_14 = load i32* @cor_phaseClass9_V_14, align 8
  %cor_phaseClass9_V_13 = load i32* @cor_phaseClass9_V_13, align 4
  %cor_phaseClass9_V_12 = load i32* @cor_phaseClass9_V_12, align 16
  %cor_phaseClass9_V_11 = load i32* @cor_phaseClass9_V_11, align 4
  %cor_phaseClass9_V_10 = load i32* @cor_phaseClass9_V_10, align 8
  %cor_phaseClass9_V_9_s = load i32* @cor_phaseClass9_V_9, align 4
  %cor_phaseClass9_V_8_s = load i32* @cor_phaseClass9_V_8, align 16
  %cor_phaseClass9_V_7_s = load i32* @cor_phaseClass9_V_7, align 4
  %cor_phaseClass9_V_6_s = load i32* @cor_phaseClass9_V_6, align 8
  %cor_phaseClass9_V_5_s = load i32* @cor_phaseClass9_V_5, align 4
  %cor_phaseClass9_V_4_s = load i32* @cor_phaseClass9_V_4, align 16
  %cor_phaseClass9_V_3_s = load i21* @cor_phaseClass9_V_3, align 4
  %extLd24 = sext i21 %cor_phaseClass9_V_3_s to i32
  %tmp73 = add i32 %cor_phaseClass9_V_9_s, %cor_phaseClass9_V_14
  %tmp72 = add i32 %cor_phaseClass9_V_13, %tmp73
  %tmp75 = add i32 %cor_phaseClass9_V_7_s, %cor_phaseClass9_V_8_s
  %tmp76 = add i32 %extLd24, %cor_phaseClass9_V_6_s
  %tmp74 = add i32 %tmp75, %tmp76
  %p_Val2_60_s = add i32 %tmp72, %tmp74
  %cor_phaseClass9_V_2_s = load i21* @cor_phaseClass9_V_2, align 4
  %extLd51_cast = sext i21 %cor_phaseClass9_V_2_s to i23
  %cor_phaseClass9_V_1_s = load i21* @cor_phaseClass9_V_1, align 4
  %extLd33_cast = sext i21 %cor_phaseClass9_V_1_s to i22
  %cor_phaseClass9_V_0_s = load i21* @cor_phaseClass9_V_0, align 4
  %extLd34_cast = sext i21 %cor_phaseClass9_V_0_s to i22
  %tmp78 = add i32 %cor_phaseClass9_V_15, %cor_phaseClass9_V_12
  %tmp79 = add i32 %cor_phaseClass9_V_10, %cor_phaseClass9_V_11
  %tmp77 = add i32 %tmp78, %tmp79
  %tmp81 = add i32 %cor_phaseClass9_V_4_s, %cor_phaseClass9_V_5_s
  %tmp83 = add i22 %extLd34_cast, %extLd33_cast
  %tmp83_cast_cast = sext i22 %tmp83 to i23
  %tmp82 = add i23 %extLd51_cast, %tmp83_cast_cast
  %tmp82_cast = sext i23 %tmp82 to i32
  %tmp80 = add i32 %tmp81, %tmp82_cast
  %p_Val2_57_7 = add i32 %tmp77, %tmp80
  br label %.loopexit

.preheader637.0:                                  ; preds = %0
  %cor_phaseClass8_V_15 = load i32* @cor_phaseClass8_V_15, align 4
  %cor_phaseClass8_V_14 = load i32* @cor_phaseClass8_V_14, align 8
  %cor_phaseClass8_V_13 = load i32* @cor_phaseClass8_V_13, align 4
  %cor_phaseClass8_V_12 = load i32* @cor_phaseClass8_V_12, align 16
  %cor_phaseClass8_V_11 = load i32* @cor_phaseClass8_V_11, align 4
  %cor_phaseClass8_V_10 = load i32* @cor_phaseClass8_V_10, align 8
  %cor_phaseClass8_V_9_s = load i32* @cor_phaseClass8_V_9, align 4
  %cor_phaseClass8_V_8_s = load i32* @cor_phaseClass8_V_8, align 16
  %cor_phaseClass8_V_7_s = load i32* @cor_phaseClass8_V_7, align 4
  %cor_phaseClass8_V_6_s = load i32* @cor_phaseClass8_V_6, align 8
  %cor_phaseClass8_V_5_s = load i32* @cor_phaseClass8_V_5, align 4
  %cor_phaseClass8_V_4_s = load i32* @cor_phaseClass8_V_4, align 16
  %cor_phaseClass8_V_3_s = load i21* @cor_phaseClass8_V_3, align 4
  %extLd23 = sext i21 %cor_phaseClass8_V_3_s to i32
  %tmp85 = add i32 %cor_phaseClass8_V_9_s, %cor_phaseClass8_V_14
  %tmp84 = add i32 %cor_phaseClass8_V_13, %tmp85
  %tmp87 = add i32 %cor_phaseClass8_V_7_s, %cor_phaseClass8_V_8_s
  %tmp88 = add i32 %extLd23, %cor_phaseClass8_V_6_s
  %tmp86 = add i32 %tmp87, %tmp88
  %p_Val2_54_s = add i32 %tmp84, %tmp86
  %cor_phaseClass8_V_2_s = load i21* @cor_phaseClass8_V_2, align 4
  %extLd49_cast = sext i21 %cor_phaseClass8_V_2_s to i23
  %cor_phaseClass8_V_1_s = load i21* @cor_phaseClass8_V_1, align 4
  %extLd31_cast = sext i21 %cor_phaseClass8_V_1_s to i22
  %cor_phaseClass8_V_0_s = load i21* @cor_phaseClass8_V_0, align 4
  %extLd32_cast = sext i21 %cor_phaseClass8_V_0_s to i22
  %tmp90 = add i32 %cor_phaseClass8_V_15, %cor_phaseClass8_V_12
  %tmp91 = add i32 %cor_phaseClass8_V_10, %cor_phaseClass8_V_11
  %tmp89 = add i32 %tmp90, %tmp91
  %tmp93 = add i32 %cor_phaseClass8_V_4_s, %cor_phaseClass8_V_5_s
  %tmp95 = add i22 %extLd32_cast, %extLd31_cast
  %tmp95_cast_cast = sext i22 %tmp95 to i23
  %tmp94 = add i23 %extLd49_cast, %tmp95_cast_cast
  %tmp94_cast = sext i23 %tmp94 to i32
  %tmp92 = add i32 %tmp93, %tmp94_cast
  %p_Val2_51_7 = add i32 %tmp89, %tmp92
  br label %.loopexit

.preheader639.0:                                  ; preds = %0
  %cor_phaseClass7_V_15 = load i32* @cor_phaseClass7_V_15, align 4
  %cor_phaseClass7_V_14 = load i32* @cor_phaseClass7_V_14, align 8
  %cor_phaseClass7_V_13 = load i32* @cor_phaseClass7_V_13, align 4
  %cor_phaseClass7_V_12 = load i32* @cor_phaseClass7_V_12, align 16
  %cor_phaseClass7_V_11 = load i32* @cor_phaseClass7_V_11, align 4
  %cor_phaseClass7_V_10 = load i32* @cor_phaseClass7_V_10, align 8
  %cor_phaseClass7_V_9_s = load i32* @cor_phaseClass7_V_9, align 4
  %cor_phaseClass7_V_8_s = load i32* @cor_phaseClass7_V_8, align 16
  %cor_phaseClass7_V_7_s = load i32* @cor_phaseClass7_V_7, align 4
  %cor_phaseClass7_V_6_s = load i32* @cor_phaseClass7_V_6, align 8
  %cor_phaseClass7_V_5_s = load i32* @cor_phaseClass7_V_5, align 4
  %cor_phaseClass7_V_4_s = load i32* @cor_phaseClass7_V_4, align 16
  %cor_phaseClass7_V_3_s = load i21* @cor_phaseClass7_V_3, align 4
  %extLd22 = sext i21 %cor_phaseClass7_V_3_s to i32
  %tmp97 = add i32 %cor_phaseClass7_V_9_s, %cor_phaseClass7_V_14
  %tmp96 = add i32 %cor_phaseClass7_V_13, %tmp97
  %tmp99 = add i32 %cor_phaseClass7_V_7_s, %cor_phaseClass7_V_8_s
  %tmp100 = add i32 %extLd22, %cor_phaseClass7_V_6_s
  %tmp98 = add i32 %tmp99, %tmp100
  %p_Val2_48_s = add i32 %tmp96, %tmp98
  %cor_phaseClass7_V_2_s = load i21* @cor_phaseClass7_V_2, align 4
  %extLd47_cast = sext i21 %cor_phaseClass7_V_2_s to i23
  %cor_phaseClass7_V_1_s = load i21* @cor_phaseClass7_V_1, align 4
  %extLd29_cast = sext i21 %cor_phaseClass7_V_1_s to i22
  %cor_phaseClass7_V_0_s = load i21* @cor_phaseClass7_V_0, align 4
  %extLd30_cast = sext i21 %cor_phaseClass7_V_0_s to i22
  %tmp102 = add i32 %cor_phaseClass7_V_15, %cor_phaseClass7_V_12
  %tmp103 = add i32 %cor_phaseClass7_V_10, %cor_phaseClass7_V_11
  %tmp101 = add i32 %tmp102, %tmp103
  %tmp105 = add i32 %cor_phaseClass7_V_4_s, %cor_phaseClass7_V_5_s
  %tmp107 = add i22 %extLd30_cast, %extLd29_cast
  %tmp107_cast_cast = sext i22 %tmp107 to i23
  %tmp106 = add i23 %extLd47_cast, %tmp107_cast_cast
  %tmp106_cast = sext i23 %tmp106 to i32
  %tmp104 = add i32 %tmp105, %tmp106_cast
  %p_Val2_45_7 = add i32 %tmp101, %tmp104
  br label %.loopexit

.preheader641.0:                                  ; preds = %0
  %cor_phaseClass6_V_15 = load i32* @cor_phaseClass6_V_15, align 4
  %cor_phaseClass6_V_14 = load i32* @cor_phaseClass6_V_14, align 8
  %cor_phaseClass6_V_13 = load i32* @cor_phaseClass6_V_13, align 4
  %cor_phaseClass6_V_12 = load i32* @cor_phaseClass6_V_12, align 16
  %cor_phaseClass6_V_11 = load i32* @cor_phaseClass6_V_11, align 4
  %cor_phaseClass6_V_10 = load i32* @cor_phaseClass6_V_10, align 8
  %cor_phaseClass6_V_9_s = load i32* @cor_phaseClass6_V_9, align 4
  %cor_phaseClass6_V_8_s = load i32* @cor_phaseClass6_V_8, align 16
  %cor_phaseClass6_V_7_s = load i32* @cor_phaseClass6_V_7, align 4
  %cor_phaseClass6_V_6_s = load i32* @cor_phaseClass6_V_6, align 8
  %cor_phaseClass6_V_5_s = load i32* @cor_phaseClass6_V_5, align 4
  %cor_phaseClass6_V_4_s = load i32* @cor_phaseClass6_V_4, align 16
  %cor_phaseClass6_V_3_s = load i21* @cor_phaseClass6_V_3, align 4
  %extLd21 = sext i21 %cor_phaseClass6_V_3_s to i32
  %tmp109 = add i32 %cor_phaseClass6_V_9_s, %cor_phaseClass6_V_14
  %tmp108 = add i32 %cor_phaseClass6_V_13, %tmp109
  %tmp111 = add i32 %cor_phaseClass6_V_7_s, %cor_phaseClass6_V_8_s
  %tmp112 = add i32 %extLd21, %cor_phaseClass6_V_6_s
  %tmp110 = add i32 %tmp111, %tmp112
  %p_Val2_42_s = add i32 %tmp108, %tmp110
  %cor_phaseClass6_V_2_s = load i21* @cor_phaseClass6_V_2, align 4
  %extLd14_cast = sext i21 %cor_phaseClass6_V_2_s to i23
  %cor_phaseClass6_V_1_s = load i21* @cor_phaseClass6_V_1, align 4
  %extLd27_cast = sext i21 %cor_phaseClass6_V_1_s to i22
  %cor_phaseClass6_V_0_s = load i21* @cor_phaseClass6_V_0, align 4
  %extLd28_cast = sext i21 %cor_phaseClass6_V_0_s to i22
  %tmp114 = add i32 %cor_phaseClass6_V_15, %cor_phaseClass6_V_12
  %tmp115 = add i32 %cor_phaseClass6_V_10, %cor_phaseClass6_V_11
  %tmp113 = add i32 %tmp114, %tmp115
  %tmp117 = add i32 %cor_phaseClass6_V_4_s, %cor_phaseClass6_V_5_s
  %tmp119 = add i22 %extLd28_cast, %extLd27_cast
  %tmp119_cast_cast = sext i22 %tmp119 to i23
  %tmp118 = add i23 %extLd14_cast, %tmp119_cast_cast
  %tmp118_cast = sext i23 %tmp118 to i32
  %tmp116 = add i32 %tmp117, %tmp118_cast
  %p_Val2_39_7 = add i32 %tmp113, %tmp116
  br label %.loopexit

.preheader643.0:                                  ; preds = %0
  %cor_phaseClass5_V_15 = load i32* @cor_phaseClass5_V_15, align 4
  %cor_phaseClass5_V_14 = load i32* @cor_phaseClass5_V_14, align 8
  %cor_phaseClass5_V_13 = load i32* @cor_phaseClass5_V_13, align 4
  %cor_phaseClass5_V_12 = load i32* @cor_phaseClass5_V_12, align 16
  %cor_phaseClass5_V_11 = load i32* @cor_phaseClass5_V_11, align 4
  %cor_phaseClass5_V_10 = load i32* @cor_phaseClass5_V_10, align 8
  %cor_phaseClass5_V_9_s = load i32* @cor_phaseClass5_V_9, align 4
  %cor_phaseClass5_V_8_s = load i32* @cor_phaseClass5_V_8, align 16
  %cor_phaseClass5_V_7_s = load i32* @cor_phaseClass5_V_7, align 4
  %cor_phaseClass5_V_6_s = load i32* @cor_phaseClass5_V_6, align 8
  %cor_phaseClass5_V_5_s = load i32* @cor_phaseClass5_V_5, align 4
  %cor_phaseClass5_V_4_s = load i32* @cor_phaseClass5_V_4, align 16
  %cor_phaseClass5_V_3_s = load i21* @cor_phaseClass5_V_3, align 4
  %extLd20 = sext i21 %cor_phaseClass5_V_3_s to i32
  %tmp121 = add i32 %cor_phaseClass5_V_9_s, %cor_phaseClass5_V_14
  %tmp120 = add i32 %cor_phaseClass5_V_13, %tmp121
  %tmp123 = add i32 %cor_phaseClass5_V_7_s, %cor_phaseClass5_V_8_s
  %tmp124 = add i32 %extLd20, %cor_phaseClass5_V_6_s
  %tmp122 = add i32 %tmp123, %tmp124
  %p_Val2_36_s = add i32 %tmp120, %tmp122
  %cor_phaseClass5_V_2_s = load i21* @cor_phaseClass5_V_2, align 4
  %extLd12_cast = sext i21 %cor_phaseClass5_V_2_s to i23
  %cor_phaseClass5_V_1_s = load i21* @cor_phaseClass5_V_1, align 4
  %extLd25_cast = sext i21 %cor_phaseClass5_V_1_s to i22
  %cor_phaseClass5_V_0_s = load i21* @cor_phaseClass5_V_0, align 4
  %extLd26_cast = sext i21 %cor_phaseClass5_V_0_s to i22
  %tmp126 = add i32 %cor_phaseClass5_V_15, %cor_phaseClass5_V_12
  %tmp127 = add i32 %cor_phaseClass5_V_10, %cor_phaseClass5_V_11
  %tmp125 = add i32 %tmp126, %tmp127
  %tmp129 = add i32 %cor_phaseClass5_V_4_s, %cor_phaseClass5_V_5_s
  %tmp131 = add i22 %extLd26_cast, %extLd25_cast
  %tmp131_cast_cast = sext i22 %tmp131 to i23
  %tmp130 = add i23 %extLd12_cast, %tmp131_cast_cast
  %tmp130_cast = sext i23 %tmp130 to i32
  %tmp128 = add i32 %tmp129, %tmp130_cast
  %p_Val2_33_7 = add i32 %tmp125, %tmp128
  br label %.loopexit

.preheader645.0:                                  ; preds = %0
  %cor_phaseClass4_V_15 = load i32* @cor_phaseClass4_V_15, align 4
  %cor_phaseClass4_V_14 = load i32* @cor_phaseClass4_V_14, align 8
  %cor_phaseClass4_V_13 = load i32* @cor_phaseClass4_V_13, align 4
  %cor_phaseClass4_V_12 = load i32* @cor_phaseClass4_V_12, align 16
  %cor_phaseClass4_V_11 = load i32* @cor_phaseClass4_V_11, align 4
  %cor_phaseClass4_V_10 = load i32* @cor_phaseClass4_V_10, align 8
  %cor_phaseClass4_V_9_s = load i32* @cor_phaseClass4_V_9, align 4
  %cor_phaseClass4_V_8_s = load i32* @cor_phaseClass4_V_8, align 16
  %cor_phaseClass4_V_7_s = load i32* @cor_phaseClass4_V_7, align 4
  %cor_phaseClass4_V_6_s = load i32* @cor_phaseClass4_V_6, align 8
  %cor_phaseClass4_V_5_s = load i32* @cor_phaseClass4_V_5, align 4
  %cor_phaseClass4_V_4_s = load i32* @cor_phaseClass4_V_4, align 16
  %cor_phaseClass4_V_3_s = load i21* @cor_phaseClass4_V_3, align 4
  %extLd19 = sext i21 %cor_phaseClass4_V_3_s to i32
  %tmp133 = add i32 %cor_phaseClass4_V_9_s, %cor_phaseClass4_V_14
  %tmp132 = add i32 %cor_phaseClass4_V_13, %tmp133
  %tmp135 = add i32 %cor_phaseClass4_V_7_s, %cor_phaseClass4_V_8_s
  %tmp136 = add i32 %extLd19, %cor_phaseClass4_V_6_s
  %tmp134 = add i32 %tmp135, %tmp136
  %p_Val2_30_s = add i32 %tmp132, %tmp134
  %cor_phaseClass4_V_2_s = load i21* @cor_phaseClass4_V_2, align 4
  %extLd10_cast = sext i21 %cor_phaseClass4_V_2_s to i23
  %cor_phaseClass4_V_1_s = load i21* @cor_phaseClass4_V_1, align 4
  %extLd23_cast = sext i21 %cor_phaseClass4_V_1_s to i22
  %cor_phaseClass4_V_0_s = load i21* @cor_phaseClass4_V_0, align 4
  %extLd24_cast = sext i21 %cor_phaseClass4_V_0_s to i22
  %tmp138 = add i32 %cor_phaseClass4_V_15, %cor_phaseClass4_V_12
  %tmp139 = add i32 %cor_phaseClass4_V_10, %cor_phaseClass4_V_11
  %tmp137 = add i32 %tmp138, %tmp139
  %tmp141 = add i32 %cor_phaseClass4_V_4_s, %cor_phaseClass4_V_5_s
  %tmp143 = add i22 %extLd24_cast, %extLd23_cast
  %tmp143_cast_cast = sext i22 %tmp143 to i23
  %tmp142 = add i23 %extLd10_cast, %tmp143_cast_cast
  %tmp142_cast = sext i23 %tmp142 to i32
  %tmp140 = add i32 %tmp141, %tmp142_cast
  %p_Val2_27_7 = add i32 %tmp137, %tmp140
  br label %.loopexit

.preheader647.0:                                  ; preds = %0
  %cor_phaseClass3_V_15 = load i32* @cor_phaseClass3_V_15, align 4
  %cor_phaseClass3_V_14 = load i32* @cor_phaseClass3_V_14, align 8
  %cor_phaseClass3_V_13 = load i32* @cor_phaseClass3_V_13, align 4
  %cor_phaseClass3_V_12 = load i32* @cor_phaseClass3_V_12, align 16
  %cor_phaseClass3_V_11 = load i32* @cor_phaseClass3_V_11, align 4
  %cor_phaseClass3_V_10 = load i32* @cor_phaseClass3_V_10, align 8
  %cor_phaseClass3_V_9_s = load i32* @cor_phaseClass3_V_9, align 4
  %cor_phaseClass3_V_8_s = load i32* @cor_phaseClass3_V_8, align 16
  %cor_phaseClass3_V_7_s = load i32* @cor_phaseClass3_V_7, align 4
  %cor_phaseClass3_V_6_s = load i32* @cor_phaseClass3_V_6, align 8
  %cor_phaseClass3_V_5_s = load i32* @cor_phaseClass3_V_5, align 4
  %cor_phaseClass3_V_4_s = load i32* @cor_phaseClass3_V_4, align 16
  %cor_phaseClass3_V_3_s = load i21* @cor_phaseClass3_V_3, align 4
  %extLd18 = sext i21 %cor_phaseClass3_V_3_s to i32
  %tmp145 = add i32 %cor_phaseClass3_V_9_s, %cor_phaseClass3_V_14
  %tmp144 = add i32 %cor_phaseClass3_V_13, %tmp145
  %tmp147 = add i32 %cor_phaseClass3_V_7_s, %cor_phaseClass3_V_8_s
  %tmp148 = add i32 %extLd18, %cor_phaseClass3_V_6_s
  %tmp146 = add i32 %tmp147, %tmp148
  %p_Val2_24_s = add i32 %tmp144, %tmp146
  %cor_phaseClass3_V_2_s = load i21* @cor_phaseClass3_V_2, align 4
  %extLd8_cast = sext i21 %cor_phaseClass3_V_2_s to i23
  %cor_phaseClass3_V_1_s = load i21* @cor_phaseClass3_V_1, align 4
  %extLd21_cast = sext i21 %cor_phaseClass3_V_1_s to i22
  %cor_phaseClass3_V_0_s = load i21* @cor_phaseClass3_V_0, align 4
  %extLd22_cast = sext i21 %cor_phaseClass3_V_0_s to i22
  %tmp150 = add i32 %cor_phaseClass3_V_15, %cor_phaseClass3_V_12
  %tmp151 = add i32 %cor_phaseClass3_V_10, %cor_phaseClass3_V_11
  %tmp149 = add i32 %tmp150, %tmp151
  %tmp153 = add i32 %cor_phaseClass3_V_4_s, %cor_phaseClass3_V_5_s
  %tmp155 = add i22 %extLd22_cast, %extLd21_cast
  %tmp155_cast_cast = sext i22 %tmp155 to i23
  %tmp154 = add i23 %extLd8_cast, %tmp155_cast_cast
  %tmp154_cast = sext i23 %tmp154 to i32
  %tmp152 = add i32 %tmp153, %tmp154_cast
  %p_Val2_21_7 = add i32 %tmp149, %tmp152
  br label %.loopexit

.preheader649.0:                                  ; preds = %0
  %cor_phaseClass2_V_15 = load i32* @cor_phaseClass2_V_15, align 4
  %cor_phaseClass2_V_14 = load i32* @cor_phaseClass2_V_14, align 8
  %cor_phaseClass2_V_13 = load i32* @cor_phaseClass2_V_13, align 4
  %cor_phaseClass2_V_12 = load i32* @cor_phaseClass2_V_12, align 16
  %cor_phaseClass2_V_11 = load i32* @cor_phaseClass2_V_11, align 4
  %cor_phaseClass2_V_10 = load i32* @cor_phaseClass2_V_10, align 8
  %cor_phaseClass2_V_9_s = load i32* @cor_phaseClass2_V_9, align 4
  %cor_phaseClass2_V_8_s = load i32* @cor_phaseClass2_V_8, align 16
  %cor_phaseClass2_V_7_s = load i32* @cor_phaseClass2_V_7, align 4
  %cor_phaseClass2_V_6_s = load i32* @cor_phaseClass2_V_6, align 8
  %cor_phaseClass2_V_5_s = load i32* @cor_phaseClass2_V_5, align 4
  %cor_phaseClass2_V_4_s = load i32* @cor_phaseClass2_V_4, align 16
  %cor_phaseClass2_V_3_s = load i21* @cor_phaseClass2_V_3, align 4
  %extLd17 = sext i21 %cor_phaseClass2_V_3_s to i32
  %tmp157 = add i32 %cor_phaseClass2_V_9_s, %cor_phaseClass2_V_14
  %tmp156 = add i32 %cor_phaseClass2_V_13, %tmp157
  %tmp159 = add i32 %cor_phaseClass2_V_7_s, %cor_phaseClass2_V_8_s
  %tmp160 = add i32 %extLd17, %cor_phaseClass2_V_6_s
  %tmp158 = add i32 %tmp159, %tmp160
  %p_Val2_18_s = add i32 %tmp156, %tmp158
  %cor_phaseClass2_V_2_s = load i21* @cor_phaseClass2_V_2, align 4
  %extLd6_cast = sext i21 %cor_phaseClass2_V_2_s to i23
  %cor_phaseClass2_V_1_s = load i21* @cor_phaseClass2_V_1, align 4
  %extLd19_cast = sext i21 %cor_phaseClass2_V_1_s to i22
  %cor_phaseClass2_V_0_s = load i21* @cor_phaseClass2_V_0, align 4
  %extLd20_cast = sext i21 %cor_phaseClass2_V_0_s to i22
  %tmp162 = add i32 %cor_phaseClass2_V_15, %cor_phaseClass2_V_12
  %tmp163 = add i32 %cor_phaseClass2_V_10, %cor_phaseClass2_V_11
  %tmp161 = add i32 %tmp162, %tmp163
  %tmp165 = add i32 %cor_phaseClass2_V_4_s, %cor_phaseClass2_V_5_s
  %tmp167 = add i22 %extLd20_cast, %extLd19_cast
  %tmp167_cast_cast = sext i22 %tmp167 to i23
  %tmp166 = add i23 %extLd6_cast, %tmp167_cast_cast
  %tmp166_cast = sext i23 %tmp166 to i32
  %tmp164 = add i32 %tmp165, %tmp166_cast
  %p_Val2_15_7 = add i32 %tmp161, %tmp164
  br label %.loopexit

.preheader651.0:                                  ; preds = %0
  %cor_phaseClass1_V_15 = load i32* @cor_phaseClass1_V_15, align 4
  %cor_phaseClass1_V_14 = load i32* @cor_phaseClass1_V_14, align 8
  %cor_phaseClass1_V_13 = load i32* @cor_phaseClass1_V_13, align 4
  %cor_phaseClass1_V_12 = load i32* @cor_phaseClass1_V_12, align 16
  %cor_phaseClass1_V_11 = load i32* @cor_phaseClass1_V_11, align 4
  %cor_phaseClass1_V_10 = load i32* @cor_phaseClass1_V_10, align 8
  %cor_phaseClass1_V_9_s = load i32* @cor_phaseClass1_V_9, align 4
  %cor_phaseClass1_V_8_s = load i32* @cor_phaseClass1_V_8, align 16
  %cor_phaseClass1_V_7_s = load i32* @cor_phaseClass1_V_7, align 4
  %cor_phaseClass1_V_6_s = load i32* @cor_phaseClass1_V_6, align 8
  %cor_phaseClass1_V_5_s = load i32* @cor_phaseClass1_V_5, align 4
  %cor_phaseClass1_V_4_s = load i32* @cor_phaseClass1_V_4, align 16
  %cor_phaseClass1_V_3_s = load i21* @cor_phaseClass1_V_3, align 4
  %extLd16 = sext i21 %cor_phaseClass1_V_3_s to i32
  %tmp169 = add i32 %cor_phaseClass1_V_9_s, %cor_phaseClass1_V_14
  %tmp168 = add i32 %cor_phaseClass1_V_13, %tmp169
  %tmp171 = add i32 %cor_phaseClass1_V_7_s, %cor_phaseClass1_V_8_s
  %tmp172 = add i32 %extLd16, %cor_phaseClass1_V_6_s
  %tmp170 = add i32 %tmp171, %tmp172
  %p_Val2_12_s = add i32 %tmp168, %tmp170
  %cor_phaseClass1_V_2_s = load i21* @cor_phaseClass1_V_2, align 4
  %extLd4_cast = sext i21 %cor_phaseClass1_V_2_s to i23
  %cor_phaseClass1_V_1_s = load i21* @cor_phaseClass1_V_1, align 4
  %extLd17_cast = sext i21 %cor_phaseClass1_V_1_s to i22
  %cor_phaseClass1_V_0_s = load i21* @cor_phaseClass1_V_0, align 4
  %extLd18_cast = sext i21 %cor_phaseClass1_V_0_s to i22
  %tmp174 = add i32 %cor_phaseClass1_V_15, %cor_phaseClass1_V_12
  %tmp175 = add i32 %cor_phaseClass1_V_10, %cor_phaseClass1_V_11
  %tmp173 = add i32 %tmp174, %tmp175
  %tmp177 = add i32 %cor_phaseClass1_V_4_s, %cor_phaseClass1_V_5_s
  %tmp179 = add i22 %extLd18_cast, %extLd17_cast
  %tmp179_cast_cast = sext i22 %tmp179 to i23
  %tmp178 = add i23 %extLd4_cast, %tmp179_cast_cast
  %tmp178_cast = sext i23 %tmp178 to i32
  %tmp176 = add i32 %tmp177, %tmp178_cast
  %p_Val2_2_7 = add i32 %tmp173, %tmp176
  br label %.loopexit

.preheader653.0:                                  ; preds = %0
  %cor_phaseClass0_V_15 = load i32* @cor_phaseClass0_V_15, align 4
  %cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8
  %cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4
  %cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16
  %cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4
  %cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8
  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4
  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16
  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4
  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8
  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4
  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16
  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4
  %extLd = sext i21 %cor_phaseClass0_V_3_s to i32
  %tmp181 = add i32 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_14
  %tmp180 = add i32 %cor_phaseClass0_V_13, %tmp181
  %tmp183 = add i32 %cor_phaseClass0_V_7_s, %cor_phaseClass0_V_8_s
  %tmp184 = add i32 %extLd, %cor_phaseClass0_V_6_s
  %tmp182 = add i32 %tmp183, %tmp184
  %p_Val2_7_s = add i32 %tmp180, %tmp182
  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4
  %extLd2_cast = sext i21 %cor_phaseClass0_V_2_s to i23
  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4
  %extLd16_cast = sext i21 %cor_phaseClass0_V_1_s to i22
  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4
  %extLd_cast = sext i21 %cor_phaseClass0_V_0_s to i22
  %tmp186 = add i32 %cor_phaseClass0_V_15, %cor_phaseClass0_V_12
  %tmp187 = add i32 %cor_phaseClass0_V_10, %cor_phaseClass0_V_11
  %tmp185 = add i32 %tmp186, %tmp187
  %tmp189 = add i32 %cor_phaseClass0_V_4_s, %cor_phaseClass0_V_5_s
  %tmp191 = add i22 %extLd_cast, %extLd16_cast
  %tmp191_cast_cast = sext i22 %tmp191 to i23
  %tmp190 = add i23 %extLd2_cast, %tmp191_cast_cast
  %tmp190_cast = sext i23 %tmp190 to i32
  %tmp188 = add i32 %tmp189, %tmp190_cast
  %p_Val2_4_7 = add i32 %tmp185, %tmp188
  br label %.loopexit

.loopexit:                                        ; preds = %.preheader653.0, %.preheader651.0, %.preheader649.0, %.preheader647.0, %.preheader645.0, %.preheader643.0, %.preheader641.0, %.preheader639.0, %.preheader637.0, %.preheader635.0, %.preheader633.0, %.preheader631.0, %.preheader629.0, %.preheader627.0, %.preheader625.0, %.preheader.0, %0
  %p_Val2_s = phi i32 [ 0, %0 ], [ %p_Val2_93_7, %.preheader.0 ], [ %p_Val2_87_7, %.preheader625.0 ], [ %p_Val2_81_7, %.preheader627.0 ], [ %p_Val2_75_7, %.preheader629.0 ], [ %p_Val2_69_7, %.preheader631.0 ], [ %p_Val2_63_7, %.preheader633.0 ], [ %p_Val2_57_7, %.preheader635.0 ], [ %p_Val2_51_7, %.preheader637.0 ], [ %p_Val2_45_7, %.preheader639.0 ], [ %p_Val2_39_7, %.preheader641.0 ], [ %p_Val2_33_7, %.preheader643.0 ], [ %p_Val2_27_7, %.preheader645.0 ], [ %p_Val2_21_7, %.preheader647.0 ], [ %p_Val2_15_7, %.preheader649.0 ], [ %p_Val2_2_7, %.preheader651.0 ], [ %p_Val2_4_7, %.preheader653.0 ]
  %p_Val2_1 = phi i32 [ 0, %0 ], [ %p_Val2_96_s, %.preheader.0 ], [ %p_Val2_90_s, %.preheader625.0 ], [ %p_Val2_84_s, %.preheader627.0 ], [ %p_Val2_78_s, %.preheader629.0 ], [ %p_Val2_72_s, %.preheader631.0 ], [ %p_Val2_66_s, %.preheader633.0 ], [ %p_Val2_60_s, %.preheader635.0 ], [ %p_Val2_54_s, %.preheader637.0 ], [ %p_Val2_48_s, %.preheader639.0 ], [ %p_Val2_42_s, %.preheader641.0 ], [ %p_Val2_36_s, %.preheader643.0 ], [ %p_Val2_30_s, %.preheader645.0 ], [ %p_Val2_24_s, %.preheader647.0 ], [ %p_Val2_18_s, %.preheader649.0 ], [ %p_Val2_12_s, %.preheader651.0 ], [ %p_Val2_7_s, %.preheader653.0 ]
  %tmp_s = icmp sgt i32 %p_Val2_1, %p_Val2_s
  %p_Val2_s_6 = sub i32 %p_Val2_s, %p_Val2_1
  %p_Val2_2 = sub i32 %p_Val2_1, %p_Val2_s
  %tmp_1 = select i1 %tmp_s, i32 %p_Val2_2, i32 %p_Val2_s_6
  %OP1_V_cast = sext i32 %tmp_1 to i42
  %p_Val2_3 = mul i42 %OP1_V_cast, %OP1_V_cast
  %res_V = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_3, i32 10, i32 41)
  ret i32 %res_V
}

define void @correlateTop(i32* %i_data_data_V, i1* %i_data_last_V, i32* %o_data_data_V, i1* %o_data_last_V, i1 %start_V) {
codeRepl:
  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !95
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !99
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !103
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !107
  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !111
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind
  %currentState_load = load i1* @currentState, align 1
  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind
  %phaseClass_V_load = load i4* @phaseClass_V, align 1
  br i1 %currentState_load, label %._crit_edge157_ifconv, label %0

; <label>:0                                       ; preds = %codeRepl
  br i1 %start_V_read, label %1, label %._crit_edge156

; <label>:1                                       ; preds = %0
  store i32 0, i32* @loadCount_V, align 4
  store i4 0, i4* @phaseClass_V, align 1
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge156

._crit_edge156:                                   ; preds = %1, %0
  br label %._crit_edge155

._crit_edge157_ifconv:                            ; preds = %codeRepl
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)
  %p_Val2_s = extractvalue { i32, i1 } %empty, 0
  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1
  %p_Val2_4 = trunc i32 %p_Val2_s to i16
  store i16 %p_Val2_4, i16* @unScalled_V, align 2
  %p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_4, i5 0)
  store i21 %p_0, i21* @newVal_V, align 4
  call fastcc void @shiftPhaseClass(i21 %p_0, i4 %phaseClass_V_load)
  %p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)
  %loadCount_V_load = load i32* @loadCount_V, align 4
  %tmp_4 = add i32 1, %loadCount_V_load
  store i32 %tmp_4, i32* @loadCount_V, align 4
  %tmp_6 = add i4 1, %phaseClass_V_load
  store i4 %tmp_6, i4* @phaseClass_V, align 1
  %ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_2, i32 10, i32 31)
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)
  %tmp_192 = trunc i32 %p_Val2_2 to i10
  %tmp_s = icmp eq i10 %tmp_192, 0
  %ret_V_1 = add i22 1, %ret_V
  %p_s = select i1 %tmp_s, i22 %ret_V, i22 %ret_V_1
  %p_1 = select i1 %tmp, i22 %p_s, i22 %ret_V
  %o_data_data_V_tmp = sext i22 %p_1 to i32
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge155

._crit_edge155:                                   ; preds = %._crit_edge157_ifconv, %._crit_edge156
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_7 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_7, 1
  ret { i32, i1 } %mrv1
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i21 @_ssdm_op_Read.ap_auto.i21(i21) {
entry:
  ret i21 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1) {
entry:
  ret i1 %0
}

define weak i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42, i32, i32) nounwind readnone {
entry:
  %empty = call i42 @llvm.part.select.i42(i42 %0, i32 %1, i32 %2)
  %empty_8 = trunc i42 %empty to i32
  ret i32 %empty_8
}

define weak i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_9 = trunc i32 %empty to i22
  ret i22 %empty_9
}

declare i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i1 @_ssdm_op_BitSelect.i1.i32.i32(i32, i32) nounwind readnone {
entry:
  %empty = shl i32 1, %1
  %empty_10 = and i32 %0, %empty
  %empty_11 = icmp ne i32 %empty_10, 0
  ret i1 %empty_11
}

define weak i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16, i5) nounwind readnone {
entry:
  %empty = zext i16 %0 to i21
  %empty_12 = zext i5 %1 to i21
  %empty_13 = shl i21 %empty, 5
  %empty_14 = or i21 %empty_13, %empty_12
  ret i21 %empty_14
}

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

!opencl.kernels = !{!0, !7, !13, !19, !19, !19, !22, !28, !22, !22, !22, !22, !22, !28, !31, !31, !22, !22, !22, !28, !32, !32, !32, !28, !34, !37, !37, !39, !41, !41, !43, !45, !45, !47, !47, !31, !22, !49, !49, !31, !51, !37, !37, !22, !54, !54, !22, !22, !56, !59, !22, !22, !61, !61, !62, !62, !64, !39, !54, !54, !22, !65, !67, !69, !69, !71, !49, !22, !22, !73, !76, !76, !80, !82, !82, !84, !82, !82, !86, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22, !82, !82, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!88}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis*", metadata !"struct rfnoc_axis*", metadata !"ap_uint<1>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data", metadata !"start"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"cor_t", metadata !"ap_uint<4>"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"newValue", metadata !"phaseClass"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!15 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!16 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<4>"}
!17 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!18 = metadata !{metadata !"kernel_arg_name", metadata !"phaseClass"}
!19 = metadata !{null, metadata !14, metadata !15, metadata !20, metadata !17, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<64, 44, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space"}
!24 = metadata !{metadata !"kernel_arg_access_qual"}
!25 = metadata !{metadata !"kernel_arg_type"}
!26 = metadata !{metadata !"kernel_arg_type_qual"}
!27 = metadata !{metadata !"kernel_arg_name"}
!28 = metadata !{null, metadata !14, metadata !15, metadata !29, metadata !17, metadata !30, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 22, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!30 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!31 = metadata !{null, metadata !14, metadata !15, metadata !29, metadata !17, metadata !21, metadata !6}
!32 = metadata !{null, metadata !14, metadata !15, metadata !33, metadata !17, metadata !21, metadata !6}
!33 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<33, 23, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!34 = metadata !{null, metadata !8, metadata !9, metadata !35, metadata !11, metadata !36, metadata !6}
!35 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<2, true> &", metadata !"int"}
!36 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!37 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !21, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!39 = metadata !{null, metadata !14, metadata !15, metadata !40, metadata !17, metadata !30, metadata !6}
!40 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!41 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !42, metadata !6}
!42 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!43 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !44, metadata !6}
!44 = metadata !{metadata !"kernel_arg_name", metadata !"b"}
!45 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !46, metadata !6}
!46 = metadata !{metadata !"kernel_arg_name", metadata !"i_op"}
!47 = metadata !{null, metadata !14, metadata !15, metadata !48, metadata !17, metadata !21, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!49 = metadata !{null, metadata !14, metadata !15, metadata !50, metadata !17, metadata !21, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<32, 22, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!51 = metadata !{null, metadata !14, metadata !15, metadata !52, metadata !17, metadata !53, metadata !6}
!52 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool"}
!53 = metadata !{metadata !"kernel_arg_name", metadata !"Cnative"}
!54 = metadata !{null, metadata !14, metadata !15, metadata !55, metadata !17, metadata !21, metadata !6}
!55 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!56 = metadata !{null, metadata !8, metadata !9, metadata !57, metadata !11, metadata !58, metadata !6}
!57 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"int"}
!58 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!59 = metadata !{null, metadata !8, metadata !9, metadata !60, metadata !11, metadata !36, metadata !6}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"const ap_int_base<32, true> &"}
!61 = metadata !{null, metadata !14, metadata !15, metadata !40, metadata !17, metadata !21, metadata !6}
!62 = metadata !{null, metadata !14, metadata !15, metadata !63, metadata !17, metadata !21, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &"}
!64 = metadata !{null, metadata !8, metadata !9, metadata !57, metadata !11, metadata !36, metadata !6}
!65 = metadata !{null, metadata !8, metadata !9, metadata !66, metadata !11, metadata !58, metadata !6}
!66 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"int"}
!67 = metadata !{null, metadata !8, metadata !9, metadata !68, metadata !11, metadata !36, metadata !6}
!68 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<32, true> &"}
!69 = metadata !{null, metadata !14, metadata !15, metadata !70, metadata !17, metadata !21, metadata !6}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<16, 11, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!71 = metadata !{null, metadata !14, metadata !15, metadata !72, metadata !17, metadata !21, metadata !6}
!72 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 11, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!73 = metadata !{null, metadata !8, metadata !9, metadata !74, metadata !11, metadata !75, metadata !6}
!74 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!75 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!76 = metadata !{null, metadata !77, metadata !2, metadata !78, metadata !4, metadata !79, metadata !6}
!77 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!78 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!79 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!80 = metadata !{null, metadata !14, metadata !15, metadata !81, metadata !17, metadata !30, metadata !6}
!81 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!82 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !83, metadata !6}
!83 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!84 = metadata !{null, metadata !14, metadata !15, metadata !85, metadata !17, metadata !30, metadata !6}
!85 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<4> &"}
!86 = metadata !{null, metadata !14, metadata !15, metadata !87, metadata !17, metadata !30, metadata !6}
!87 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!88 = metadata !{metadata !89, [1 x i32]* @llvm_global_ctors_0}
!89 = metadata !{metadata !90}
!90 = metadata !{i32 0, i32 31, metadata !91}
!91 = metadata !{metadata !92}
!92 = metadata !{metadata !"llvm.global_ctors.0", metadata !93, metadata !"", i32 0, i32 31}
!93 = metadata !{metadata !94}
!94 = metadata !{i32 0, i32 0, i32 1}
!95 = metadata !{metadata !96}
!96 = metadata !{i32 0, i32 31, metadata !97}
!97 = metadata !{metadata !98}
!98 = metadata !{metadata !"i_data.data.V", metadata !93, metadata !"int32", i32 0, i32 31}
!99 = metadata !{metadata !100}
!100 = metadata !{i32 0, i32 0, metadata !101}
!101 = metadata !{metadata !102}
!102 = metadata !{metadata !"i_data.last.V", metadata !93, metadata !"uint1", i32 0, i32 0}
!103 = metadata !{metadata !104}
!104 = metadata !{i32 0, i32 31, metadata !105}
!105 = metadata !{metadata !106}
!106 = metadata !{metadata !"o_data.data.V", metadata !93, metadata !"int32", i32 0, i32 31}
!107 = metadata !{metadata !108}
!108 = metadata !{i32 0, i32 0, metadata !109}
!109 = metadata !{metadata !110}
!110 = metadata !{metadata !"o_data.last.V", metadata !93, metadata !"uint1", i32 0, i32 0}
!111 = metadata !{metadata !112}
!112 = metadata !{i32 0, i32 0, metadata !113}
!113 = metadata !{metadata !114}
!114 = metadata !{metadata !"start.V", metadata !115, metadata !"uint1", i32 0, i32 0}
!115 = metadata !{metadata !116}
!116 = metadata !{i32 0, i32 0, i32 0}
