// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module MUX_6bit (
A0,B0,A1,B1,A2,B2,A3,B3,A4,B4,VDD,GND,S,OUT0,OUT1,OUT2,OUT3,OUT4 );
input  A0;
input  B0;
input  A1;
input  B1;
input  A2;
input  B2;
input  A3;
input  B3;
input  A4;
input  B4;
input  VDD;
input  GND;
input  S;
output  OUT0;
output  OUT1;
output  OUT2;
output  OUT3;
output  OUT4;
wire OUT0;
wire VDD;
wire B1;
wire OUT3;
wire A1;
wire S;
wire A0;
wire B0;
wire A2;
wire OUT2;
wire OUT1;
wire GND;
wire B4;
wire B2;
wire OUT4;
wire A4;
wire B3;
wire A3;

MUX_1bit    
 I4  ( .VDD( VDD ), .S( S ), .A( A4 ), .B( B4 ), .OUT( OUT4 ), .GND( GND ) );

MUX_1bit    
 I3  ( .VDD( VDD ), .S( S ), .A( A3 ), .B( B3 ), .OUT( OUT3 ), .GND( GND ) );

MUX_1bit    
 I2  ( .VDD( VDD ), .S( S ), .A( A2 ), .B( B2 ), .OUT( OUT2 ), .GND( GND ) );

MUX_1bit    
 I1  ( .VDD( VDD ), .S( S ), .A( A1 ), .B( B1 ), .OUT( OUT1 ), .GND( GND ) );

MUX_1bit    
 I0  ( .VDD( VDD ), .S( S ), .A( A0 ), .B( B0 ), .OUT( OUT0 ), .GND( GND ) );

endmodule

