--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 77355 paths analyzed, 1589 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.613ns.
--------------------------------------------------------------------------------
Slack:                  9.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.516ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.CMUX     Topac                 0.636   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.516ns (2.184ns logic, 8.332ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  9.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.BMUX     Topab                 0.519   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.B3       net (fanout=2)        0.647   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Topbc                 0.613   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<1>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (2.231ns logic, 8.095ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  9.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.CMUX     Topac                 0.636   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.285ns (2.204ns logic, 8.081ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.CMUX     Topbc                 0.613   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.256ns (2.086ns logic, 8.170ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.BMUX     Topbb                 0.428   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.B3       net (fanout=2)        0.647   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Topbc                 0.613   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<1>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.229ns (2.045ns logic, 8.184ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  9.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.CMUX     Topac                 0.636   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                     10.229ns (2.208ns logic, 8.021ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  9.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_y_q_2 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.213ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_y_q_2 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   M_hd_y_q_2
                                                       M_hd_y_q_2
    SLICE_X6Y39.A5       net (fanout=5)        0.625   M_hd_y_q_2
    SLICE_X6Y39.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_xor<5>
    SLICE_X6Y40.C6       net (fanout=1)        0.632   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.213ns (2.437ns logic, 7.776ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  9.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_y_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.168ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_y_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   M_hd_y_q_2
                                                       M_hd_y_q_0
    SLICE_X6Y39.A6       net (fanout=6)        0.580   M_hd_y_q_0
    SLICE_X6Y39.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_xor<5>
    SLICE_X6Y40.C6       net (fanout=1)        0.632   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.168ns (2.437ns logic, 7.731ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  9.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.AMUX     Topaa                 0.449   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C4      net (fanout=8)        2.506   render/n0052[0]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.152ns (1.997ns logic, 8.155ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.BMUX     Topab                 0.519   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.BX       net (fanout=2)        0.718   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Taxc                  0.340   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.124ns (1.958ns logic, 8.166ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  9.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_2 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_2 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.BQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_2
    SLICE_X6Y40.C5       net (fanout=8)        1.637   M_hd_x_q_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.098ns (1.942ns logic, 8.156ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.072ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.AX       net (fanout=2)        0.666   render/n0068[7:0][0]
    SLICE_X6Y42.CMUX     Taxc                  0.410   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.072ns (1.958ns logic, 8.114ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  9.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.BMUX     Topab                 0.519   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.B3       net (fanout=2)        0.647   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Topbc                 0.613   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<1>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                     10.039ns (2.255ns logic, 7.784ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  9.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.BMUX     Topbb                 0.428   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.BX       net (fanout=2)        0.718   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Taxc                  0.340   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.027ns (1.772ns logic, 8.255ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  9.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.BX       net (fanout=8)        1.686   M_hd_x_q_1
    SLICE_X6Y40.CMUX     Taxc                  0.340   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (1.813ns logic, 8.205ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  9.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.CMUX     Topac                 0.636   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.998ns (2.228ns logic, 7.770ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  9.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.CMUX     Topbc                 0.613   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.969ns (2.110ns logic, 7.859ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.BMUX     Topbb                 0.428   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.B3       net (fanout=2)        0.647   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Topbc                 0.613   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<1>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.942ns (2.069ns logic, 7.873ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  9.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_y_q_2 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_y_q_2 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.BQ       Tcko                  0.476   M_hd_y_q_2
                                                       M_hd_y_q_2
    SLICE_X6Y39.A5       net (fanout=5)        0.625   M_hd_y_q_2
    SLICE_X6Y39.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_xor<5>
    SLICE_X6Y40.C6       net (fanout=1)        0.632   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (2.461ns logic, 7.465ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  10.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.AX       net (fanout=6)        1.341   M_hd_x_q_0
    SLICE_X6Y40.BMUX     Taxb                  0.310   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.B3       net (fanout=2)        0.647   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Topbc                 0.613   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<1>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                      9.896ns (2.022ns logic, 7.874ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  10.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_y_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_y_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   M_hd_y_q_2
                                                       M_hd_y_q_0
    SLICE_X6Y39.A6       net (fanout=6)        0.580   M_hd_y_q_0
    SLICE_X6Y39.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd1_xor<5>
    SLICE_X6Y40.C6       net (fanout=1)        0.632   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (2.461ns logic, 7.420ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.AX       net (fanout=6)        1.341   M_hd_x_q_0
    SLICE_X6Y40.CMUX     Taxc                  0.410   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C3      net (fanout=21)       2.683   render/n0052[2]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                      9.838ns (1.978ns logic, 7.860ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.BMUX     Topab                 0.519   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.BX       net (fanout=2)        0.718   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Taxc                  0.340   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (1.982ns logic, 7.855ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.BMUX     Topab                 0.519   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X14Y55.C6      net (fanout=23)       2.106   render/n0052[1]
    SLICE_X14Y55.C       Tilo                  0.235   render/M_snk_hd_state_q[24]
                                                       render/_n0259<6>11
    SLICE_X20Y32.A6      net (fanout=16)       3.203   render/_n0259<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0495<6>1
                                                       render/M_snk_hd_state_q_80
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (2.067ns logic, 7.755ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  10.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_2 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_2 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.BQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_2
    SLICE_X6Y40.C5       net (fanout=8)        1.637   M_hd_x_q_2
    SLICE_X6Y40.CMUX     Topcc                 0.469   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (1.966ns logic, 7.845ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  10.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.AX       net (fanout=2)        0.666   render/n0068[7:0][0]
    SLICE_X6Y42.CMUX     Taxc                  0.410   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.785ns (1.982ns logic, 7.803ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  10.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.B5       net (fanout=8)        1.651   M_hd_x_q_1
    SLICE_X6Y40.BMUX     Topbb                 0.428   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.BX       net (fanout=2)        0.718   render/n0068[7:0][1]
    SLICE_X6Y42.CMUX     Taxc                  0.340   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.796ns logic, 7.944ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  10.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_1 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_1 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AQ       Tcko                  0.430   M_hd_x_q_2
                                                       M_hd_x_q_1
    SLICE_X6Y40.BX       net (fanout=8)        1.686   M_hd_x_q_1
    SLICE_X6Y40.CMUX     Taxc                  0.340   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.C3       net (fanout=2)        0.633   render/n0068[7:0][2]
    SLICE_X6Y42.CMUX     Topcc                 0.469   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<2>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (1.837ns logic, 7.894ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.606 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.BMUX     Topab                 0.519   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C6       net (fanout=23)       1.463   render/n0052[1]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X20Y32.C1      net (fanout=16)       3.714   render/_n0248<6>1
    SLICE_X20Y32.CLK     Tas                   0.339   render/M_snk_hd_state_q[83]
                                                       render/_n0480<6>1
                                                       render/M_snk_hd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (2.091ns logic, 7.623ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  10.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hd_x_q_0 (FF)
  Destination:          render/M_snk_hd_state_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hd_x_q_0 to render/M_snk_hd_state_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.CQ       Tcko                  0.525   M_hd_x_q_0
                                                       M_hd_x_q_0
    SLICE_X6Y40.A2       net (fanout=6)        1.562   M_hd_x_q_0
    SLICE_X6Y40.AMUX     Topaa                 0.449   render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_17_o_y[3]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X6Y42.A4       net (fanout=2)        0.884   render/n0068[7:0][0]
    SLICE_X6Y42.CMUX     Topac                 0.636   render/M_led_state_q[90]
                                                       render/Maddsub_n0070_Madd_lut<0>
                                                       render/Maddsub_n0070_Madd_cy<3>
    SLICE_X9Y56.C3       net (fanout=21)       1.861   render/n0052[2]
    SLICE_X9Y56.C        Tilo                  0.259   render/M_snk_hd_state_q[2]
                                                       render/_n0248<6>11
    SLICE_X13Y33.B1      net (fanout=16)       3.160   render/_n0248<6>1
    SLICE_X13Y33.CLK     Tas                   0.373   render/M_snk_hd_state_q[60]
                                                       render/_n0638<6>1
                                                       render/M_snk_hd_state_q_58
    -------------------------------------------------  ---------------------------
    Total                                      9.709ns (2.242ns logic, 7.467ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_13/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_14/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_15/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_16/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_17/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_18/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_19/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_20/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_21/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_22/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_23/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_24/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_25/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_26/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.613|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77355 paths, 0 nets, and 1437 connections

Design statistics:
   Minimum period:  10.613ns{1}   (Maximum frequency:  94.224MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 16:06:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



