
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121900                       # Number of seconds simulated
sim_ticks                                121899540846                       # Number of ticks simulated
final_tick                               691730833980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147127                       # Simulator instruction rate (inst/s)
host_op_rate                                   191181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7806563                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903836                       # Number of bytes of host memory used
host_seconds                                 15615.01                       # Real time elapsed on the host
sim_insts                                  2297386125                       # Number of instructions simulated
sim_ops                                    2985291747                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6537088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data     10668544                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17209216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1588608                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1588608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        51071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        83348                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                134447                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12411                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12411                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53626847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87519148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141175396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29401                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13032108                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13032108                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13032108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53626847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87519148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154207505                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292325039                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21162981                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18800177                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828242                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11134190                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10843589                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340355                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52691                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228398501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119825403                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21162981                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12183944                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24217514                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5618406                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3641030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13974728                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260037706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.518928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235820192     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096759      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038179      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765659      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3592756      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4346743      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043790      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565635      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9767993      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260037706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072395                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.409905                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226287644                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5768377                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24181808                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24071                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3775805                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060264                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4834                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134868683                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3775805                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226579846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3444833                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1347471                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23907863                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       981886                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134710767                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       667088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177787315                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609038812                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609038812                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31076116                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18501                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9281                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2825583                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23513152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74028                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929329                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134210121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127441593                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79624                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20510715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42710716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260037706                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205434725     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22934222      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11766094      4.52%     92.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6723857      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499455      2.88%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753616      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509179      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349826      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66732      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260037706                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         232785     47.24%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185341     37.61%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74638     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100005407     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005997      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22299179     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121790      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127441593                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435959                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492764                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003867                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515493280                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154739635                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124489288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127934357                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225469                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3987343                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114831                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3775805                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2598945                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78892                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134228623                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23513152                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143739                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9281                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925839                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126325949                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22025678                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115644                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26147422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19530230                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121744                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432142                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124523792                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124489288                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71162718                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164099621                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.425859                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433656                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21584558                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832703                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256261901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.288897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214059823     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992429      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499223      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469979      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114177      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1057549      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4520142      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005537      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543042      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256261901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388952629                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272243396                       # The number of ROB writes
system.switch_cpus0.timesIdled                6097543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32287333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.923250                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.923250                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342085                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342085                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585043144                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162323438                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142729735                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292325039                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24959665                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20218207                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2285048                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9870244                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9402085                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2799426                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103306                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210843009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138815182                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24959665                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12201511                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30394762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7016575                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6501971                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13190485                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2282631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    252421621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.675606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.046952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222026859     87.96%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2828581      1.12%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2222289      0.88%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5235090      2.07%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1126543      0.45%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1753738      0.69%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1348619      0.53%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          846628      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15033274      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    252421621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.474866                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208464509                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8949453                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30267658                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105595                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4634405                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4306090                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     170198622                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        88288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4634405                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209044742                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3005994                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4248315                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29755094                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1733063                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     170044678                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        51050                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        320828                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       614419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       290903                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    239243105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    793515690                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    793515690                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    194152357                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45090741                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40651                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21838                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5446790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16507142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8204927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155513                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1829096                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168827094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        158587480                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164788                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28229167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58704543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3020                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    252421621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.628264                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184030616     72.91%     72.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29320583     11.62%     84.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14216650      5.63%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9502791      3.76%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8778568      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2947871      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3047015      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       430709      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146818      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    252421621                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         455334     59.62%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152936     20.02%     79.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155464     20.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    133211591     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2403819      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18803      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14813430      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8139837      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158587480                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.542504                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             763734                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570525103                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    197097426                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154517668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159351214                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       403195                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3731017                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215116                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4634405                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2015504                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114163                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168867718                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11728                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16507142                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8204927                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21822                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1295058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2536785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155696917                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14303780                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2890563                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22442174                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22072859                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8138394                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532616                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154518215                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154517668                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91515383                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252647239                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528582                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362226                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113738240                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    139679472                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29189707                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2286860                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    247787215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189145443     76.33%     76.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27596792     11.14%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12045564      4.86%     92.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6845627      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4958368      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1949108      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1504532      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1085781      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2656000      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    247787215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113738240                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     139679472                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20765935                       # Number of memory references committed
system.switch_cpus1.commit.loads             12776124                       # Number of loads committed
system.switch_cpus1.commit.membars              18802                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20068918                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125856192                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2843369                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2656000                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           414000394                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          342373091                       # The number of ROB writes
system.switch_cpus1.timesIdled                3419771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               39903418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113738240                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            139679472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113738240                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.570156                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.570156                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389081                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389081                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       701316687                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      215200404                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157206462                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37604                       # number of misc regfile writes
system.l20.replacements                         55493                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             144                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55525                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002593                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.598416                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.005000                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.390715                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.005869                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.081200                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000156                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.918460                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000183                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          144                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    144                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4407                       # number of Writeback hits
system.l20.Writeback_hits::total                 4407                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          144                       # number of demand (read+write) hits
system.l20.demand_hits::total                     144                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          144                       # number of overall hits
system.l20.overall_hits::total                    144                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        51071                       # number of ReadReq misses
system.l20.ReadReq_misses::total                51086                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        51071                       # number of demand (read+write) misses
system.l20.demand_misses::total                 51086                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        51071                       # number of overall misses
system.l20.overall_misses::total                51086                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3347669                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10630378286                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10633725955                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3347669                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10630378286                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10633725955                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3347669                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10630378286                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10633725955                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51215                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51230                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4407                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4407                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51215                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51230                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51215                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51230                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997188                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997189                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997188                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997189                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997188                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997189                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 223177.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208149.013843                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208153.426673                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 223177.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208149.013843                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208153.426673                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 223177.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208149.013843                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208153.426673                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4262                       # number of writebacks
system.l20.writebacks::total                     4262                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        51071                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           51086                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        51071                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            51086                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        51071                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           51086                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2447278                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7567664169                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7570111447                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2447278                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7567664169                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7570111447                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2447278                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7567664169                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7570111447                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997188                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997189                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997188                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997189                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997188                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997189                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163151.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148179.283135                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148183.679423                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 163151.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148179.283135                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148183.679423                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 163151.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148179.283135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148183.679423                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         91677                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             169                       # Total number of references to valid blocks.
system.l21.sampled_refs                         91709                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.001843                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            3.009273                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.004106                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    28.982210                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.004411                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.094040                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000128                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.905694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000138                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          169                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    169                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8316                       # number of Writeback hits
system.l21.Writeback_hits::total                 8316                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          169                       # number of demand (read+write) hits
system.l21.demand_hits::total                     169                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          169                       # number of overall hits
system.l21.overall_hits::total                    169                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        83349                       # number of ReadReq misses
system.l21.ReadReq_misses::total                83362                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        83349                       # number of demand (read+write) misses
system.l21.demand_misses::total                 83362                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        83349                       # number of overall misses
system.l21.overall_misses::total                83362                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2655323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  18009292611                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    18011947934                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2655323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  18009292611                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     18011947934                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2655323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  18009292611                       # number of overall miss cycles
system.l21.overall_miss_latency::total    18011947934                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        83518                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              83531                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8316                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8316                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        83518                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               83531                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        83518                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              83531                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.997976                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.997977                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.997976                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.997977                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.997976                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.997977                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216070.890005                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216069.047456                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216070.890005                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216069.047456                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216070.890005                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216069.047456                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8149                       # number of writebacks
system.l21.writebacks::total                     8149                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        83349                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           83362                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        83349                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            83362                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        83349                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           83362                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12997439139                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12999313509                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12997439139                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12999313509                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12997439139                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12999313509                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.997976                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.997977                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.997976                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.997977                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.997976                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.997977                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155939.952957                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155938.119395                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155939.952957                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155938.119395                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155939.952957                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155938.119395                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990806                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014006828                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870861.306273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990806                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13974712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13974712                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13974712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13974712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13974712                       # number of overall hits
system.cpu0.icache.overall_hits::total       13974712                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3753561                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3753561                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3753561                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3753561                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3753561                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3753561                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13974728                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13974728                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13974728                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13974728                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13974728                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13974728                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 234597.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 234597.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 234597.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 234597.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 234597.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 234597.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3472169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3472169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3472169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3472169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3472169                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3472169                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231477.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231477.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231477.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231477.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231477.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231477.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51215                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247003230                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51471                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.881506                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   208.778389                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    47.221611                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.815541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.184459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20093893                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20093893                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9283                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24104327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24104327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24104327                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24104327                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       210038                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210038                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       210038                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210038                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       210038                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210038                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41971269483                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41971269483                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41971269483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41971269483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41971269483                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41971269483                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20303931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20303931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24314365                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24314365                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24314365                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24314365                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010345                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010345                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008638                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 199827.028838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 199827.028838                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 199827.028838                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 199827.028838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 199827.028838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 199827.028838                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4407                       # number of writebacks
system.cpu0.dcache.writebacks::total             4407                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158823                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158823                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158823                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158823                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51215                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51215                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51215                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11065177277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11065177277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11065177277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11065177277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11065177277                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11065177277                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216053.446783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 216053.446783                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 216053.446783                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 216053.446783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 216053.446783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 216053.446783                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997543                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096845971                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2233902.181263                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13190470                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13190470                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13190470                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13190470                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13190470                       # number of overall hits
system.cpu1.icache.overall_hits::total       13190470                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3235578                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3235578                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3235578                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3235578                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3235578                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3235578                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13190485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13190485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13190485                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13190485                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13190485                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13190485                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215705.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215705.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215705.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2763223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2763223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2763223                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212555.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 83517                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194470545                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 83773                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2321.398840                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.298961                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.701039                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907418                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092582                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10709887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10709887                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7952206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7952206                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21583                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18802                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18802                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18662093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18662093                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18662093                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18662093                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       204761                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       204761                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       204761                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        204761                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       204761                       # number of overall misses
system.cpu1.dcache.overall_misses::total       204761                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47642361858                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47642361858                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47642361858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47642361858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47642361858                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47642361858                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10914648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10914648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7952206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7952206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18866854                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18866854                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18866854                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18866854                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018760                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010853                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010853                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010853                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010853                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232673.027862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232673.027862                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232673.027862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232673.027862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232673.027862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232673.027862                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8316                       # number of writebacks
system.cpu1.dcache.writebacks::total             8316                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121243                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121243                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121243                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121243                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        83518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        83518                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        83518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        83518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        83518                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        83518                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18731232984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18731232984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18731232984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18731232984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18731232984                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18731232984                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224277.796212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 224277.796212                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 224277.796212                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 224277.796212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 224277.796212                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 224277.796212                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
