$date
	Sun Oct 23 09:11:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#206910
b10110 &
b10110 %
1$
b10110 !
1"
#206911
0"
#206914
b1011 &
b1011 %
#206918
b100010 &
b100010 %
#206922
b10001 &
b10001 %
#206926
b110100 &
b110100 %
#206930
b11010 &
b11010 %
#206934
b1101 &
b1101 %
#206938
b101000 &
b101000 %
#206942
b10100 &
b10100 %
#206946
b1010 &
b1010 %
#206950
b101 &
b101 %
#206954
b10000 &
b10000 %
#206958
b1000 &
b1000 %
#206962
b100 &
b100 %
#206966
b10 &
b10 %
#206970
b1 &
b1 %
1#
#206974
b0 &
0#
b0 %
0$
#1192695
b10000 !
1"
#1192698
b10000 &
b10000 %
1$
#1192699
0"
#1192702
b1000 &
b1000 %
#1192706
b100 &
b100 %
#1192710
b10 &
b10 %
#1192714
b1 &
b1 %
1#
#1192718
b0 &
0#
b0 %
0$
#2172483
b110 !
1"
#2172486
b110 &
b110 %
1$
#2172487
0"
#2172490
b11 &
b11 %
#2172494
b1010 &
b1010 %
#2172498
b101 &
b101 %
#2172502
b10000 &
b10000 %
#2172506
b1000 &
b1000 %
#2172510
b100 &
b100 %
#2172514
b10 &
b10 %
#2172518
b1 &
1#
b1 %
#2172522
b0 &
b0 %
0#
0$
#4500012
