From Martin John Gregory Subject HELP Real Time Clock Standby Mode I am having trouble obtaining the specified standby current drain from a Real Time Has anyone out there had some experience in doing this The specs call for a few sequences to be met before standby mode is activated and are a bit hard to decipher on that but I thought that I had it worked However with a crystal the lowest current drain I can acheive at Vcc is This is three times the specified MAXIMUM under the conditions I am attempting to I have done the following things Made sure that RESET is asserted for Trlh after powerup and AS is low during this Made sure that there is a cycle on AS after the negation of RD or WR during which STBY was What am I doing wrong Thanks very much