#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 24 11:40:32 2022
# Process ID: 11932
# Current directory: C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11668 C:\Users\newDefaultTest\Desktop\digital-electronics-1\labs\07-dysplay-driver\display_driver\display_driver.xpr
# Log file: C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/vivado.log
# Journal file: C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1020.207 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 11:43:08 2022...
s-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd
export_ip_user_files -of_objects  [get_files C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd
export_ip_user_files -of_objects  [get_files C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd
add_files -norecurse {C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
ERROR: [VRFC 10-2989] 's_reset' is not declared [C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:51]
ERROR: [VRFC 10-2989] 's_reset' is not declared [C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:84]
ERROR: [VRFC 10-2989] 's_reset' is not declared [C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:88]
ERROR: [VRFC 10-2989] 's_reset' is not declared [C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:91]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/newDefaultTest/Desktop/digital-electronics-1/labs/07-dysplay-driver/display_driver/display_driver.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 11:48:58 2022...
