Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:55:04 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ifetch/imem_replace/mem_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.862%)  route 0.274ns (68.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X11Y127                                                     r  ifetch/pc_reg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982 r  ifetch/pc_reg/q_reg[11]/Q
                         net (fo=7, routed)           0.085     2.067    pipereg/Q[7]
    SLICE_X10Y127                                                     r  pipereg/mem_reg_0_i_3/I1
    SLICE_X10Y127        LUT3 (Prop_lut3_I1_O)        0.028     2.095 r  pipereg/mem_reg_0_i_3/O
                         net (fo=16, routed)          0.189     2.284    ifetch/imem_replace/ADDRARDADDR[7]
    RAMB36_X0Y25         RAMB36E1                                     r  ifetch/imem_replace/mem_reg_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.876     2.371    ifetch/imem_replace/clk_IBUF_BUFG
    RAMB36_X0Y25                                                      r  ifetch/imem_replace/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.428     1.943    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.126    ifetch/imem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.428%)  route 0.136ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.627     1.882    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X11Y127                                                     r  ifetch/pc_reg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     1.982 r  ifetch/pc_reg/q_reg[11]/Q
                         net (fo=7, routed)           0.136     2.118    pipereg3/D[11]
    SLICE_X13Y127        FDRE                                         r  pipereg3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.847     2.343    pipereg3/clk_IBUF_BUFG
    SLICE_X13Y127                                                     r  pipereg3/q_reg[13]/C
                         clock pessimism             -0.428     1.914    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.040     1.954    pipereg3/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.085%)  route 0.117ns (53.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.626     1.881    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X15Y126                                                     r  ifetch/pc_reg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.100     1.981 r  ifetch/pc_reg/q_reg[6]/Q
                         net (fo=5, routed)           0.117     2.098    pipereg3/D[6]
    SLICE_X13Y125        FDRE                                         r  pipereg3/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.844     2.340    pipereg3/clk_IBUF_BUFG
    SLICE_X13Y125                                                     r  pipereg3/q_reg[8]/C
                         clock pessimism             -0.448     1.891    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.039     1.930    pipereg3/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mem_reg_i_123/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mem_reg_i_149/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.820%)  route 0.097ns (45.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.630     1.885    clk_IBUF_BUFG
    SLICE_X22Y132                                                     r  mem_reg_i_123/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_fdre_C_Q)         0.118     2.003 r  mem_reg_i_123/Q
                         net (fo=64, routed)          0.097     2.100    n_0_mem_reg_i_123
    SLICE_X22Y131        FDRE                                         r  mem_reg_i_149/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.849     2.345    clk_IBUF_BUFG
    SLICE_X22Y131                                                     r  mem_reg_i_149/C
                         clock pessimism             -0.448     1.896    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)        0.030     1.926    mem_reg_i_149
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hi_reg/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.521%)  route 0.147ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.628     1.883    clk_IBUF_BUFG
    SLICE_X15Y121                                                     r  ctrl_hi_reg_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     1.983 r  ctrl_hi_reg_en_reg/Q
                         net (fo=17, routed)          0.147     2.130    hi_reg/E[0]
    SLICE_X16Y120        FDRE                                         r  hi_reg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.849     2.345    hi_reg/clk_IBUF_BUFG
    SLICE_X16Y120                                                     r  hi_reg/q_reg[0]/C
                         clock pessimism             -0.428     1.916    
    SLICE_X16Y120        FDRE (Hold_fdre_C_CE)        0.030     1.946    hi_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            lo_reg/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.521%)  route 0.147ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.628     1.883    clk_IBUF_BUFG
    SLICE_X15Y121                                                     r  ctrl_hi_reg_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     1.983 r  ctrl_hi_reg_en_reg/Q
                         net (fo=17, routed)          0.147     2.130    lo_reg/E[0]
    SLICE_X16Y120        FDRE                                         r  lo_reg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.849     2.345    lo_reg/clk_IBUF_BUFG
    SLICE_X16Y120                                                     r  lo_reg/q_reg[0]/C
                         clock pessimism             -0.428     1.916    
    SLICE_X16Y120        FDRE (Hold_fdre_C_CE)        0.030     1.946    lo_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg5/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.119%)  route 0.119ns (44.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.632     1.887    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.005 r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/Q
                         net (fo=6, routed)           0.119     2.124    ifetch/imem_replace/I11
    SLICE_X13Y119                                                     r  ifetch/imem_replace/q[3]_i_1/I2
    SLICE_X13Y119        LUT4 (Prop_lut4_I2_O)        0.028     2.152 r  ifetch/imem_replace/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.152    pipereg5/D[3]
    SLICE_X13Y119        FDRE                                         r  pipereg5/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.850     2.346    pipereg5/clk_IBUF_BUFG
    SLICE_X13Y119                                                     r  pipereg5/q_reg[3]/C
                         clock pessimism             -0.448     1.897    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.061     1.958    pipereg5/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.982%)  route 0.123ns (51.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.625     1.880    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X12Y125                                                     r  ifetch/pc_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.118     1.998 r  ifetch/pc_reg/q_reg[4]/Q
                         net (fo=7, routed)           0.123     2.121    pipereg3/D[4]
    SLICE_X13Y125        FDRE                                         r  pipereg3/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.844     2.340    pipereg3/clk_IBUF_BUFG
    SLICE_X13Y125                                                     r  pipereg3/q_reg[6]/C
                         clock pessimism             -0.448     1.891    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.036     1.927    pipereg3/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg5/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.706%)  route 0.121ns (45.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.632     1.887    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.005 r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/Q
                         net (fo=6, routed)           0.121     2.126    ifetch/imem_replace/I11
    SLICE_X13Y119                                                     r  ifetch/imem_replace/q[0]_i_1/I2
    SLICE_X13Y119        LUT4 (Prop_lut4_I2_O)        0.028     2.154 r  ifetch/imem_replace/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.154    pipereg5/D[0]
    SLICE_X13Y119        FDRE                                         r  pipereg5/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.850     2.346    pipereg5/clk_IBUF_BUFG
    SLICE_X13Y119                                                     r  pipereg5/q_reg[0]/C
                         clock pessimism             -0.448     1.897    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.061     1.958    pipereg5/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg3/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.132%)  route 0.169ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.629     1.884    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X11Y129                                                     r  ifetch/pc_reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.100     1.984 r  ifetch/pc_reg/q_reg[15]/Q
                         net (fo=6, routed)           0.169     2.154    pipereg3/D[15]
    SLICE_X13Y128        FDRE                                         r  pipereg3/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.848     2.344    pipereg3/clk_IBUF_BUFG
    SLICE_X13Y128                                                     r  pipereg3/q_reg[17]/C
                         clock pessimism             -0.428     1.915    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.040     1.955    pipereg3/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.198    




