#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5653fdee66b0 .scope module, "controller_tb" "controller_tb" 2 3;
 .timescale -9 -12;
v0x5653fdefdf90_0 .var "clk", 0 0;
v0x5653fdefe050_0 .net "cmp", 0 0, L_0x5653fdf0ecc0;  1 drivers
v0x5653fdefe120_0 .var "go", 0 0;
v0x5653fdefe220_0 .var "hold", 7 0;
v0x5653fdefe2c0_0 .net "result", 7 0, v0x5653fdefda90_0;  1 drivers
v0x5653fdefe360_0 .net "sample", 0 0, L_0x5653fdf0e790;  1 drivers
v0x5653fdefe430_0 .net "valid", 0 0, L_0x5653fdf0eb00;  1 drivers
v0x5653fdefe500_0 .net "value", 7 0, L_0x5653fdee3860;  1 drivers
E_0x5653fdee3090 .event posedge, v0x5653fdefdb70_0;
L_0x5653fdf0ecc0 .cmp/ge 8, v0x5653fdefe220_0, L_0x5653fdee3860;
S_0x5653fdee6830 .scope module, "uut" "controller" 2 11, 3 2 0, S_0x5653fdee66b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "go"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "sample"
    .port_info 5 /OUTPUT 8 "value"
    .port_info 6 /INPUT 1 "cmp"
P_0x5653fded4630 .param/l "sConv" 0 3 15, +C4<00000000000000000000000000000010>;
P_0x5653fded4670 .param/l "sDone" 0 3 15, +C4<00000000000000000000000000000011>;
P_0x5653fded46b0 .param/l "sSample" 0 3 15, +C4<00000000000000000000000000000001>;
P_0x5653fded46f0 .param/l "sWait" 0 3 15, +C4<00000000000000000000000000000000>;
L_0x5653fdee3860 .functor OR 8, v0x5653fdefda90_0, v0x5653fdefd9b0_0, C4<00000000>, C4<00000000>;
v0x5653fdead180_0 .net *"_s0", 31 0, L_0x5653fdefe5d0;  1 drivers
v0x5653fdefd2b0_0 .net *"_s10", 31 0, L_0x5653fdf0e9c0;  1 drivers
L_0x7ff7e4b620a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653fdefd390_0 .net *"_s13", 29 0, L_0x7ff7e4b620a8;  1 drivers
L_0x7ff7e4b620f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5653fdefd480_0 .net/2u *"_s14", 31 0, L_0x7ff7e4b620f0;  1 drivers
L_0x7ff7e4b62018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653fdefd560_0 .net *"_s3", 29 0, L_0x7ff7e4b62018;  1 drivers
L_0x7ff7e4b62060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5653fdefd690_0 .net/2u *"_s4", 31 0, L_0x7ff7e4b62060;  1 drivers
v0x5653fdefd770_0 .net "clk", 0 0, v0x5653fdefdf90_0;  1 drivers
v0x5653fdefd830_0 .net "cmp", 0 0, L_0x5653fdf0ecc0;  alias, 1 drivers
v0x5653fdefd8f0_0 .net "go", 0 0, v0x5653fdefe120_0;  1 drivers
v0x5653fdefd9b0_0 .var "mask", 7 0;
v0x5653fdefda90_0 .var "result", 7 0;
v0x5653fdefdb70_0 .net "sample", 0 0, L_0x5653fdf0e790;  alias, 1 drivers
v0x5653fdefdc30_0 .var "state", 1 0;
v0x5653fdefdd10_0 .net "valid", 0 0, L_0x5653fdf0eb00;  alias, 1 drivers
v0x5653fdefddd0_0 .net "value", 7 0, L_0x5653fdee3860;  alias, 1 drivers
E_0x5653fdee2d60 .event posedge, v0x5653fdefd770_0;
L_0x5653fdefe5d0 .concat [ 2 30 0 0], v0x5653fdefdc30_0, L_0x7ff7e4b62018;
L_0x5653fdf0e790 .cmp/eq 32, L_0x5653fdefe5d0, L_0x7ff7e4b62060;
L_0x5653fdf0e9c0 .concat [ 2 30 0 0], v0x5653fdefdc30_0, L_0x7ff7e4b620a8;
L_0x5653fdf0eb00 .cmp/eq 32, L_0x5653fdf0e9c0, L_0x7ff7e4b620f0;
    .scope S_0x5653fdee6830;
T_0 ;
    %wait E_0x5653fdee2d60;
    %load/vec4 v0x5653fdefd8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653fdefdc30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5653fdefdc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5653fdefdc30_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5653fdefdc30_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5653fdefd9b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653fdefda90_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5653fdefd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x5653fdefda90_0;
    %load/vec4 v0x5653fdefd9b0_0;
    %or;
    %assign/vec4 v0x5653fdefda90_0, 0;
T_0.7 ;
    %load/vec4 v0x5653fdefd9b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5653fdefd9b0_0, 0;
    %load/vec4 v0x5653fdefd9b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5653fdefdc30_0, 0;
T_0.9 ;
    %jmp T_0.6;
T_0.5 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5653fdee66b0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x5653fdefdf90_0;
    %inv;
    %store/vec4 v0x5653fdefdf90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5653fdee66b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653fdefdf90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5653fdee66b0;
T_3 ;
    %wait E_0x5653fdee3090;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v0x5653fdefe220_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5653fdee66b0;
T_4 ;
    %vpi_call 2 34 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5653fdee66b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653fdefdf90_0, 0, 1;
    %delay 3000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5653fdee66b0;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0x5653fdefdf90_0;
    %inv;
    %store/vec4 v0x5653fdefdf90_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
