

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 18:44:46 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.78|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- P1      |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + P1.1   |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + P1.2   |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + P1.3   |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + P1.4   |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    182|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    160|
|Register         |        -|      -|     212|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     212|    342|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |        Memory       |           Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |random_priorities_U  |runQueue_random_priorities  |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |Total                |                            |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i8_fu_337_p2          |     +    |      0|  0|  32|          32|           1|
    |i_1_fu_371_p2         |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_360_p2         |     +    |      0|  0|  32|          32|           1|
    |grp_fu_301_p2         |    and   |      0|  0|   1|           1|           1|
    |p_result_2_fu_366_p2  |    and   |      0|  0|   1|           1|           1|
    |p_result_3_fu_387_p2  |    and   |      0|  0|   1|           1|           1|
    |result_1_s_fu_353_p2  |    and   |      0|  0|   1|           1|           1|
    |grp_fu_291_p2         |   icmp   |      0|  0|  40|          32|          32|
    |tmp_3_fu_348_p2       |   icmp   |      0|  0|  40|          32|          32|
    |grp_fu_295_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 182|         165|          73|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |currentPriority_V           |   4|          4|    4|         16|
    |currentPriority_V_preg      |   4|          3|    4|         12|
    |i_1_reg2mem_reg_214         |  32|          2|   32|         64|
    |i_3_reg2mem_reg_227         |  32|          2|   32|         64|
    |i_reg2mem_reg_180           |  32|          2|   32|         64|
    |last_fu_84                  |   4|          2|    4|          8|
    |op2_assign_reg2mem_reg_203  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          5|    4|         20|
    |priorityOut_V_preg          |   4|          4|    4|         16|
    |tmp_6_reg2mem_reg_238       |   4|          2|    4|          8|
    |tmp_reg2mem_reg_191         |   4|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 160|         37|  160|        358|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |cmdOut_V_preg                    |   2|   0|    2|          0|
    |currentPriority_V_preg           |   4|   0|    4|          0|
    |empty_assign_fu_88               |   1|   0|    1|          0|
    |fullOut_preg                     |   1|   0|    1|          0|
    |full_assign_fu_92                |   1|   0|    1|          0|
    |i_1_reg2mem_reg_214              |  32|   0|   32|          0|
    |i_1_reg_538                      |  32|   0|   32|          0|
    |i_3_reg2mem_reg_227              |  32|   0|   32|          0|
    |i_reg2mem_reg_180                |  32|   0|   32|          0|
    |j_reg_167                        |   1|   0|    1|          0|
    |last_1_reg_446                   |   4|   0|   32|         28|
    |last_fu_84                       |   4|   0|   32|         28|
    |last_load_reg_458                |   4|   0|   32|         28|
    |localEmpty_fu_100                |   1|   0|    1|          0|
    |localEmpty_load_2_reg_480        |   1|   0|    1|          0|
    |localEmpty_load_reg_496          |   1|   0|    1|          0|
    |localFull_fu_96                  |   1|   0|    1|          0|
    |localFull_load_1_reg_526         |   1|   0|    1|          0|
    |localFull_load_3_reg_484         |   1|   0|    1|          0|
    |localFull_load_4_reg_514         |   1|   0|    1|          0|
    |localFull_load_reg_463           |   1|   0|    1|          0|
    |op2_assign_reg2mem_reg_203       |  32|   0|   32|          0|
    |p_result_3_reg2mem_0_ph_reg_250  |   1|   0|    1|          0|
    |priorityOut_V_preg               |   4|   0|    4|          0|
    |result_1_s_reg_500               |   1|   0|    1|          0|
    |result_fu_80                     |   1|   0|    1|          0|
    |result_load_2_reg_530            |   1|   0|    1|          0|
    |result_load_reg_453              |   1|   0|    1|          0|
    |tmp_6_reg2mem_reg_238            |   4|   0|    4|          0|
    |tmp_reg2mem_reg_191              |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 212|   0|  296|         84|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_return          | out |    1| ap_ctrl_hs |      runQueue     | return value |
|priorityOut_V      | out |    4|   ap_none  |   priorityOut_V   |    pointer   |
|priorityIn_V       |  in |    4|   ap_none  |    priorityIn_V   |    scalar    |
|cmdOut_V           | out |    2|   ap_none  |      cmdOut_V     |    pointer   |
|empty              |  in |    1|   ap_none  |       empty       |    scalar    |
|full               |  in |    1|   ap_none  |        full       |    scalar    |
|currentPriority_V  | out |    4|   ap_none  | currentPriority_V |    pointer   |
|fullOut            | out |    1|   ap_none  |      fullOut      |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!j)
3 --> 
	10  / (localFull_load)
	4  / (!localFull_load)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (localFull_load_2)
	4  / (!localFull_load_2)
7 --> 
	8  / (!localFull_load & localEmpty_load_2)
	11  / (localFull_load) | (!localEmpty_load_2)
8 --> 
	9  / (localFull_load_3)
	16  / (!localFull_load_3)
9 --> 
	20  / (!localEmpty_load_3)
	24  / (localEmpty_load_3)
10 --> 
	15  / (localEmpty_load)
	7  / (!localEmpty_load)
11 --> 
	12  / true
12 --> 
	13  / (localEmpty_load31)
	11  / (!localEmpty_load31)
13 --> 
	14  / (localFull_load_4)
	16  / (!localFull_load_4)
14 --> 
	20  / (!localEmpty_load_4)
	24  / (localEmpty_load_4)
15 --> 
	21  / (localFull_load_1)
	16  / (!localFull_load_1)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!localFull_load_5)
	20  / (localFull_load_5)
19 --> 
	17  / true
20 --> 
	24  / (!localFull_load & !localEmpty_load_2 & !localFull_load_4 & localEmpty_load_5) | (!localFull_load & localEmpty_load_2 & !localFull_load_3 & localEmpty_load_5) | (localFull_load & !localEmpty_load & !localFull_load_4 & localEmpty_load_5) | (localFull_load & localEmpty_load & !localFull_load_1 & localEmpty_load_5)
	22  / (!localFull_load & !localEmpty_load_2 & localFull_load_4) | (!localFull_load & localEmpty_load_2 & localFull_load_3) | (localFull_load & !localEmpty_load & localFull_load_4) | (localFull_load & localEmpty_load & localFull_load_1) | (!localEmpty_load_5)
21 --> 
	20  / (!localEmpty_load_1)
	24  / (localEmpty_load_1)
22 --> 
	23  / true
23 --> 
	22  / (!localEmpty_load_6)
	24  / (localEmpty_load_6)
24 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: result [1/1] 0.00ns
:0  %result = alloca i1, align 1

ST_1: last [1/1] 0.00ns
:1  %last = alloca i32, align 4

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

ST_1: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !33

ST_1: stg_34 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !37

ST_1: stg_35 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:11  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:12  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:13  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:14  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:15  %full_assign = alloca i1, align 1

ST_1: localFull [1/1] 0.00ns
:16  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:17  %localEmpty = alloca i1, align 1

ST_1: stg_43 [1/1] 0.00ns
:18  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_44 [1/1] 0.00ns
:19  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_45 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:29  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_55 [1/1] 1.57ns
:30  store i32 0, i32* %last, align 4

ST_1: stg_56 [1/1] 1.41ns
:31  store i1 true, i1* %result, align 1

ST_1: stg_57 [1/1] 1.30ns
:32  br label %1


 <State 2>: 1.64ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i1 [ false, %0 ], [ true, %35 ]

ST_2: result_load [1/1] 0.00ns
:1  %result_load = load i1* %result, align 1

ST_2: last_load [1/1] 0.00ns
:2  %last_load = load i32* %last, align 4

ST_2: empty_2 [1/1] 0.00ns
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_62 [1/1] 0.00ns
:4  br i1 %j, label %36, label %2

ST_2: localFull_1 [1/1] 0.00ns
:3  %localFull_1 = load volatile i1* %full_assign, align 1

ST_2: stg_64 [1/1] 1.64ns
:4  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_2: stg_65 [1/1] 0.00ns
:0  ret i1 %result_load


 <State 3>: 1.76ns
ST_3: stg_66 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind

ST_3: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

ST_3: stg_68 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_3: localFull_load [1/1] 0.00ns
:5  %localFull_load = load volatile i1* %localFull, align 1

ST_3: stg_70 [1/1] 0.00ns
:6  br i1 %localFull_load, label %6, label %3

ST_3: stg_71 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_72 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_3: stg_73 [1/1] 1.57ns
:2  br label %5

ST_3: stg_74 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_3: empty_assign_load [1/1] 0.00ns
:1  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_3: stg_76 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load, i1* %localEmpty, align 1


 <State 4>: 0.00ns
ST_4: stg_77 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: full_assign_load [1/1] 0.00ns
:5  %full_assign_load = load volatile i1* %full_assign, align 1

ST_4: stg_79 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_assign_load)


 <State 5>: 1.64ns
ST_5: localFull_2 [1/1] 0.00ns
:8  %localFull_2 = load volatile i1* %full_assign, align 1

ST_5: stg_81 [1/1] 1.64ns
:9  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 6>: 2.44ns
ST_6: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ 1, %3 ], [ %i8, %4 ]

ST_6: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ 0, %3 ], [ %tmp, %4 ]

ST_6: stg_84 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_6: stg_85 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_86 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: localFull_load_2 [1/1] 0.00ns
:10  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_6: i8 [1/1] 2.44ns
:11  %i8 = add nsw i32 %i_reg2mem, 1

ST_6: stg_89 [1/1] 0.00ns
:12  br i1 %localFull_load_2, label %7, label %4

ST_6: stg_90 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_6: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_6: stg_92 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_6: stg_93 [1/1] 0.00ns
:3  br label %5

ST_6: stg_94 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_6: empty_assign_load_2 [1/1] 0.00ns
:1  %empty_assign_load_2 = load volatile i1* %empty_assign, align 1

ST_6: stg_96 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load_2, i1* %localEmpty, align 1


 <State 7>: 1.64ns
ST_7: localEmpty_load_2 [1/1] 0.00ns
:3  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_7: stg_98 [1/1] 0.00ns
:4  br i1 %localEmpty_load_2, label %14, label %10

ST_7: stg_99 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_100 [1/1] 0.00ns
:1  br label %.preheader142

ST_7: stg_101 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: full_assign_load_4 [1/1] 0.00ns
:1  %full_assign_load_4 = load volatile i1* %full_assign, align 1

ST_7: stg_103 [1/1] 1.64ns
:2  store volatile i1 %full_assign_load_4, i1* %localFull, align 1

ST_7: stg_104 [1/1] 1.57ns
.preheader142:0  br label %11


 <State 8>: 1.76ns
ST_8: localFull_load_3 [1/1] 0.00ns
:3  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_8: stg_106 [1/1] 0.00ns
:4  br i1 %localFull_load_3, label %23, label %18

ST_8: stg_107 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_8: stg_108 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_8: stg_109 [1/1] 0.00ns
:2  br label %.preheader141

ST_8: stg_110 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: empty_assign_load_3 [1/1] 0.00ns
:1  %empty_assign_load_3 = load volatile i1* %empty_assign, align 1

ST_8: stg_112 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load_3, i1* %localEmpty, align 1


 <State 9>: 6.78ns
ST_9: localEmpty_load_3 [1/1] 0.00ns
:3  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_9: stg_114 [1/1] 0.00ns
:4  br i1 %localEmpty_load_3, label %34, label %28

ST_9: stg_115 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: ult2 [1/1] 2.52ns
:1  %ult2 = icmp ult i32 %last_1, %last_load

ST_9: rev2 [1/1] 1.37ns
:2  %rev2 = xor i1 %ult2, true

ST_9: p_result_1 [1/1] 1.37ns
:3  %p_result_1 = and i1 %rev2, %result_load

ST_9: stg_119 [1/1] 1.52ns
:4  br label %.preheader

ST_9: stg_120 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_9: stg_121 [1/1] 0.00ns
:1  br label %35


 <State 10>: 1.64ns
ST_10: localEmpty_load [1/1] 0.00ns
:3  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_10: stg_123 [1/1] 0.00ns
:4  br i1 %localEmpty_load, label %13, label %9

ST_10: stg_124 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_10: stg_125 [1/1] 0.00ns
:1  br label %.preheader142

ST_10: stg_126 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: full_assign_load_2 [1/1] 0.00ns
:1  %full_assign_load_2 = load volatile i1* %full_assign, align 1

ST_10: stg_128 [1/1] 1.64ns
:2  store volatile i1 %full_assign_load_2, i1* %localFull, align 1


 <State 11>: 1.76ns
ST_11: stg_129 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: localEmpty_1 [1/1] 0.00ns
:7  %localEmpty_1 = load volatile i1* %empty_assign, align 1

ST_11: stg_131 [1/1] 1.76ns
:8  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 12>: 5.30ns
ST_12: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %8 ], [ 0, %.preheader142 ]

ST_12: i_1_reg2mem [1/1] 0.00ns
:1  %i_1_reg2mem = phi i32 [ %i_s, %8 ], [ 1, %.preheader142 ]

ST_12: result_load_1 [1/1] 0.00ns
:2  %result_load_1 = load i1* %result, align 1

ST_12: tmp_3 [1/1] 2.52ns
:4  %tmp_3 = icmp eq i32 %last_1, %op2_assign_reg2mem

ST_12: result_1_s [1/1] 1.37ns
:5  %result_1_s = and i1 %tmp_3, %result_load_1

ST_12: stg_137 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_12: localEmpty_load31 [1/1] 0.00ns
:9  %localEmpty_load31 = load volatile i1* %localEmpty, align 1

ST_12: i_s [1/1] 2.44ns
:10  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_12: stg_140 [1/1] 0.00ns
:11  br i1 %localEmpty_load31, label %12, label %8

ST_12: stg_141 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: stg_142 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_12: stg_143 [1/1] 0.00ns
:2  br label %11

ST_12: stg_144 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_12: full_assign_load_5 [1/1] 0.00ns
:1  %full_assign_load_5 = load volatile i1* %full_assign, align 1

ST_12: stg_146 [1/1] 1.64ns
:2  store volatile i1 %full_assign_load_5, i1* %localFull, align 1


 <State 13>: 1.76ns
ST_13: localFull_load_4 [1/1] 0.00ns
:3  %localFull_load_4 = load volatile i1* %localFull, align 1

ST_13: stg_148 [1/1] 0.00ns
:4  br i1 %localFull_load_4, label %21, label %16

ST_13: stg_149 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_13: stg_150 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_13: stg_151 [1/1] 1.41ns
:2  store i1 %result_1_s, i1* %result, align 1

ST_13: stg_152 [1/1] 0.00ns
:3  br label %.preheader141

ST_13: stg_153 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_13: empty_assign_load_5 [1/1] 0.00ns
:1  %empty_assign_load_5 = load volatile i1* %empty_assign, align 1

ST_13: stg_155 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load_5, i1* %localEmpty, align 1


 <State 14>: 6.78ns
ST_14: localEmpty_load_4 [1/1] 0.00ns
:3  %localEmpty_load_4 = load volatile i1* %localEmpty, align 1

ST_14: stg_157 [1/1] 0.00ns
:4  br i1 %localEmpty_load_4, label %32, label %26

ST_14: stg_158 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: ult3 [1/1] 2.52ns
:1  %ult3 = icmp ult i32 %last_1, %last_load

ST_14: rev3 [1/1] 1.37ns
:2  %rev3 = xor i1 %ult3, true

ST_14: p_result_2 [1/1] 1.37ns
:3  %p_result_2 = and i1 %rev3, %result_1_s

ST_14: stg_162 [1/1] 1.52ns
:4  br label %.preheader

ST_14: stg_163 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_14: stg_164 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_14: stg_165 [1/1] 0.00ns
:2  br label %35


 <State 15>: 1.76ns
ST_15: localFull_load_1 [1/1] 0.00ns
:3  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_15: stg_167 [1/1] 0.00ns
:4  br i1 %localFull_load_1, label %22, label %17

ST_15: stg_168 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_15: stg_169 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_15: stg_170 [1/1] 0.00ns
:2  br label %.preheader141

ST_15: stg_171 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_15: empty_assign_load_1 [1/1] 0.00ns
:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_15: stg_173 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load_1, i1* %localEmpty, align 1


 <State 16>: 1.57ns
ST_16: result_load_2 [1/1] 0.00ns
.preheader141:0  %result_load_2 = load i1* %result, align 1

ST_16: stg_175 [1/1] 1.57ns
.preheader141:1  br label %19


 <State 17>: 1.64ns
ST_17: stg_176 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: localFull_3 [1/1] 0.00ns
:4  %localFull_3 = load volatile i1* %full_assign, align 1

ST_17: stg_178 [1/1] 1.64ns
:5  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 18>: 2.44ns
ST_18: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ %i_1, %15 ], [ 1, %.preheader141 ]

ST_18: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ %tmp_1, %15 ], [ 5, %.preheader141 ]

ST_18: stg_181 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_18: localFull_load_5 [1/1] 0.00ns
:6  %localFull_load_5 = load volatile i1* %localFull, align 1

ST_18: i_1 [1/1] 2.44ns
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_18: stg_184 [1/1] 0.00ns
:8  br i1 %localFull_load_5, label %20, label %15

ST_18: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_18: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_18: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_18: stg_188 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_18: empty_assign_load_6 [1/1] 0.00ns
:1  %empty_assign_load_6 = load volatile i1* %empty_assign, align 1

ST_18: stg_190 [1/1] 1.76ns
:2  store volatile i1 %empty_assign_load_6, i1* %localEmpty, align 1


 <State 19>: 2.39ns
ST_19: stg_191 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_19: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_19: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_19: stg_194 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_19: stg_195 [1/1] 0.00ns
:6  br label %19


 <State 20>: 6.78ns
ST_20: localEmpty_load_5 [1/1] 0.00ns
:3  %localEmpty_load_5 = load volatile i1* %localEmpty, align 1

ST_20: stg_197 [1/1] 0.00ns
:4  br i1 %localEmpty_load_5, label %31, label %25

ST_20: stg_198 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_20: ult [1/1] 2.52ns
:1  %ult = icmp ult i32 %last_1, %last_load

ST_20: rev [1/1] 1.37ns
:2  %rev = xor i1 %ult, true

ST_20: p_result_3 [1/1] 1.37ns
:3  %p_result_3 = and i1 %rev, %result_load_2

ST_20: stg_202 [1/1] 1.52ns
:4  br label %.preheader

ST_20: stg_203 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_20: stg_204 [1/1] 0.00ns
:1  br label %35

ST_20: p_result_3_reg2mem_0_ph [1/1] 0.00ns
.preheader:0  %p_result_3_reg2mem_0_ph = phi i1 [ %p_result_1, %28 ], [ %p_result_s, %27 ], [ %p_result_2, %26 ], [ %p_result_3, %25 ]

ST_20: stg_206 [1/1] 0.00ns
.preheader:1  br label %29


 <State 21>: 6.78ns
ST_21: localEmpty_load_1 [1/1] 0.00ns
:3  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_21: stg_208 [1/1] 0.00ns
:4  br i1 %localEmpty_load_1, label %33, label %27

ST_21: stg_209 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_21: ult1 [1/1] 2.52ns
:1  %ult1 = icmp ult i32 %last_1, %last_load

ST_21: rev1 [1/1] 1.37ns
:2  %rev1 = xor i1 %ult1, true

ST_21: p_result_s [1/1] 1.37ns
:3  %p_result_s = and i1 %rev1, %result_load

ST_21: stg_213 [1/1] 1.52ns
:4  br label %.preheader

ST_21: stg_214 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_21: stg_215 [1/1] 0.00ns
:1  br label %35


 <State 22>: 1.76ns
ST_22: stg_216 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_22: stg_217 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_22: localEmpty_2 [1/1] 0.00ns
:2  %localEmpty_2 = load volatile i1* %empty_assign, align 1

ST_22: stg_219 [1/1] 1.76ns
:3  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 23>: 1.57ns
ST_23: localEmpty_load_6 [1/1] 0.00ns
:4  %localEmpty_load_6 = load volatile i1* %localEmpty, align 1

ST_23: stg_221 [1/1] 0.00ns
:5  br i1 %localEmpty_load_6, label %30, label %24

ST_23: stg_222 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_23: stg_223 [1/1] 0.00ns
:1  br label %29

ST_23: stg_224 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_23: stg_225 [1/1] 1.57ns
:1  store i32 %last_1, i32* %last, align 4

ST_23: stg_226 [1/1] 1.41ns
:2  store i1 %p_result_3_reg2mem_0_ph, i1* %result, align 1

ST_23: stg_227 [1/1] 0.00ns
:3  br label %35


 <State 24>: 0.00ns
ST_24: empty_3 [1/1] 0.00ns
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_4)

ST_24: stg_229 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41f99d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4254e10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x424dee0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4257de0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x41dea50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3ed59a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x420be90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3e8d2c0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                  (alloca           ) [ 0111111111111111111111111]
last                    (alloca           ) [ 0111111111111111111111111]
stg_27                  (specbitsmap      ) [ 0000000000000000000000000]
stg_28                  (specbitsmap      ) [ 0000000000000000000000000]
stg_29                  (specbitsmap      ) [ 0000000000000000000000000]
stg_30                  (specbitsmap      ) [ 0000000000000000000000000]
stg_31                  (specbitsmap      ) [ 0000000000000000000000000]
stg_32                  (specbitsmap      ) [ 0000000000000000000000000]
stg_33                  (specbitsmap      ) [ 0000000000000000000000000]
stg_34                  (specbitsmap      ) [ 0000000000000000000000000]
stg_35                  (spectopmodule    ) [ 0000000000000000000000000]
full_read               (read             ) [ 0000000000000000000000000]
empty_read              (read             ) [ 0000000000000000000000000]
priorityIn_V_read       (read             ) [ 0011111111111111111111111]
empty_assign            (alloca           ) [ 0111111111111111111111111]
full_assign             (alloca           ) [ 0111111111111111111111111]
localFull               (alloca           ) [ 0011111111111111111111111]
localEmpty              (alloca           ) [ 0011111111111111111111111]
stg_43                  (store            ) [ 0000000000000000000000000]
stg_44                  (store            ) [ 0000000000000000000000000]
stg_45                  (specwire         ) [ 0000000000000000000000000]
stg_46                  (specwire         ) [ 0000000000000000000000000]
stg_47                  (specwire         ) [ 0000000000000000000000000]
stg_48                  (specwire         ) [ 0000000000000000000000000]
stg_49                  (specwire         ) [ 0000000000000000000000000]
stg_50                  (specwire         ) [ 0000000000000000000000000]
stg_51                  (specwire         ) [ 0000000000000000000000000]
stg_52                  (specwire         ) [ 0000000000000000000000000]
stg_53                  (specifcore       ) [ 0000000000000000000000000]
last_1                  (zext             ) [ 0011111111111111111111111]
stg_55                  (store            ) [ 0000000000000000000000000]
stg_56                  (store            ) [ 0000000000000000000000000]
stg_57                  (br               ) [ 0111111111111111111111111]
j                       (phi              ) [ 0011111111111111111111111]
result_load             (load             ) [ 0001111111100001000001000]
last_load               (load             ) [ 0001111111111111111111000]
empty_2                 (speclooptripcount) [ 0000000000000000000000000]
stg_62                  (br               ) [ 0000000000000000000000000]
localFull_1             (load             ) [ 0000000000000000000000000]
stg_64                  (store            ) [ 0000000000000000000000000]
stg_65                  (ret              ) [ 0000000000000000000000000]
stg_66                  (specloopname     ) [ 0000000000000000000000000]
tmp_4                   (specregionbegin  ) [ 0000111111111111111111111]
stg_68                  (specprotocol     ) [ 0000000000000000000000000]
localFull_load          (load             ) [ 0011111111111111111111111]
stg_70                  (br               ) [ 0000000000000000000000000]
stg_71                  (write            ) [ 0000000000000000000000000]
stg_72                  (write            ) [ 0000000000000000000000000]
stg_73                  (br               ) [ 0011111111111111111111111]
stg_74                  (write            ) [ 0000000000000000000000000]
empty_assign_load       (load             ) [ 0000000000000000000000000]
stg_76                  (store            ) [ 0000000000000000000000000]
stg_77                  (wait             ) [ 0000000000000000000000000]
full_assign_load        (load             ) [ 0000000000000000000000000]
stg_79                  (write            ) [ 0000000000000000000000000]
localFull_2             (load             ) [ 0000000000000000000000000]
stg_81                  (store            ) [ 0000000000000000000000000]
i_reg2mem               (phi              ) [ 0000001000000000000000000]
tmp_reg2mem             (phi              ) [ 0000001000000000000000000]
stg_84                  (write            ) [ 0000000000000000000000000]
stg_85                  (specifcore       ) [ 0000000000000000000000000]
stg_86                  (specifcore       ) [ 0000000000000000000000000]
localFull_load_2        (load             ) [ 0011111111111111111111111]
i8                      (add              ) [ 0011111111111111111111111]
stg_89                  (br               ) [ 0000000000000000000000000]
stg_90                  (write            ) [ 0000000000000000000000000]
tmp                     (trunc            ) [ 0011111111111111111111111]
stg_92                  (write            ) [ 0000000000000000000000000]
stg_93                  (br               ) [ 0011111111111111111111111]
stg_94                  (write            ) [ 0000000000000000000000000]
empty_assign_load_2     (load             ) [ 0000000000000000000000000]
stg_96                  (store            ) [ 0000000000000000000000000]
localEmpty_load_2       (load             ) [ 0011111111111111111111111]
stg_98                  (br               ) [ 0000000000000000000000000]
stg_99                  (write            ) [ 0000000000000000000000000]
stg_100                 (br               ) [ 0000000000000000000000000]
stg_101                 (write            ) [ 0000000000000000000000000]
full_assign_load_4      (load             ) [ 0000000000000000000000000]
stg_103                 (store            ) [ 0000000000000000000000000]
stg_104                 (br               ) [ 0011111111111111111111111]
localFull_load_3        (load             ) [ 0011111111111111111111111]
stg_106                 (br               ) [ 0000000000000000000000000]
stg_107                 (write            ) [ 0000000000000000000000000]
stg_108                 (write            ) [ 0000000000000000000000000]
stg_109                 (br               ) [ 0000000000000000000000000]
stg_110                 (write            ) [ 0000000000000000000000000]
empty_assign_load_3     (load             ) [ 0000000000000000000000000]
stg_112                 (store            ) [ 0000000000000000000000000]
localEmpty_load_3       (load             ) [ 0011111111111111111111111]
stg_114                 (br               ) [ 0000000000000000000000000]
stg_115                 (write            ) [ 0000000000000000000000000]
ult2                    (icmp             ) [ 0000000000000000000000000]
rev2                    (xor              ) [ 0000000000000000000000000]
p_result_1              (and              ) [ 0011111111111111111111111]
stg_119                 (br               ) [ 0011111111111111111111111]
stg_120                 (write            ) [ 0000000000000000000000000]
stg_121                 (br               ) [ 0000000000000000000000000]
localEmpty_load         (load             ) [ 0011111111111111111111111]
stg_123                 (br               ) [ 0000000000000000000000000]
stg_124                 (write            ) [ 0000000000000000000000000]
stg_125                 (br               ) [ 0000000000000000000000000]
stg_126                 (write            ) [ 0000000000000000000000000]
full_assign_load_2      (load             ) [ 0000000000000000000000000]
stg_128                 (store            ) [ 0000000000000000000000000]
stg_129                 (wait             ) [ 0000000000000000000000000]
localEmpty_1            (load             ) [ 0000000000000000000000000]
stg_131                 (store            ) [ 0000000000000000000000000]
op2_assign_reg2mem      (phi              ) [ 0000000000001000000000000]
i_1_reg2mem             (phi              ) [ 0011111111111111111111111]
result_load_1           (load             ) [ 0000000000000000000000000]
tmp_3                   (icmp             ) [ 0000000000000000000000000]
result_1_s              (and              ) [ 0000000000000110000000000]
stg_137                 (write            ) [ 0000000000000000000000000]
localEmpty_load31       (load             ) [ 0011111111111111111111111]
i_s                     (add              ) [ 0011111111111111111111111]
stg_140                 (br               ) [ 0000000000000000000000000]
stg_141                 (write            ) [ 0000000000000000000000000]
stg_142                 (store            ) [ 0000000000000000000000000]
stg_143                 (br               ) [ 0011111111111111111111111]
stg_144                 (write            ) [ 0000000000000000000000000]
full_assign_load_5      (load             ) [ 0000000000000000000000000]
stg_146                 (store            ) [ 0000000000000000000000000]
localFull_load_4        (load             ) [ 0011111111111111111111111]
stg_148                 (br               ) [ 0000000000000000000000000]
stg_149                 (write            ) [ 0000000000000000000000000]
stg_150                 (write            ) [ 0000000000000000000000000]
stg_151                 (store            ) [ 0000000000000000000000000]
stg_152                 (br               ) [ 0000000000000000000000000]
stg_153                 (write            ) [ 0000000000000000000000000]
empty_assign_load_5     (load             ) [ 0000000000000000000000000]
stg_155                 (store            ) [ 0000000000000000000000000]
localEmpty_load_4       (load             ) [ 0011111111111111111111111]
stg_157                 (br               ) [ 0000000000000000000000000]
stg_158                 (write            ) [ 0000000000000000000000000]
ult3                    (icmp             ) [ 0000000000000000000000000]
rev3                    (xor              ) [ 0000000000000000000000000]
p_result_2              (and              ) [ 0011111111111111111111111]
stg_162                 (br               ) [ 0011111111111111111111111]
stg_163                 (write            ) [ 0000000000000000000000000]
stg_164                 (store            ) [ 0000000000000000000000000]
stg_165                 (br               ) [ 0000000000000000000000000]
localFull_load_1        (load             ) [ 0011111111111111111111111]
stg_167                 (br               ) [ 0000000000000000000000000]
stg_168                 (write            ) [ 0000000000000000000000000]
stg_169                 (write            ) [ 0000000000000000000000000]
stg_170                 (br               ) [ 0000000000000000000000000]
stg_171                 (write            ) [ 0000000000000000000000000]
empty_assign_load_1     (load             ) [ 0000000000000000000000000]
stg_173                 (store            ) [ 0000000000000000000000000]
result_load_2           (load             ) [ 0011111111111111011111111]
stg_175                 (br               ) [ 0011111111111111111111111]
stg_176                 (wait             ) [ 0000000000000000000000000]
localFull_3             (load             ) [ 0000000000000000000000000]
stg_178                 (store            ) [ 0000000000000000000000000]
i_3_reg2mem             (phi              ) [ 0000000000000000001000000]
tmp_6_reg2mem           (phi              ) [ 0000000000000000001000000]
stg_181                 (write            ) [ 0000000000000000000000000]
localFull_load_5        (load             ) [ 0011111111111111111111111]
i_1                     (add              ) [ 0011111111111111111111111]
stg_184                 (br               ) [ 0000000000000000000000000]
tmp_s                   (sext             ) [ 0000000000000000000000000]
random_priorities_addr  (getelementptr    ) [ 0000000000000000000100000]
stg_188                 (write            ) [ 0000000000000000000000000]
empty_assign_load_6     (load             ) [ 0000000000000000000000000]
stg_190                 (store            ) [ 0000000000000000000000000]
stg_191                 (write            ) [ 0000000000000000000000000]
random_priorities_load  (load             ) [ 0000000000000000000000000]
tmp_1                   (trunc            ) [ 0011111111111111111111111]
stg_194                 (write            ) [ 0000000000000000000000000]
stg_195                 (br               ) [ 0011111111111111111111111]
localEmpty_load_5       (load             ) [ 0011111111111111111111111]
stg_197                 (br               ) [ 0000000000000000000000000]
stg_198                 (write            ) [ 0000000000000000000000000]
ult                     (icmp             ) [ 0000000000000000000000000]
rev                     (xor              ) [ 0000000000000000000000000]
p_result_3              (and              ) [ 0000000000000000000000000]
stg_202                 (br               ) [ 0000000000000000000000000]
stg_203                 (write            ) [ 0000000000000000000000000]
stg_204                 (br               ) [ 0000000000000000000000000]
p_result_3_reg2mem_0_ph (phi              ) [ 0011111110111101111110111]
stg_206                 (br               ) [ 0000000000000000000000000]
localEmpty_load_1       (load             ) [ 0011111111111111111111111]
stg_208                 (br               ) [ 0000000000000000000000000]
stg_209                 (write            ) [ 0000000000000000000000000]
ult1                    (icmp             ) [ 0000000000000000000000000]
rev1                    (xor              ) [ 0000000000000000000000000]
p_result_s              (and              ) [ 0011111111111111111111111]
stg_213                 (br               ) [ 0011111111111111111111111]
stg_214                 (write            ) [ 0000000000000000000000000]
stg_215                 (br               ) [ 0000000000000000000000000]
stg_216                 (wait             ) [ 0000000000000000000000000]
stg_217                 (write            ) [ 0000000000000000000000000]
localEmpty_2            (load             ) [ 0000000000000000000000000]
stg_219                 (store            ) [ 0000000000000000000000000]
localEmpty_load_6       (load             ) [ 0011111111111111111111111]
stg_221                 (br               ) [ 0000000000000000000000000]
stg_222                 (write            ) [ 0000000000000000000000000]
stg_223                 (br               ) [ 0000000000000000000000000]
stg_224                 (write            ) [ 0000000000000000000000000]
stg_225                 (store            ) [ 0000000000000000000000000]
stg_226                 (store            ) [ 0000000000000000000000000]
stg_227                 (br               ) [ 0000000000000000000000000]
empty_3                 (specregionend    ) [ 0000000000000000000000000]
stg_229                 (br               ) [ 0111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fullOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="random_priorities">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="result_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="last_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_assign_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="full_assign_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="localFull_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="localEmpty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="full_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="priorityIn_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/3 stg_74/3 stg_90/6 stg_94/6 stg_99/7 stg_101/7 stg_107/8 stg_110/8 stg_115/9 stg_120/9 stg_124/10 stg_126/10 stg_141/12 stg_144/12 stg_149/13 stg_153/13 stg_158/14 stg_163/14 stg_168/15 stg_171/15 stg_188/18 stg_191/19 stg_198/20 stg_203/20 stg_209/21 stg_214/21 stg_222/23 stg_224/23 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_72/3 stg_92/6 stg_108/8 stg_150/13 stg_169/15 stg_194/19 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_79_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_84/6 stg_137/12 stg_181/18 stg_217/22 "/>
</bind>
</comp>

<comp id="155" class="1004" name="random_priorities_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/18 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/18 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg2mem_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="3"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_reg2mem_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="3"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_reg2mem_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="3"/>
<pin id="193" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_reg2mem_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="3"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="op2_assign_reg2mem_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="op2_assign_reg2mem_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="2"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/12 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_1_reg2mem_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_1_reg2mem_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="2"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/12 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_3_reg2mem_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_3_reg2mem_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="2"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/18 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_6_reg2mem_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="2"/>
<pin id="240" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_6_reg2mem_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="4" slack="2"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/18 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_result_3_reg2mem_0_ph_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_result_3_reg2mem_0_ph_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="5"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="8"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="1" slack="3"/>
<pin id="259" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="1" slack="0"/>
<pin id="261" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="8" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem_0_ph/20 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/2 result_load_1/12 result_load_2/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_1/2 full_assign_load/4 localFull_2/5 full_assign_load_4/7 full_assign_load_2/10 full_assign_load_5/12 localFull_3/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="1"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/2 stg_81/5 stg_103/7 stg_128/10 stg_146/12 stg_178/17 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2"/>
<pin id="279" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/3 localFull_load_2/6 localFull_load_3/8 localFull_load_4/13 localFull_load_1/15 localFull_load_5/18 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/3 empty_assign_load_2/6 empty_assign_load_3/8 localEmpty_1/11 empty_assign_load_5/13 empty_assign_load_1/15 empty_assign_load_6/18 localEmpty_2/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="2"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_76/3 stg_96/6 stg_112/8 stg_131/11 stg_155/13 stg_173/15 stg_190/18 stg_219/22 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="3"/>
<pin id="290" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load_2/7 localEmpty_load_3/9 localEmpty_load/10 localEmpty_load31/12 localEmpty_load_4/14 localEmpty_load_5/20 localEmpty_load_1/21 localEmpty_load_6/23 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="5"/>
<pin id="293" dir="0" index="1" bw="32" slack="4"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/9 ult3/14 ult/20 ult1/21 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/9 rev3/14 rev/20 rev1/21 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="4"/>
<pin id="304" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/9 p_result_s/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="8"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_142/12 stg_151/13 stg_164/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="stg_43_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="stg_44_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="last_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="stg_55_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="stg_56_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="last_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i8/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="8"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="result_1_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="i_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_result_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="2"/>
<pin id="369" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_2/14 "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/18 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_result_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="3"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/20 "/>
</bind>
</comp>

<comp id="393" class="1004" name="stg_225_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="15"/>
<pin id="395" dir="0" index="1" bw="32" slack="15"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_225/23 "/>
</bind>
</comp>

<comp id="397" class="1004" name="stg_226_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="2"/>
<pin id="399" dir="0" index="1" bw="1" slack="15"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_226/23 "/>
</bind>
</comp>

<comp id="402" class="1005" name="result_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="410" class="1005" name="last_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="417" class="1005" name="priorityIn_V_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="8"/>
<pin id="419" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="priorityIn_V_read "/>
</bind>
</comp>

<comp id="422" class="1005" name="empty_assign_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="428" class="1005" name="full_assign_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="434" class="1005" name="localFull_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="440" class="1005" name="localEmpty_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="446" class="1005" name="last_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="5"/>
<pin id="448" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="result_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="4"/>
<pin id="455" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="458" class="1005" name="last_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="4"/>
<pin id="460" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="last_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="localFull_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="4"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="i8_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="480" class="1005" name="localEmpty_load_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="7"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load_2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="localFull_load_3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="6"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="p_result_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="5"/>
<pin id="493" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="localEmpty_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="10"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="result_1_s_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_s_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="514" class="1005" name="localFull_load_4_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="4"/>
<pin id="516" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_result_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="3"/>
<pin id="523" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_result_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="localFull_load_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="9"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="result_load_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="3"/>
<pin id="532" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_load_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="i_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="random_priorities_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="1"/>
<pin id="545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="1"/>
<pin id="550" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_result_s_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="8"/>
<pin id="561" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="72" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="167" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="263"><net_src comp="253" pin="8"/><net_sink comp="250" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="314"><net_src comp="110" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="104" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="116" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="341"><net_src comp="184" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="184" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="352"><net_src comp="207" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="265" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="364"><net_src comp="219" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="295" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="231" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="231" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="385"><net_src comp="162" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="391"><net_src comp="295" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="387" pin="2"/><net_sink comp="253" pin=6"/></net>

<net id="401"><net_src comp="250" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="80" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="413"><net_src comp="84" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="420"><net_src comp="116" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="425"><net_src comp="88" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="431"><net_src comp="92" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="437"><net_src comp="96" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="443"><net_src comp="100" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="449"><net_src comp="320" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="456"><net_src comp="265" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="461"><net_src comp="334" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="466"><net_src comp="277" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="337" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="478"><net_src comp="343" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="483"><net_src comp="288" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="277" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="301" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="499"><net_src comp="288" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="353" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="512"><net_src comp="360" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="517"><net_src comp="277" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="366" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="529"><net_src comp="277" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="265" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="541"><net_src comp="371" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="546"><net_src comp="155" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="551"><net_src comp="382" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="562"><net_src comp="301" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="253" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 6 8 13 15 19 }
	Port: cmdOut_V | {3 6 7 8 9 10 12 13 14 15 18 19 20 21 23 }
	Port: currentPriority_V | {6 12 18 22 }
	Port: fullOut | {4 }
  - Chain level:
	State 1
		stg_43 : 1
		stg_44 : 1
		stg_55 : 1
		stg_56 : 1
	State 2
		stg_62 : 1
		stg_64 : 1
		stg_65 : 1
	State 3
		stg_70 : 1
		stg_76 : 1
	State 4
		stg_79 : 1
	State 5
		stg_81 : 1
	State 6
		stg_84 : 1
		i8 : 1
		stg_89 : 1
		tmp : 1
		stg_92 : 2
		stg_96 : 1
	State 7
		stg_98 : 1
		stg_103 : 1
	State 8
		stg_106 : 1
		stg_112 : 1
	State 9
		stg_114 : 1
		rev2 : 1
		p_result_1 : 1
	State 10
		stg_123 : 1
		stg_128 : 1
	State 11
		stg_131 : 1
	State 12
		tmp_3 : 1
		result_1_s : 2
		i_s : 1
		stg_140 : 1
		stg_142 : 2
		stg_146 : 1
	State 13
		stg_148 : 1
		stg_155 : 1
	State 14
		stg_157 : 1
		rev3 : 1
		p_result_2 : 1
	State 15
		stg_167 : 1
		stg_173 : 1
	State 16
	State 17
		stg_178 : 1
	State 18
		stg_181 : 1
		i_1 : 1
		stg_184 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
		stg_190 : 1
	State 19
		tmp_1 : 1
		stg_194 : 2
	State 20
		stg_197 : 1
		rev : 1
		p_result_3 : 1
		p_result_3_reg2mem_0_ph : 1
	State 21
		stg_208 : 1
		rev1 : 1
		p_result_s : 1
	State 22
		stg_219 : 1
	State 23
		stg_221 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i8_fu_337           |    0    |    32   |
|    add   |           i_s_fu_360          |    0    |    32   |
|          |           i_1_fu_371          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |           grp_fu_291          |    0    |    40   |
|          |          tmp_3_fu_348         |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_301          |    0    |    1    |
|    and   |       result_1_s_fu_353       |    0    |    1    |
|          |       p_result_2_fu_366       |    0    |    1    |
|          |       p_result_3_fu_387       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|    xor   |           grp_fu_295          |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |     full_read_read_fu_104     |    0    |    0    |
|   read   |     empty_read_read_fu_110    |    0    |    0    |
|          | priorityIn_V_read_read_fu_116 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_122       |    0    |    0    |
|   write  |        grp_write_fu_130       |    0    |    0    |
|          |      stg_79_write_fu_139      |    0    |    0    |
|          |        grp_write_fu_146       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         last_1_fu_320         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_343          |    0    |    0    |
|          |          tmp_1_fu_382         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |          tmp_s_fu_377         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   181   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      empty_assign_reg_422     |    1   |
|      full_assign_reg_428      |    1   |
|           i8_reg_470          |   32   |
|      i_1_reg2mem_reg_214      |   32   |
|          i_1_reg_538          |   32   |
|      i_3_reg2mem_reg_227      |   32   |
|       i_reg2mem_reg_180       |   32   |
|          i_s_reg_509          |   32   |
|           j_reg_167           |    1   |
|         last_1_reg_446        |   32   |
|       last_load_reg_458       |   32   |
|          last_reg_410         |   32   |
|   localEmpty_load_2_reg_480   |    1   |
|    localEmpty_load_reg_496    |    1   |
|       localEmpty_reg_440      |    1   |
|    localFull_load_1_reg_526   |    1   |
|    localFull_load_3_reg_484   |    1   |
|    localFull_load_4_reg_514   |    1   |
|     localFull_load_reg_463    |    1   |
|       localFull_reg_434       |    1   |
|   op2_assign_reg2mem_reg_203  |   32   |
|       p_result_1_reg_491      |    1   |
|       p_result_2_reg_521      |    1   |
|p_result_3_reg2mem_0_ph_reg_250|    1   |
|       p_result_s_reg_559      |    1   |
|   priorityIn_V_read_reg_417   |    4   |
| random_priorities_addr_reg_543|    8   |
|       result_1_s_reg_500      |    1   |
|     result_load_2_reg_530     |    1   |
|      result_load_reg_453      |    1   |
|         result_reg_402        |    1   |
|         tmp_1_reg_548         |    4   |
|     tmp_6_reg2mem_reg_238     |    4   |
|      tmp_reg2mem_reg_191      |    4   |
|          tmp_reg_475          |    4   |
+-------------------------------+--------+
|             Total             |   367  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_122  |  p2  |   3  |   2  |    6   |
|   grp_write_fu_130  |  p2  |   4  |   4  |   16   ||    4    |
|   grp_write_fu_146  |  p2  |   3  |   4  |   12   ||    4    |
|  grp_access_fu_162  |  p0  |   2  |   8  |   16   ||    8    |
|      j_reg_167      |  p0  |   2  |   1  |    2   |
| i_1_reg2mem_reg_214 |  p0  |   2  |  32  |   64   ||    32   |
|   grp_store_fu_306  |  p0  |   2  |   1  |    2   ||    1    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   118  ||  9.907  ||    49   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   181  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   49   |
|  Register |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   367  |   230  |
+-----------+--------+--------+--------+--------+
