<stg><name>leading_zero_count</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %input = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="8">
<![CDATA[
entry:6 %zext_ln452 = zext i8 %input

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %LUT_array_i_addr = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452

]]></Node>
<StgValue><ssdm name="LUT_array_i_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8">
<![CDATA[
entry:8 %LUTS8 = load i8 %LUT_array_i_addr

]]></Node>
<StgValue><ssdm name="LUTS8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %input_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="input_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
entry:10 %zext_ln452_1 = zext i8 %input_1

]]></Node>
<StgValue><ssdm name="zext_ln452_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %LUT_array_i_addr_1 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_1

]]></Node>
<StgValue><ssdm name="LUT_array_i_addr_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8">
<![CDATA[
entry:12 %LUTS8_1 = load i8 %LUT_array_i_addr_1

]]></Node>
<StgValue><ssdm name="LUTS8_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %input_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
entry:14 %zext_ln452_2 = zext i8 %input_2

]]></Node>
<StgValue><ssdm name="zext_ln452_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %LUT_array_i_addr_2 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_2

]]></Node>
<StgValue><ssdm name="LUT_array_i_addr_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8">
<![CDATA[
entry:16 %LUTS8_2 = load i8 %LUT_array_i_addr_2

]]></Node>
<StgValue><ssdm name="LUTS8_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %input_3 = trunc i32 %input_r_read

]]></Node>
<StgValue><ssdm name="input_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
entry:18 %zext_ln452_3 = zext i8 %input_3

]]></Node>
<StgValue><ssdm name="zext_ln452_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %LUT_array_i_addr_3 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_3

]]></Node>
<StgValue><ssdm name="LUT_array_i_addr_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8">
<![CDATA[
entry:20 %LUTS8_3 = load i8 %LUT_array_i_addr_3

]]></Node>
<StgValue><ssdm name="LUTS8_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln119 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln119"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8">
<![CDATA[
entry:8 %LUTS8 = load i8 %LUT_array_i_addr

]]></Node>
<StgValue><ssdm name="LUTS8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8">
<![CDATA[
entry:12 %LUTS8_1 = load i8 %LUT_array_i_addr_1

]]></Node>
<StgValue><ssdm name="LUTS8_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8">
<![CDATA[
entry:16 %LUTS8_2 = load i8 %LUT_array_i_addr_2

]]></Node>
<StgValue><ssdm name="LUTS8_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8">
<![CDATA[
entry:20 %LUTS8_3 = load i8 %LUT_array_i_addr_3

]]></Node>
<StgValue><ssdm name="LUTS8_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %LUTS8, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:22 %tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp, i1 %tmp, i1 %tmp, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:23 %intermediate4 = and i4 %LUTS8_1, i4 %tmp_2

]]></Node>
<StgValue><ssdm name="intermediate4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
entry:24 %zext_ln171 = zext i4 %LUTS8

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="4">
<![CDATA[
entry:25 %zext_ln171_1 = zext i4 %intermediate4

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:26 %LUTS16 = add i5 %zext_ln171_1, i5 %zext_ln171

]]></Node>
<StgValue><ssdm name="LUTS16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
entry:27 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %LUTS8_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
entry:28 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_1, i1 %tmp_1, i1 %tmp_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:29 %intermediate4_1 = and i4 %LUTS8_3, i4 %tmp_5

]]></Node>
<StgValue><ssdm name="intermediate4_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
entry:30 %zext_ln171_2 = zext i4 %LUTS8_2

]]></Node>
<StgValue><ssdm name="zext_ln171_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="4">
<![CDATA[
entry:31 %zext_ln171_3 = zext i4 %intermediate4_1

]]></Node>
<StgValue><ssdm name="zext_ln171_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:32 %LUTS16_1 = add i5 %zext_ln171_3, i5 %zext_ln171_2

]]></Node>
<StgValue><ssdm name="LUTS16_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
entry:33 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %LUTS16, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
entry:34 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:35 %intermediate5 = and i5 %tmp_9, i5 %LUTS16_1

]]></Node>
<StgValue><ssdm name="intermediate5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="5">
<![CDATA[
entry:36 %zext_ln176 = zext i5 %LUTS16

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
entry:37 %zext_ln176_1 = zext i5 %intermediate5

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:38 %add_ln176 = add i6 %zext_ln176_1, i6 %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="6">
<![CDATA[
entry:39 %ret_ln176 = ret i6 %add_ln176

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="49" name="LUT_array_i" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="LUT_array_i"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i32" to="input_r_read" fromId="50" toId="3">
</dataflow>
<dataflow id="52" from="input_r" to="input_r_read" fromId="48" toId="3">
</dataflow>
<dataflow id="54" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="input" fromId="53" toId="4">
</dataflow>
<dataflow id="55" from="input_r_read" to="input" fromId="3" toId="4">
</dataflow>
<dataflow id="57" from="StgValue_56" to="input" fromId="56" toId="4">
</dataflow>
<dataflow id="59" from="StgValue_58" to="input" fromId="58" toId="4">
</dataflow>
<dataflow id="60" from="input" to="zext_ln452" fromId="4" toId="5">
</dataflow>
<dataflow id="61" from="LUT_array_i" to="LUT_array_i_addr" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="LUT_array_i_addr" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="zext_ln452" to="LUT_array_i_addr" fromId="5" toId="6">
</dataflow>
<dataflow id="65" from="LUT_array_i_addr" to="LUTS8" fromId="6" toId="7">
</dataflow>
<dataflow id="66" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="input_1" fromId="53" toId="8">
</dataflow>
<dataflow id="67" from="input_r_read" to="input_1" fromId="3" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_68" to="input_1" fromId="68" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_70" to="input_1" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="input_1" to="zext_ln452_1" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="LUT_array_i" to="LUT_array_i_addr_1" fromId="49" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_62" to="LUT_array_i_addr_1" fromId="62" toId="10">
</dataflow>
<dataflow id="75" from="zext_ln452_1" to="LUT_array_i_addr_1" fromId="9" toId="10">
</dataflow>
<dataflow id="76" from="LUT_array_i_addr_1" to="LUTS8_1" fromId="10" toId="11">
</dataflow>
<dataflow id="77" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="input_2" fromId="53" toId="12">
</dataflow>
<dataflow id="78" from="input_r_read" to="input_2" fromId="3" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="input_2" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_81" to="input_2" fromId="81" toId="12">
</dataflow>
<dataflow id="83" from="input_2" to="zext_ln452_2" fromId="12" toId="13">
</dataflow>
<dataflow id="84" from="LUT_array_i" to="LUT_array_i_addr_2" fromId="49" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_62" to="LUT_array_i_addr_2" fromId="62" toId="14">
</dataflow>
<dataflow id="86" from="zext_ln452_2" to="LUT_array_i_addr_2" fromId="13" toId="14">
</dataflow>
<dataflow id="87" from="LUT_array_i_addr_2" to="LUTS8_2" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="input_r_read" to="input_3" fromId="3" toId="16">
</dataflow>
<dataflow id="89" from="input_3" to="zext_ln452_3" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="LUT_array_i" to="LUT_array_i_addr_3" fromId="49" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_62" to="LUT_array_i_addr_3" fromId="62" toId="18">
</dataflow>
<dataflow id="92" from="zext_ln452_3" to="LUT_array_i_addr_3" fromId="17" toId="18">
</dataflow>
<dataflow id="93" from="LUT_array_i_addr_3" to="LUTS8_3" fromId="18" toId="19">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="94" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specbitsmap_ln0" fromId="96" toId="20">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln119" fromId="98" toId="21">
</dataflow>
<dataflow id="101" from="empty_1" to="spectopmodule_ln119" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="94" toId="22">
</dataflow>
<dataflow id="103" from="input_r" to="specbitsmap_ln0" fromId="48" toId="22">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="23">
</dataflow>
<dataflow id="106" from="input_r" to="specinterface_ln0" fromId="48" toId="23">
</dataflow>
<dataflow id="108" from="empty" to="specinterface_ln0" fromId="107" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="23">
</dataflow>
<dataflow id="128" from="LUT_array_i_addr" to="LUTS8" fromId="6" toId="24">
</dataflow>
<dataflow id="129" from="LUT_array_i_addr_1" to="LUTS8_1" fromId="10" toId="25">
</dataflow>
<dataflow id="130" from="LUT_array_i_addr_2" to="LUTS8_2" fromId="14" toId="26">
</dataflow>
<dataflow id="131" from="LUT_array_i_addr_3" to="LUTS8_3" fromId="18" toId="27">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="132" toId="28">
</dataflow>
<dataflow id="134" from="LUTS8" to="tmp" fromId="24" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_135" to="tmp" fromId="135" toId="28">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1" to="tmp_2" fromId="137" toId="29">
</dataflow>
<dataflow id="139" from="tmp" to="tmp_2" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="tmp" to="tmp_2" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="tmp" to="tmp_2" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="tmp" to="tmp_2" fromId="28" toId="29">
</dataflow>
<dataflow id="143" from="LUTS8_1" to="intermediate4" fromId="25" toId="30">
</dataflow>
<dataflow id="144" from="tmp_2" to="intermediate4" fromId="29" toId="30">
</dataflow>
<dataflow id="145" from="LUTS8" to="zext_ln171" fromId="24" toId="31">
</dataflow>
<dataflow id="146" from="intermediate4" to="zext_ln171_1" fromId="30" toId="32">
</dataflow>
<dataflow id="147" from="zext_ln171_1" to="LUTS16" fromId="32" toId="33">
</dataflow>
<dataflow id="148" from="zext_ln171" to="LUTS16" fromId="31" toId="33">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_1" fromId="132" toId="34">
</dataflow>
<dataflow id="150" from="LUTS8_2" to="tmp_1" fromId="26" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_135" to="tmp_1" fromId="135" toId="34">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1" to="tmp_5" fromId="137" toId="35">
</dataflow>
<dataflow id="153" from="tmp_1" to="tmp_5" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="tmp_1" to="tmp_5" fromId="34" toId="35">
</dataflow>
<dataflow id="155" from="tmp_1" to="tmp_5" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="tmp_1" to="tmp_5" fromId="34" toId="35">
</dataflow>
<dataflow id="157" from="LUTS8_3" to="intermediate4_1" fromId="27" toId="36">
</dataflow>
<dataflow id="158" from="tmp_5" to="intermediate4_1" fromId="35" toId="36">
</dataflow>
<dataflow id="159" from="LUTS8_2" to="zext_ln171_2" fromId="26" toId="37">
</dataflow>
<dataflow id="160" from="intermediate4_1" to="zext_ln171_3" fromId="36" toId="38">
</dataflow>
<dataflow id="161" from="zext_ln171_3" to="LUTS16_1" fromId="38" toId="39">
</dataflow>
<dataflow id="162" from="zext_ln171_2" to="LUTS16_1" fromId="37" toId="39">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_3" fromId="163" toId="40">
</dataflow>
<dataflow id="165" from="LUTS16" to="tmp_3" fromId="33" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp_3" fromId="166" toId="40">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1" to="tmp_9" fromId="168" toId="41">
</dataflow>
<dataflow id="170" from="tmp_3" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="171" from="tmp_3" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="172" from="tmp_3" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="173" from="tmp_3" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="tmp_3" to="tmp_9" fromId="40" toId="41">
</dataflow>
<dataflow id="175" from="tmp_9" to="intermediate5" fromId="41" toId="42">
</dataflow>
<dataflow id="176" from="LUTS16_1" to="intermediate5" fromId="39" toId="42">
</dataflow>
<dataflow id="177" from="LUTS16" to="zext_ln176" fromId="33" toId="43">
</dataflow>
<dataflow id="178" from="intermediate5" to="zext_ln176_1" fromId="42" toId="44">
</dataflow>
<dataflow id="179" from="zext_ln176_1" to="add_ln176" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="zext_ln176" to="add_ln176" fromId="43" toId="45">
</dataflow>
<dataflow id="181" from="add_ln176" to="ret_ln176" fromId="45" toId="46">
</dataflow>
</dataflows>


</stg>
