# llama.cpp-gfx906-turbo

llama.cpp fork for **AMD MI50/MI60 (gfx906)** with **TurboQuant turbo3 KV cache compression**.

Combines upstream llama.cpp with [iacopPBK](https://github.com/iacopPBK/llama.cpp-gfx906) gfx906 Wave64 kernels and [Madreag](https://github.com/Madreag/turbo3-cuda) TurboQuant CUDA port, plus 8 HIP-specific bug fixes for gfx906 correctness.

## Results

- **3.3x more context** than fp16 KV cache on the same hardware
- **4.6x KV cache compression** (turbo3: 3.5 bits/value vs 16 bits fp16)
- **300K context** with turbo3 vs **90K max** with f16 on Qwen3-Coder-Next 80B
- **1M context** on Qwen3.5-27B Q4_0 with 4x MI50
- **Matches vllm-gfx906** performance at 56-57 tok/s on MoE models

### Benchmark: Qwen3-Coder-Next Q4_1 (80B MoE) — 4x MI50 (64 GB)

| KV Cache | Max Context | Gen (tok/s) | Prompt (tok/s) | Peak VRAM |
|----------|-------------|-------------|----------------|-----------|
| **turbo3 K+V** | **300,000** | 37.2 | 116.1 | 97% |
| turbo3 K+V | 256,000 | 39.7 | 130.8 | 93% |
| f16 K+V + HIP graphs | 90,000 | 57.4 | 153.2 | 96% |
| f16 K+V | 65,536 | 51.6 | 153.2 | 96% |

Tensor split: `7,8,8,8` — flags: `--no-mmap --no-warmup`

**Trade-off**: turbo3 gives 3.3x more context at 18% gen speed cost (at same context size).

### Speed by Model Type

| Model | Config | Gen tok/s | Why |
|-------|--------|-----------|-----|
| MoE 80B (3B active) | f16 + HIP graphs | 57 | Small weight reads, no pipeline impact |
| Dense 9B (1 GPU) | turbo3 K+V | 57 | No pipeline bubbles |
| Dense 24B (4 GPU PP) | turbo3 K+f16 V | 42 | Pipeline parallel overhead |
| Dense 27B (4 GPU PP) | turbo3 K+V | 18 | Large model + pipeline bubbles |

**Key insight**: gfx906 at batch=1 is **latency-bound** (10% bandwidth utilization), not bandwidth-bound. Both this fork and vllm-gfx906 hit the same ~56 tok/s ceiling on MoE models. Dense models suffer from pipeline parallelism bubbles — tensor parallelism (`--split-mode row`) would fix this but crashes on HIP.

### gfx906-Optimized Quant Types

Only these quantization formats get the optimized warp-cooperative MMVQ kernel:

| Quant | gfx906 MMVQ | Notes |
|-------|-------------|-------|
| **Q4_0** | YES | Fastest for decode (small + optimized) |
| **Q4_1** | YES | Slightly larger, same speed |
| **Q8_0** | YES | Best quality, simpler dequant |
| Q4_K_M | no | Falls to generic path — slower |
| Q5_K, Q6_K | no | Generic path |
| IQ types | no | Generic path |

**Use Q4_0 or Q4_1 for best speed.** Q4_K_M is common but unoptimized on gfx906.

## Performance Tuning

Enable HIP graphs for +8-10% gen speed:
```bash
cmake .. -DGGML_HIP=ON -DAMDGPU_TARGETS=gfx906 -DCMAKE_BUILD_TYPE=Release -DGGML_HIP_GRAPHS=ON
```

**Speculative decoding** for pure transformer models (+47% warm cache):
```bash
--spec-type ngram-mod --spec-ngram-size-n 24 --draft-min 8 --draft-max 24
```
Note: doesn't work on hybrid SSM+attention models (Qwen3-Coder-Next, Qwen3.5).

### gfx906 Kernel Tuning (from vllm-gfx906 analysis)
- `num_stages=1` everywhere (LDS stability)
- `num_warps=4` (register pressure sweet spot)
- LDS limit 64KB (not 160KB like newer chips)
- Adaptive block sizes for small batches

## Gemma 4 Support

The [`feat/gemma4-support`](https://github.com/moriyasujapan/llamacpp-gfx-906-turbo/tree/feat/gemma4-support) branch adds Gemma 4 support ported from upstream llama.cpp.

**Verified**: works on gfx906 (2x AMD Radeon Pro VII) without HIP graphs. HIP graphs with Gemma 4 is untested.

**Known limitations**:
- `--ubatch-size 1` is required. Gemma 4 non-SWA layers have head_dim=512, which exceeds
  the gfx906 FA vec kernel limit (≤256). With default ubatch, rocBLAS batched GEMM crashes
  during prompt processing. ubatch=1 routes all tokens through the single-vector path.
- turbo3/turbo2/turbo4 KV cache types are not supported (same head_dim constraint).
- Prompt throughput is ~19 tok/s (limited by ubatch=1 sequential processing).
- Generate throughput: ~18 tok/s on gemma-4-31B-it-Q4_0 with 2x Radeon Pro VII.

```bash
# Build without HIP graphs for Gemma 4
cmake .. -DGGML_HIP=ON -DAMDGPU_TARGETS=gfx906 -DCMAKE_BUILD_TYPE=Release
cmake --build . --target llama-server -j$(nproc)

# Run Gemma 4 (ubatch-size 1 required)
./bin/llama-server \
  -m gemma-4-31B-it-Q4_0.gguf \
  --host 0.0.0.0 --port 8080 \
  -ngl 999 -c 4096 -np 1 \
  --ubatch-size 1 \
  --no-warmup
```

## Build

```bash
cd llama-cpp-gfx906-turbo
mkdir build && cd build
cmake .. -DGGML_HIP=ON -DAMDGPU_TARGETS=gfx906 -DCMAKE_BUILD_TYPE=Release -DGGML_HIP_GRAPHS=ON
cmake --build . --target llama-server -j$(nproc)
```

Requires ROCm 7.1+.

## Usage

```bash
# Recommended: turbo3 K+V for maximum context
./build/bin/llama-server \
  -m model.gguf \
  --host 0.0.0.0 --port 8080 \
  -ngl 999 -c 262144 -np 1 \
  --cache-type-k turbo3 --cache-type-v turbo3 \
  --no-warmup

# Alternative: turbo3 K + f16 V (faster on dense models, less compression)
  --cache-type-k turbo3 --cache-type-v f16
```

For context beyond 262K, add YaRN:
```bash
  --rope-scaling yarn --rope-freq-scale 0.25 \
  --yarn-ext-factor 1.0 --yarn-attn-factor 1.0 \
  --yarn-beta-fast 32 --yarn-beta-slow 1
```

## Changes from Upstream

### New Files

**gfx906 Wave64 kernels** (from iacopPBK) — `ggml/src/ggml-cuda/gfx906/`
- 29 files: DPP warp reductions, Q8 FlashAttention tile kernel, optimized RoPE, warp-cooperative MMVQ, software-pipelined MMQ, custom SGEMM/MMF for medium batch sizes

**TurboQuant CUDA kernels** (from Madreag)
- `ggml/src/ggml-cuda/turbo-quant.cu` + `.cuh` — FWHT rotation, SET_ROWS quantize, dequant kernels for turbo2/3/4
- `ggml/src/ggml-cuda/template-instances/fattn-vec-instance-turbo*` — 5 FA template instances
- `ggml/src/ggml-turbo-quant.c` — CPU quant/dequant
- `src/turbo-rotation-data.h` — Precomputed 128x128 rotation matrix

### Modified Files — gfx906 Patches

| File | Change |
|------|--------|
| `ggml-cuda/common.cuh` | DPP shuffle XOR dispatch, `GGML_CUDA_CC_IS_GCN` |
| `ggml-cuda/fattn-common.cuh` | GCN tile sizes, turbo3 KQ v_dot2 + V dequant with LUT cache |
| `ggml-cuda/fattn.cu` | Q8 tile kernel + turbo3 shadow cache + native vec path |
| `ggml-cuda/fattn-vec.cuh` | Turbo3 FA vec dispatch, sparse V skip, `__expf` |
| `ggml-cuda/mmq.cu` + `mmq.cuh` | Vectorized loads, software pipelining for GCN |
| `ggml-cuda/mmvq.cu` | Half-warp MoE dispatch, Wave64 warp ID fix |
| `ggml-cuda/quantize.cu` | DPP-based warp reductions for Q8 quantize |
| `ggml-cuda/rope.cu` | gfx906 RoPE kernel dispatch |
| `ggml-cuda/vecdotq.cuh` | gfx906 MXFP4 lookup, `get_int_b2_fast` |
| `ggml-cuda/add-id.cu` | gfx906 vectorized add_id |
| `ggml-cuda/mmid.cu` | gfx906 MoE dispatch |
| `ggml-cuda/ssm-scan.cu` | gfx906 SSM optimization |
| `ggml-cuda/ggml-cuda.cu` | gfx906 custom GEMM dispatch, SOLVE_TRI limits, turbo3 ops |
| `ggml-hip/CMakeLists.txt` | gfx906 sources, turbo3 FA instances, `-fPIC`, `-O1` for turbo-quant |

### Modified Files — TurboQuant Type System

| File | Change |
|------|--------|
| `ggml/include/ggml.h` | `GGML_TYPE_TURBO2/3/4_0` enum, `GGML_OP_TURBO_WHT` |
| `ggml/src/ggml.c` | Type table entries, `ggml_turbo_wht()` op constructor |
| `ggml/src/ggml-common.h` | `block_turbo3_0` struct (16 bytes per 32 values) |
| `ggml/src/ggml-quants.h` | `quantize_row_turbo3_0_ref`, `dequantize_row_turbo3_0` |
| `ggml-cuda/convert.cu` | Turbo3 dequant dispatch (fp16/fp32/bf16) |
| `ggml-cuda/set-rows.cu` | Turbo3 quantize dispatch (KV cache write) |
| `ggml-cuda/getrows.cu` | Turbo3 get_rows dispatch |
| `ggml-cuda/cpy.cu` + `cpy-utils.cuh` | Turbo3 copy + quantize block function |
| `ggml-cuda/dequantize.cuh` | `dequantize_turbo3_0` for get_rows |

### Modified Files — llama.cpp Integration

| File | Change |
|------|--------|
| `src/llama-graph.cpp` | WHT rotation for Q (forward) and V output (inverse) in `build_attn` |
| `src/llama-kv-cache.cpp` + `.h` | Rotation matrix tensor init, layer-adaptive mode |
| `src/llama-context.cpp` | Force flash attention for turbo types |
| `src/llama-memory.h` + hybrid variants | Turbo rotation accessors |
| `common/arg.cpp` | `--cache-type-k turbo3` CLI flag |
| `tools/llama-bench/llama-bench.cpp` | Turbo type name strings |

### Modified Files — CPU + Metal Backends

| File | Change |
|------|--------|
| `ggml-cpu/ggml-cpu.c` | Turbo type traits, `GGML_OP_TURBO_WHT` dispatch |
| `ggml-cpu/ops.cpp` + `ops.h` | CPU FWHT with K and V sign arrays |
| `ggml-cpu/quants.h` | CPU quant function declarations |
| `ggml-metal/ggml-metal-device.cpp/.h/.m` | Turbo WHT Metal pipeline |
| `ggml-metal/ggml-metal-ops.cpp/.h` | Turbo WHT Metal dispatch |
| `ggml-metal/ggml-metal-impl.h` | Turbo WHT kernel args struct |

### HIP/gfx906 Bug Fixes

8 bugs found and fixed during integration:

| Bug | Fix | File |
|-----|-----|------|
| `TURBO_WHT` falls through to `SOLVE_TRI` dimension check | Add explicit `return true` before `SOLVE_TRI` | `ggml-cuda.cu` |
| Shadow cache V dequant reads wrong strides for 4D view | Use native FA vec kernel (handles all layouts) | `fattn.cu` |
| `hipMalloc` in WHT dispatch deadlocks on multi-GPU | Use FWHT kernel (no device alloc) | `turbo-quant.cu` |
| HIP compiler misoptimizes FWHT butterfly at `-O3` | Compile `turbo-quant.cu` at `-O1` | `CMakeLists.txt` |
| `cuda_fp16.h` not found on HIP | Add `#ifdef GGML_USE_HIP` guard | `turbo-quant.cu` |
| Missing WHT rotation in `build_attn(attn_kv_iswa)` | Add turbo WHT calls matching `attn_kv` overload | `llama-graph.cpp` |
| HIP objects not position-independent | Add `-fPIC` to HIP compile flags | `CMakeLists.txt` |
| CPU WHT uses K signs for V inverse rotation | Add V-specific sign arrays (`turbo_wht_s1_v/s2_v`) | `ops.cpp` |

## Known Limitations

- **Shadow cache V dequant**: The bulk turbo3→fp16 V dequant has a tensor layout bug (4D view dimension ordering). The native FA vec kernel (default) works correctly but is ~18% slower than shadow cache would be.
- **Tensor parallelism**: `--split-mode row` crashes on HIP/ROCm. Dense models on multi-GPU use pipeline parallelism which has bubble overhead at batch=1.
- **Hybrid SSM models**: May hang during warmup on gfx906 due to `SOLVE_TRI` — use `--no-warmup`.
- **Speculative decoding**: Only works on pure transformer models, not hybrid SSM+attention.

## Next Steps

1. **Fix shadow cache V dequant** — handle variable 4D view layouts → recover 18% speed on turbo3
2. **TP4 on ROCm** — fix `--split-mode row` for HIP → 2x dense model speed
3. **Speculative decoding for hybrid SSM** — needs SSM state checkpointing for rollback
4. **Fused MoE kernels** — `gfx906/fused/` has RMS+mul+MMQ fusion, reduce kernel launch count

## Credits

- [ggml-org/llama.cpp](https://github.com/ggml-org/llama.cpp) — Base
- [iacopPBK/llama.cpp-gfx906](https://github.com/iacopPBK/llama.cpp-gfx906) — gfx906 Wave64 kernels
- [Madreag/turbo3-cuda](https://github.com/Madreag/turbo3-cuda) — TurboQuant CUDA port
- [TheTom/llama-cpp-turboquant](https://github.com/TheTom/llama-cpp-turboquant) — TurboQuant CPU + Metal
- [Aaryan-Kapoor/llama.cpp](https://github.com/Aaryan-Kapoor/llama.cpp/tree/turboquant-tq3_0) — Clean CPU TurboQuant
- [ai-infos/vllm-gfx906-mobydick](https://github.com/ai-infos/vllm-gfx906-mobydick) — vllm gfx906 reference
- TurboQuant paper: [arXiv 2504.19874](https://arxiv.org/abs/2504.19874) (ICLR 2026)
