../../submodules/tools/iostandard.tcl
../../submodules/tools/packagepin.tcl
../../submodules/fpga-family/xczu49drffvf1760pkg/fpga_packagepin.tcl
../../submodules/fpga-family/xczu49drffvf1760pkg/fpga_pinbank.tcl
bankiostandard.tcl
../src/bd.tcl
../src/timing.xdc
