# ALU
ALU in Verilog This repository contains a Verilog implementation of a 4-bit Arithmetic Logic Unit (ALU). The ALU performs various arithmetic and logical operations based on a control signal input.
# Features
Arithmetic Operations: Addition, Subtraction, Multiplication  
Complement Operations: Two’s Complement, One’s Complement  
Logical Operations: OR, AND, XOR  
Comparison Operations: Greater Than, Less Than, Equal To  
4-bit Operands  
![ALU Timing](https://github.com/user-attachments/assets/43403f39-182a-4b75-a546-ce7c115f02ab)
