// Seed: 4081448429
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  initial begin
    id_1 <= 1'd0;
    id_0 = id_4 ^ id_2;
  end
  assign id_0 = id_2;
endmodule
