<profile>

<section name = "Vivado HLS Report for 'multiply_accumulate'" level="0">
<item name = "Date">Tue Apr  3 14:51:57 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">exact_dot_product</item>
<item name = "Solution">base</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.18, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 412</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 580, 132</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">4, -, 821, 97</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="neural_network_adbkb_U1">neural_network_adbkb, 0, 0, 580, 132</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="neural_network_mucud_U2">neural_network_mucud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="op2_assign_fu_124_p2">+, 0, 0, 15, 4, 7</column>
<column name="r_V_1_fu_106_p2">+, 0, 0, 15, 6, 6</column>
<column name="agg_result_V_assign_s_fu_115_p2">-, 0, 0, 30, 1, 23</column>
<column name="result_V_2_fu_150_p3">select, 0, 0, 23, 1, 23</column>
<column name="r_V_2_fu_163_p2">shl, 0, 0, 321, 97, 97</column>
<column name="exact_s_fu_144_p2">xor, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CompleteRegister_m_c_1_reg_193">128, 0, 128, 0</column>
<column name="CompleteRegister_m_cr_V_read_int_reg">128, 0, 128, 0</column>
<column name="agg_result_V_assign_s_reg_223">23, 0, 23, 0</column>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">128, 0, 128, 0</column>
<column name="in1_V_int_reg">16, 0, 16, 0</column>
<column name="in1_V_read_reg_188">16, 0, 16, 0</column>
<column name="in2_V_int_reg">16, 0, 16, 0</column>
<column name="in2_V_read_reg_183">16, 0, 16, 0</column>
<column name="op2_assign_reg_228">7, 0, 7, 0</column>
<column name="r_V_1_reg_208">6, 0, 6, 0</column>
<column name="r_V_2_reg_233">97, 0, 97, 0</column>
<column name="r_V_reg_213">22, 0, 22, 0</column>
<column name="result_V_reg_218">22, 0, 23, 1</column>
<column name="CompleteRegister_m_c_1_reg_193">3, 1, 128, 0</column>
<column name="in1_V_read_reg_188">64, 32, 16, 0</column>
<column name="in2_V_read_reg_183">64, 32, 16, 0</column>
<column name="r_V_1_reg_208">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, multiply_accumulate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, multiply_accumulate, return value</column>
<column name="ap_return">out, 128, ap_ctrl_hs, multiply_accumulate, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, multiply_accumulate, return value</column>
<column name="CompleteRegister_m_cr_V_read">in, 128, ap_none, CompleteRegister_m_cr_V_read, scalar</column>
<column name="in1_V">in, 16, ap_none, in1_V, scalar</column>
<column name="in2_V">in, 16, ap_none, in2_V, scalar</column>
</table>
</item>
</section>
</profile>
