
FreeRTOS_LC5110_Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004870  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08004980  08004980  00014980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08004d74  08004d74  00014d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004d7c  08004d7c  00014d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  08004d80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003778  20000070  08004df0  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200037e8  08004df0  000237e8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001e647  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000044b7  00000000  00000000  0003e6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009d4a  00000000  00000000  00042b97  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e08  00000000  00000000  0004c8e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001360  00000000  00000000  0004d6f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001a7ae  00000000  00000000  0004ea50  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f494  00000000  00000000  000691fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0007f321  00000000  00000000  00078692  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000f79b3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000032f0  00000000  00000000  000f7a30  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         000000cc  00000000  00000000  000fad20  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  000fadec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08004968 	.word	0x08004968

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08004968 	.word	0x08004968

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_frsub>:
 800093c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000940:	e002      	b.n	8000948 <__addsf3>
 8000942:	bf00      	nop

08000944 <__aeabi_fsub>:
 8000944:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000948 <__addsf3>:
 8000948:	0042      	lsls	r2, r0, #1
 800094a:	bf1f      	itttt	ne
 800094c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000950:	ea92 0f03 	teqne	r2, r3
 8000954:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000958:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800095c:	d06a      	beq.n	8000a34 <__addsf3+0xec>
 800095e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000962:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000966:	bfc1      	itttt	gt
 8000968:	18d2      	addgt	r2, r2, r3
 800096a:	4041      	eorgt	r1, r0
 800096c:	4048      	eorgt	r0, r1
 800096e:	4041      	eorgt	r1, r0
 8000970:	bfb8      	it	lt
 8000972:	425b      	neglt	r3, r3
 8000974:	2b19      	cmp	r3, #25
 8000976:	bf88      	it	hi
 8000978:	4770      	bxhi	lr
 800097a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800097e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000982:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000992:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000996:	bf18      	it	ne
 8000998:	4249      	negne	r1, r1
 800099a:	ea92 0f03 	teq	r2, r3
 800099e:	d03f      	beq.n	8000a20 <__addsf3+0xd8>
 80009a0:	f1a2 0201 	sub.w	r2, r2, #1
 80009a4:	fa41 fc03 	asr.w	ip, r1, r3
 80009a8:	eb10 000c 	adds.w	r0, r0, ip
 80009ac:	f1c3 0320 	rsb	r3, r3, #32
 80009b0:	fa01 f103 	lsl.w	r1, r1, r3
 80009b4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009b8:	d502      	bpl.n	80009c0 <__addsf3+0x78>
 80009ba:	4249      	negs	r1, r1
 80009bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009c0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009c4:	d313      	bcc.n	80009ee <__addsf3+0xa6>
 80009c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ca:	d306      	bcc.n	80009da <__addsf3+0x92>
 80009cc:	0840      	lsrs	r0, r0, #1
 80009ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80009d2:	f102 0201 	add.w	r2, r2, #1
 80009d6:	2afe      	cmp	r2, #254	; 0xfe
 80009d8:	d251      	bcs.n	8000a7e <__addsf3+0x136>
 80009da:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e2:	bf08      	it	eq
 80009e4:	f020 0001 	biceq.w	r0, r0, #1
 80009e8:	ea40 0003 	orr.w	r0, r0, r3
 80009ec:	4770      	bx	lr
 80009ee:	0049      	lsls	r1, r1, #1
 80009f0:	eb40 0000 	adc.w	r0, r0, r0
 80009f4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80009f8:	f1a2 0201 	sub.w	r2, r2, #1
 80009fc:	d1ed      	bne.n	80009da <__addsf3+0x92>
 80009fe:	fab0 fc80 	clz	ip, r0
 8000a02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a06:	ebb2 020c 	subs.w	r2, r2, ip
 8000a0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a0e:	bfaa      	itet	ge
 8000a10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a14:	4252      	neglt	r2, r2
 8000a16:	4318      	orrge	r0, r3
 8000a18:	bfbc      	itt	lt
 8000a1a:	40d0      	lsrlt	r0, r2
 8000a1c:	4318      	orrlt	r0, r3
 8000a1e:	4770      	bx	lr
 8000a20:	f092 0f00 	teq	r2, #0
 8000a24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a28:	bf06      	itte	eq
 8000a2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a2e:	3201      	addeq	r2, #1
 8000a30:	3b01      	subne	r3, #1
 8000a32:	e7b5      	b.n	80009a0 <__addsf3+0x58>
 8000a34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a3c:	bf18      	it	ne
 8000a3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a42:	d021      	beq.n	8000a88 <__addsf3+0x140>
 8000a44:	ea92 0f03 	teq	r2, r3
 8000a48:	d004      	beq.n	8000a54 <__addsf3+0x10c>
 8000a4a:	f092 0f00 	teq	r2, #0
 8000a4e:	bf08      	it	eq
 8000a50:	4608      	moveq	r0, r1
 8000a52:	4770      	bx	lr
 8000a54:	ea90 0f01 	teq	r0, r1
 8000a58:	bf1c      	itt	ne
 8000a5a:	2000      	movne	r0, #0
 8000a5c:	4770      	bxne	lr
 8000a5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a62:	d104      	bne.n	8000a6e <__addsf3+0x126>
 8000a64:	0040      	lsls	r0, r0, #1
 8000a66:	bf28      	it	cs
 8000a68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a6c:	4770      	bx	lr
 8000a6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a72:	bf3c      	itt	cc
 8000a74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a78:	4770      	bxcc	lr
 8000a7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a86:	4770      	bx	lr
 8000a88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a8c:	bf16      	itet	ne
 8000a8e:	4608      	movne	r0, r1
 8000a90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a94:	4601      	movne	r1, r0
 8000a96:	0242      	lsls	r2, r0, #9
 8000a98:	bf06      	itte	eq
 8000a9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a9e:	ea90 0f01 	teqeq	r0, r1
 8000aa2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_ui2f>:
 8000aa8:	f04f 0300 	mov.w	r3, #0
 8000aac:	e004      	b.n	8000ab8 <__aeabi_i2f+0x8>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_i2f>:
 8000ab0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ab4:	bf48      	it	mi
 8000ab6:	4240      	negmi	r0, r0
 8000ab8:	ea5f 0c00 	movs.w	ip, r0
 8000abc:	bf08      	it	eq
 8000abe:	4770      	bxeq	lr
 8000ac0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ac4:	4601      	mov	r1, r0
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	e01c      	b.n	8000b06 <__aeabi_l2f+0x2a>

08000acc <__aeabi_ul2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f04f 0300 	mov.w	r3, #0
 8000ad8:	e00a      	b.n	8000af0 <__aeabi_l2f+0x14>
 8000ada:	bf00      	nop

08000adc <__aeabi_l2f>:
 8000adc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ae0:	bf08      	it	eq
 8000ae2:	4770      	bxeq	lr
 8000ae4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__aeabi_l2f+0x14>
 8000aea:	4240      	negs	r0, r0
 8000aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af0:	ea5f 0c01 	movs.w	ip, r1
 8000af4:	bf02      	ittt	eq
 8000af6:	4684      	moveq	ip, r0
 8000af8:	4601      	moveq	r1, r0
 8000afa:	2000      	moveq	r0, #0
 8000afc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b00:	bf08      	it	eq
 8000b02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b0a:	fabc f28c 	clz	r2, ip
 8000b0e:	3a08      	subs	r2, #8
 8000b10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b14:	db10      	blt.n	8000b38 <__aeabi_l2f+0x5c>
 8000b16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b1a:	4463      	add	r3, ip
 8000b1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b20:	f1c2 0220 	rsb	r2, r2, #32
 8000b24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b28:	fa20 f202 	lsr.w	r2, r0, r2
 8000b2c:	eb43 0002 	adc.w	r0, r3, r2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f102 0220 	add.w	r2, r2, #32
 8000b3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b40:	f1c2 0220 	rsb	r2, r2, #32
 8000b44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b48:	fa21 f202 	lsr.w	r2, r1, r2
 8000b4c:	eb43 0002 	adc.w	r0, r3, r2
 8000b50:	bf08      	it	eq
 8000b52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b56:	4770      	bx	lr

08000b58 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4a07      	ldr	r2, [pc, #28]	; (8000b78 <HAL_Init+0x20>)
{
 8000b5a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b5c:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b5e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b60:	f043 0310 	orr.w	r3, r3, #16
 8000b64:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b66:	f000 fb2d 	bl	80011c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	f002 fe8c 	bl	8003888 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f002 fdfa 	bl	8003768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000b74:	2000      	movs	r0, #0
 8000b76:	bd08      	pop	{r3, pc}
 8000b78:	40022000 	.word	0x40022000

08000b7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b7c:	4a03      	ldr	r2, [pc, #12]	; (8000b8c <HAL_IncTick+0x10>)
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <HAL_IncTick+0x14>)
 8000b80:	6811      	ldr	r1, [r2, #0]
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	440b      	add	r3, r1
 8000b86:	6013      	str	r3, [r2, #0]
}
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	200037a0 	.word	0x200037a0
 8000b90:	20000000 	.word	0x20000000

08000b94 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b94:	4b01      	ldr	r3, [pc, #4]	; (8000b9c <HAL_GetTick+0x8>)
 8000b96:	6818      	ldr	r0, [r3, #0]
}
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	200037a0 	.word	0x200037a0

08000ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba0:	b538      	push	{r3, r4, r5, lr}
 8000ba2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ba4:	f7ff fff6 	bl	8000b94 <HAL_GetTick>
 8000ba8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000baa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000bac:	bf1e      	ittt	ne
 8000bae:	4b04      	ldrne	r3, [pc, #16]	; (8000bc0 <HAL_Delay+0x20>)
 8000bb0:	781b      	ldrbne	r3, [r3, #0]
 8000bb2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bb4:	f7ff ffee 	bl	8000b94 <HAL_GetTick>
 8000bb8:	1b40      	subs	r0, r0, r5
 8000bba:	42a0      	cmp	r0, r4
 8000bbc:	d3fa      	bcc.n	8000bb4 <HAL_Delay+0x14>
  {
  }
}
 8000bbe:	bd38      	pop	{r3, r4, r5, pc}
 8000bc0:	20000000 	.word	0x20000000

08000bc4 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000bc4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000bc6:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000bc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bca:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000bce:	d11b      	bne.n	8000c08 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000bd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000bd6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	6892      	ldr	r2, [r2, #8]
 8000bdc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000be0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000be4:	d10c      	bne.n	8000c00 <ADC_DMAConvCplt+0x3c>
 8000be6:	68da      	ldr	r2, [r3, #12]
 8000be8:	b952      	cbnz	r2, 8000c00 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000bea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000bf0:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bf4:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bf6:	bf5e      	ittt	pl
 8000bf8:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000bfa:	f042 0201 	orrpl.w	r2, r2, #1
 8000bfe:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000c00:	4618      	mov	r0, r3
 8000c02:	f002 f91f 	bl	8002e44 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000c06:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000c08:	6a1b      	ldr	r3, [r3, #32]
}
 8000c0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c10:	4718      	bx	r3

08000c12 <HAL_ADC_ConvHalfCpltCallback>:
 8000c12:	4770      	bx	lr

08000c14 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000c14:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000c16:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000c18:	f7ff fffb 	bl	8000c12 <HAL_ADC_ConvHalfCpltCallback>
}
 8000c1c:	bd08      	pop	{r3, pc}

08000c1e <HAL_ADC_LevelOutOfWindowCallback>:
 8000c1e:	4770      	bx	lr

08000c20 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000c20:	6803      	ldr	r3, [r0, #0]
{
 8000c22:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000c24:	685a      	ldr	r2, [r3, #4]
{
 8000c26:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000c28:	0690      	lsls	r0, r2, #26
 8000c2a:	d527      	bpl.n	8000c7c <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	0791      	lsls	r1, r2, #30
 8000c30:	d524      	bpl.n	8000c7c <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c32:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000c34:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000c36:	bf5e      	ittt	pl
 8000c38:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000c3a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000c3e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000c46:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000c4a:	d110      	bne.n	8000c6e <HAL_ADC_IRQHandler+0x4e>
 8000c4c:	68e2      	ldr	r2, [r4, #12]
 8000c4e:	b972      	cbnz	r2, 8000c6e <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	f022 0220 	bic.w	r2, r2, #32
 8000c56:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c5e:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c62:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c64:	bf5e      	ittt	pl
 8000c66:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000c68:	f043 0301 	orrpl.w	r3, r3, #1
 8000c6c:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f002 f8e8 	bl	8002e44 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000c74:	f06f 0212 	mvn.w	r2, #18
 8000c78:	6823      	ldr	r3, [r4, #0]
 8000c7a:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000c7c:	6823      	ldr	r3, [r4, #0]
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	0610      	lsls	r0, r2, #24
 8000c82:	d530      	bpl.n	8000ce6 <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	0751      	lsls	r1, r2, #29
 8000c88:	d52d      	bpl.n	8000ce6 <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000c8c:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000c8e:	bf5e      	ittt	pl
 8000c90:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000c92:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8000c96:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000c98:	689a      	ldr	r2, [r3, #8]
 8000c9a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000c9e:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000ca2:	d00a      	beq.n	8000cba <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ca4:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000ca6:	0550      	lsls	r0, r2, #21
 8000ca8:	d416      	bmi.n	8000cd8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000caa:	689a      	ldr	r2, [r3, #8]
 8000cac:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000cb0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000cb4:	d110      	bne.n	8000cd8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000cb6:	68e2      	ldr	r2, [r4, #12]
 8000cb8:	b972      	cbnz	r2, 8000cd8 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000cba:	685a      	ldr	r2, [r3, #4]
 8000cbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cc0:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000cc2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000cc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000cc8:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000cca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ccc:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000cce:	bf5e      	ittt	pl
 8000cd0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000cd2:	f043 0301 	orrpl.w	r3, r3, #1
 8000cd6:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000cd8:	4620      	mov	r0, r4
 8000cda:	f000 fa71 	bl	80011c0 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000cde:	f06f 020c 	mvn.w	r2, #12
 8000ce2:	6823      	ldr	r3, [r4, #0]
 8000ce4:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000ce6:	6823      	ldr	r3, [r4, #0]
 8000ce8:	685a      	ldr	r2, [r3, #4]
 8000cea:	0652      	lsls	r2, r2, #25
 8000cec:	d50d      	bpl.n	8000d0a <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	07db      	lsls	r3, r3, #31
 8000cf2:	d50a      	bpl.n	8000d0a <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000cf4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000cf6:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cfc:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000cfe:	f7ff ff8e 	bl	8000c1e <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000d02:	f06f 0201 	mvn.w	r2, #1
 8000d06:	6823      	ldr	r3, [r4, #0]
 8000d08:	601a      	str	r2, [r3, #0]
}
 8000d0a:	bd10      	pop	{r4, pc}

08000d0c <HAL_ADC_ErrorCallback>:
 8000d0c:	4770      	bx	lr

08000d0e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d0e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000d10:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000d12:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d18:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000d1a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000d1c:	f043 0304 	orr.w	r3, r3, #4
 8000d20:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000d22:	f7ff fff3 	bl	8000d0c <HAL_ADC_ErrorCallback>
}
 8000d26:	bd08      	pop	{r3, pc}

08000d28 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000d28:	2300      	movs	r3, #0
{ 
 8000d2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000d2c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000d2e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d06d      	beq.n	8000e12 <HAL_ADC_ConfigChannel+0xea>
 8000d36:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000d38:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000d3a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000d3e:	2d06      	cmp	r5, #6
 8000d40:	6802      	ldr	r2, [r0, #0]
 8000d42:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8000d46:	680c      	ldr	r4, [r1, #0]
 8000d48:	d823      	bhi.n	8000d92 <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d4a:	261f      	movs	r6, #31
 8000d4c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8000d4e:	3b05      	subs	r3, #5
 8000d50:	409e      	lsls	r6, r3
 8000d52:	ea25 0506 	bic.w	r5, r5, r6
 8000d56:	fa04 f303 	lsl.w	r3, r4, r3
 8000d5a:	432b      	orrs	r3, r5
 8000d5c:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d5e:	2c09      	cmp	r4, #9
 8000d60:	688b      	ldr	r3, [r1, #8]
 8000d62:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000d66:	f04f 0107 	mov.w	r1, #7
 8000d6a:	d92a      	bls.n	8000dc2 <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000d6c:	68d6      	ldr	r6, [r2, #12]
 8000d6e:	3d1e      	subs	r5, #30
 8000d70:	40a9      	lsls	r1, r5
 8000d72:	ea26 0101 	bic.w	r1, r6, r1
 8000d76:	40ab      	lsls	r3, r5
 8000d78:	430b      	orrs	r3, r1
 8000d7a:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000d7c:	f1a4 0310 	sub.w	r3, r4, #16
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d926      	bls.n	8000dd2 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d84:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000d92:	2d0c      	cmp	r5, #12
 8000d94:	f04f 051f 	mov.w	r5, #31
 8000d98:	d809      	bhi.n	8000dae <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d9a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000d9c:	3b23      	subs	r3, #35	; 0x23
 8000d9e:	409d      	lsls	r5, r3
 8000da0:	ea26 0505 	bic.w	r5, r6, r5
 8000da4:	fa04 f303 	lsl.w	r3, r4, r3
 8000da8:	432b      	orrs	r3, r5
 8000daa:	6313      	str	r3, [r2, #48]	; 0x30
 8000dac:	e7d7      	b.n	8000d5e <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000dae:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000db0:	3b41      	subs	r3, #65	; 0x41
 8000db2:	409d      	lsls	r5, r3
 8000db4:	ea26 0505 	bic.w	r5, r6, r5
 8000db8:	fa04 f303 	lsl.w	r3, r4, r3
 8000dbc:	432b      	orrs	r3, r5
 8000dbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000dc0:	e7cd      	b.n	8000d5e <HAL_ADC_ConfigChannel+0x36>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000dc2:	6916      	ldr	r6, [r2, #16]
 8000dc4:	40a9      	lsls	r1, r5
 8000dc6:	ea26 0101 	bic.w	r1, r6, r1
 8000dca:	40ab      	lsls	r3, r5
 8000dcc:	430b      	orrs	r3, r1
 8000dce:	6113      	str	r3, [r2, #16]
 8000dd0:	e7d4      	b.n	8000d7c <HAL_ADC_ConfigChannel+0x54>
    if (hadc->Instance == ADC1)
 8000dd2:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <HAL_ADC_ConfigChannel+0xf0>)
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d116      	bne.n	8000e06 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000dd8:	6893      	ldr	r3, [r2, #8]
 8000dda:	021b      	lsls	r3, r3, #8
 8000ddc:	d4d2      	bmi.n	8000d84 <HAL_ADC_ConfigChannel+0x5c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000dde:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000de0:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000de2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000de6:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000de8:	d1cc      	bne.n	8000d84 <HAL_ADC_ConfigChannel+0x5c>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <HAL_ADC_ConfigChannel+0xf4>)
 8000dec:	4a0c      	ldr	r2, [pc, #48]	; (8000e20 <HAL_ADC_ConfigChannel+0xf8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000df4:	230a      	movs	r3, #10
 8000df6:	4353      	muls	r3, r2
            wait_loop_index--;
 8000df8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000dfa:	9b01      	ldr	r3, [sp, #4]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0c1      	beq.n	8000d84 <HAL_ADC_ConfigChannel+0x5c>
            wait_loop_index--;
 8000e00:	9b01      	ldr	r3, [sp, #4]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	e7f8      	b.n	8000df8 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e06:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e08:	f043 0320 	orr.w	r3, r3, #32
 8000e0c:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e7b9      	b.n	8000d86 <HAL_ADC_ConfigChannel+0x5e>
  __HAL_LOCK(hadc);
 8000e12:	2302      	movs	r3, #2
 8000e14:	e7ba      	b.n	8000d8c <HAL_ADC_ConfigChannel+0x64>
 8000e16:	bf00      	nop
 8000e18:	40012400 	.word	0x40012400
 8000e1c:	20000008 	.word	0x20000008
 8000e20:	000f4240 	.word	0x000f4240

08000e24 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000e24:	2300      	movs	r3, #0
{
 8000e26:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000e28:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e2a:	6803      	ldr	r3, [r0, #0]
{
 8000e2c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000e2e:	689a      	ldr	r2, [r3, #8]
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	d502      	bpl.n	8000e3a <ADC_Enable+0x16>
  return HAL_OK;
 8000e34:	2000      	movs	r0, #0
}
 8000e36:	b002      	add	sp, #8
 8000e38:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000e3a:	689a      	ldr	r2, [r3, #8]
 8000e3c:	f042 0201 	orr.w	r2, r2, #1
 8000e40:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <ADC_Enable+0x68>)
 8000e44:	4a12      	ldr	r2, [pc, #72]	; (8000e90 <ADC_Enable+0x6c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000e4c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000e4e:	9b01      	ldr	r3, [sp, #4]
 8000e50:	b9c3      	cbnz	r3, 8000e84 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000e52:	f7ff fe9f 	bl	8000b94 <HAL_GetTick>
 8000e56:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	689d      	ldr	r5, [r3, #8]
 8000e5c:	f015 0501 	ands.w	r5, r5, #1
 8000e60:	d1e8      	bne.n	8000e34 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000e62:	f7ff fe97 	bl	8000b94 <HAL_GetTick>
 8000e66:	1b80      	subs	r0, r0, r6
 8000e68:	2802      	cmp	r0, #2
 8000e6a:	d9f5      	bls.n	8000e58 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000e6e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e72:	f043 0310 	orr.w	r3, r3, #16
 8000e76:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000e7a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e82:	e7d8      	b.n	8000e36 <ADC_Enable+0x12>
      wait_loop_index--;
 8000e84:	9b01      	ldr	r3, [sp, #4]
 8000e86:	3b01      	subs	r3, #1
 8000e88:	e7e0      	b.n	8000e4c <ADC_Enable+0x28>
 8000e8a:	bf00      	nop
 8000e8c:	20000008 	.word	0x20000008
 8000e90:	000f4240 	.word	0x000f4240

08000e94 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000e94:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000e98:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000e9a:	2b01      	cmp	r3, #1
{
 8000e9c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000e9e:	d058      	beq.n	8000f52 <HAL_ADC_Start_IT+0xbe>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000ea6:	f7ff ffbd 	bl	8000e24 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000eaa:	2800      	cmp	r0, #0
 8000eac:	d14d      	bne.n	8000f4a <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 8000eae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000eb0:	4a29      	ldr	r2, [pc, #164]	; (8000f58 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000eb6:	f023 0301 	bic.w	r3, r3, #1
 8000eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ebe:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ec0:	6823      	ldr	r3, [r4, #0]
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d104      	bne.n	8000ed0 <HAL_ADC_Start_IT+0x3c>
 8000ec6:	4925      	ldr	r1, [pc, #148]	; (8000f5c <HAL_ADC_Start_IT+0xc8>)
 8000ec8:	684a      	ldr	r2, [r1, #4]
 8000eca:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000ece:	d132      	bne.n	8000f36 <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ed0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000ed2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000ed6:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ed8:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000eda:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000edc:	bf41      	itttt	mi
 8000ede:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000ee0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000ee4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000ee8:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000eea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000eec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ef0:	bf1c      	itt	ne
 8000ef2:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000ef4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000ef8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000efa:	2200      	movs	r2, #0
 8000efc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f00:	f06f 0202 	mvn.w	r2, #2
 8000f04:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000f06:	685a      	ldr	r2, [r3, #4]
 8000f08:	f042 0220 	orr.w	r2, r2, #32
 8000f0c:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000f14:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000f18:	d113      	bne.n	8000f42 <HAL_ADC_Start_IT+0xae>
 8000f1a:	4a0f      	ldr	r2, [pc, #60]	; (8000f58 <HAL_ADC_Start_IT+0xc4>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d105      	bne.n	8000f2c <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000f20:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000f24:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f26:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000f2a:	d10a      	bne.n	8000f42 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f2c:	689a      	ldr	r2, [r3, #8]
 8000f2e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f32:	609a      	str	r2, [r3, #8]
}
 8000f34:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f36:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f3c:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f3e:	684a      	ldr	r2, [r1, #4]
 8000f40:	e7cb      	b.n	8000eda <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f48:	e7f3      	b.n	8000f32 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000f50:	e7f0      	b.n	8000f34 <HAL_ADC_Start_IT+0xa0>
  __HAL_LOCK(hadc);
 8000f52:	2002      	movs	r0, #2
 8000f54:	e7ee      	b.n	8000f34 <HAL_ADC_Start_IT+0xa0>
 8000f56:	bf00      	nop
 8000f58:	40012800 	.word	0x40012800
 8000f5c:	40012400 	.word	0x40012400

08000f60 <HAL_ADC_Start_DMA>:
{
 8000f60:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000f64:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000f66:	4b40      	ldr	r3, [pc, #256]	; (8001068 <HAL_ADC_Start_DMA+0x108>)
 8000f68:	6802      	ldr	r2, [r0, #0]
{
 8000f6a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000f6c:	429a      	cmp	r2, r3
{
 8000f6e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000f70:	d002      	beq.n	8000f78 <HAL_ADC_Start_DMA+0x18>
 8000f72:	493e      	ldr	r1, [pc, #248]	; (800106c <HAL_ADC_Start_DMA+0x10c>)
 8000f74:	428a      	cmp	r2, r1
 8000f76:	d103      	bne.n	8000f80 <HAL_ADC_Start_DMA+0x20>
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000f7e:	d16e      	bne.n	800105e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000f80:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d06c      	beq.n	8001062 <HAL_ADC_Start_DMA+0x102>
 8000f88:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8000f8a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000f8c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000f90:	f7ff ff48 	bl	8000e24 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000f94:	4606      	mov	r6, r0
 8000f96:	2800      	cmp	r0, #0
 8000f98:	d15d      	bne.n	8001056 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8000f9a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f9c:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8000f9e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fa2:	4b32      	ldr	r3, [pc, #200]	; (800106c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000fa4:	f020 0001 	bic.w	r0, r0, #1
 8000fa8:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fac:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8000fae:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fb0:	d104      	bne.n	8000fbc <HAL_ADC_Start_DMA+0x5c>
 8000fb2:	4a2d      	ldr	r2, [pc, #180]	; (8001068 <HAL_ADC_Start_DMA+0x108>)
 8000fb4:	6853      	ldr	r3, [r2, #4]
 8000fb6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000fba:	d13e      	bne.n	800103a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fbe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000fc2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fc4:	684b      	ldr	r3, [r1, #4]
 8000fc6:	055a      	lsls	r2, r3, #21
 8000fc8:	d505      	bpl.n	8000fd6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000fcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fd4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fd6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000fd8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fda:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000fde:	bf18      	it	ne
 8000fe0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fe2:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000fe4:	bf18      	it	ne
 8000fe6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000fea:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000fec:	2300      	movs	r3, #0
 8000fee:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ff2:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000ff4:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ff6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <HAL_ADC_Start_DMA+0x114>)
 8000ffa:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <HAL_ADC_Start_DMA+0x118>)
 8000ffe:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001000:	f06f 0302 	mvn.w	r3, #2
 8001004:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001008:	f851 3c44 	ldr.w	r3, [r1, #-68]
 800100c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001010:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001014:	4643      	mov	r3, r8
 8001016:	f000 f97d 	bl	8001314 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800101a:	6823      	ldr	r3, [r4, #0]
 800101c:	689a      	ldr	r2, [r3, #8]
 800101e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001022:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	bf0c      	ite	eq
 800102a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800102e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001032:	609a      	str	r2, [r3, #8]
}
 8001034:	4630      	mov	r0, r6
 8001036:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800103a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800103c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001040:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001042:	6853      	ldr	r3, [r2, #4]
 8001044:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001046:	bf41      	itttt	mi
 8001048:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800104a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800104e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001052:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001054:	e7bf      	b.n	8000fd6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001056:	2300      	movs	r3, #0
 8001058:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800105c:	e7ea      	b.n	8001034 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800105e:	2601      	movs	r6, #1
 8001060:	e7e8      	b.n	8001034 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8001062:	2602      	movs	r6, #2
 8001064:	e7e6      	b.n	8001034 <HAL_ADC_Start_DMA+0xd4>
 8001066:	bf00      	nop
 8001068:	40012400 	.word	0x40012400
 800106c:	40012800 	.word	0x40012800
 8001070:	08000bc5 	.word	0x08000bc5
 8001074:	08000c15 	.word	0x08000c15
 8001078:	08000d0f 	.word	0x08000d0f

0800107c <ADC_ConversionStop_Disable>:
{
 800107c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800107e:	6803      	ldr	r3, [r0, #0]
{
 8001080:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001082:	689a      	ldr	r2, [r3, #8]
 8001084:	07d2      	lsls	r2, r2, #31
 8001086:	d401      	bmi.n	800108c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001088:	2000      	movs	r0, #0
}
 800108a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	f022 0201 	bic.w	r2, r2, #1
 8001092:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001094:	f7ff fd7e 	bl	8000b94 <HAL_GetTick>
 8001098:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	07db      	lsls	r3, r3, #31
 80010a0:	d5f2      	bpl.n	8001088 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010a2:	f7ff fd77 	bl	8000b94 <HAL_GetTick>
 80010a6:	1b40      	subs	r0, r0, r5
 80010a8:	2802      	cmp	r0, #2
 80010aa:	d9f6      	bls.n	800109a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ae:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80010be:	e7e4      	b.n	800108a <ADC_ConversionStop_Disable+0xe>

080010c0 <HAL_ADC_Init>:
{
 80010c0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80010c2:	4604      	mov	r4, r0
 80010c4:	2800      	cmp	r0, #0
 80010c6:	d070      	beq.n	80011aa <HAL_ADC_Init+0xea>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80010ca:	b923      	cbnz	r3, 80010d6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80010cc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80010ce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80010d2:	f002 fb8f 	bl	80037f4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80010d6:	4620      	mov	r0, r4
 80010d8:	f7ff ffd0 	bl	800107c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010de:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80010e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010e4:	d163      	bne.n	80011ae <HAL_ADC_Init+0xee>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	d161      	bne.n	80011ae <HAL_ADC_Init+0xee>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80010ea:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80010ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80010f0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80010f2:	f023 0302 	bic.w	r3, r3, #2
 80010f6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80010fa:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80010fc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80010fe:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001100:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001102:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001106:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800110a:	d037      	beq.n	800117c <HAL_ADC_Init+0xbc>
 800110c:	2901      	cmp	r1, #1
 800110e:	bf14      	ite	ne
 8001110:	4606      	movne	r6, r0
 8001112:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001116:	6965      	ldr	r5, [r4, #20]
 8001118:	2d01      	cmp	r5, #1
 800111a:	d106      	bne.n	800112a <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800111c:	bb83      	cbnz	r3, 8001180 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800111e:	69a3      	ldr	r3, [r4, #24]
 8001120:	3b01      	subs	r3, #1
 8001122:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001126:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800112a:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800112c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001130:	685d      	ldr	r5, [r3, #4]
 8001132:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001136:	ea45 0506 	orr.w	r5, r5, r6
 800113a:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800113c:	689e      	ldr	r6, [r3, #8]
 800113e:	4d1e      	ldr	r5, [pc, #120]	; (80011b8 <HAL_ADC_Init+0xf8>)
 8001140:	ea05 0506 	and.w	r5, r5, r6
 8001144:	ea45 0502 	orr.w	r5, r5, r2
 8001148:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800114a:	d001      	beq.n	8001150 <HAL_ADC_Init+0x90>
 800114c:	2901      	cmp	r1, #1
 800114e:	d120      	bne.n	8001192 <HAL_ADC_Init+0xd2>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001150:	6921      	ldr	r1, [r4, #16]
 8001152:	3901      	subs	r1, #1
 8001154:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001156:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001158:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800115c:	4329      	orrs	r1, r5
 800115e:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001160:	6899      	ldr	r1, [r3, #8]
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_ADC_Init+0xfc>)
 8001164:	400b      	ands	r3, r1
 8001166:	429a      	cmp	r2, r3
 8001168:	d115      	bne.n	8001196 <HAL_ADC_Init+0xd6>
      ADC_CLEAR_ERRORCODE(hadc);
 800116a:	2300      	movs	r3, #0
 800116c:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800116e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001170:	f023 0303 	bic.w	r3, r3, #3
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800117a:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800117c:	460e      	mov	r6, r1
 800117e:	e7ca      	b.n	8001116 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001180:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001182:	f043 0320 	orr.w	r3, r3, #32
 8001186:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001188:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001190:	e7cb      	b.n	800112a <HAL_ADC_Init+0x6a>
  uint32_t tmp_sqr1 = 0U;
 8001192:	2100      	movs	r1, #0
 8001194:	e7df      	b.n	8001156 <HAL_ADC_Init+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8001196:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001198:	f023 0312 	bic.w	r3, r3, #18
 800119c:	f043 0310 	orr.w	r3, r3, #16
 80011a0:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
 80011ac:	e7e5      	b.n	800117a <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80011b4:	e7f9      	b.n	80011aa <HAL_ADC_Init+0xea>
 80011b6:	bf00      	nop
 80011b8:	ffe1f7fd 	.word	0xffe1f7fd
 80011bc:	ff1f0efe 	.word	0xff1f0efe

080011c0 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80011c0:	4770      	bx	lr
	...

080011c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4a07      	ldr	r2, [pc, #28]	; (80011e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011c6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011ca:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011d2:	041b      	lsls	r3, r3, #16
 80011d4:	0c1b      	lsrs	r3, r3, #16
 80011d6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80011de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80011e0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ea:	b570      	push	{r4, r5, r6, lr}
 80011ec:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ee:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f6:	f1c4 0507 	rsb	r5, r4, #7
 80011fa:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fc:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001200:	bf28      	it	cs
 8001202:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001204:	2b06      	cmp	r3, #6
 8001206:	bf98      	it	ls
 8001208:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120e:	bf88      	it	hi
 8001210:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001212:	ea21 0303 	bic.w	r3, r1, r3
 8001216:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001218:	fa06 f404 	lsl.w	r4, r6, r4
 800121c:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) < 0)
 8001220:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001222:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001226:	bfa8      	it	ge
 8001228:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 800122c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	bfb8      	it	lt
 8001232:	4a06      	ldrlt	r2, [pc, #24]	; (800124c <HAL_NVIC_SetPriority+0x64>)
 8001234:	b2db      	uxtb	r3, r3
 8001236:	bfb5      	itete	lt
 8001238:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001242:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001246:	bd70      	pop	{r4, r5, r6, pc}
 8001248:	e000ed00 	.word	0xe000ed00
 800124c:	e000ed14 	.word	0xe000ed14

08001250 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001250:	2301      	movs	r3, #1
 8001252:	0942      	lsrs	r2, r0, #5
 8001254:	f000 001f 	and.w	r0, r0, #31
 8001258:	fa03 f000 	lsl.w	r0, r3, r0
 800125c:	4b01      	ldr	r3, [pc, #4]	; (8001264 <HAL_NVIC_EnableIRQ+0x14>)
 800125e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001262:	4770      	bx	lr
 8001264:	e000e100 	.word	0xe000e100

08001268 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001268:	3801      	subs	r0, #1
 800126a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800126e:	d20a      	bcs.n	8001286 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001270:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001276:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001278:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001280:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001286:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000e010 	.word	0xe000e010
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001294:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001296:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	bf0c      	ite	eq
 800129c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012a0:	f022 0204 	bicne.w	r2, r2, #4
 80012a4:	601a      	str	r2, [r3, #0]
  }
}
 80012a6:	4770      	bx	lr
 80012a8:	e000e010 	.word	0xe000e010

080012ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012ac:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012ae:	b350      	cbz	r0, 8001306 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012b0:	2214      	movs	r2, #20
 80012b2:	6801      	ldr	r1, [r0, #0]
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_DMA_Init+0x60>)
 80012b6:	440b      	add	r3, r1
 80012b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80012c0:	4b13      	ldr	r3, [pc, #76]	; (8001310 <HAL_DMA_Init+0x64>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012c2:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80012c4:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012c6:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 80012ca:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012cc:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012ce:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012d2:	4323      	orrs	r3, r4
 80012d4:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012d6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012da:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012dc:	6944      	ldr	r4, [r0, #20]
 80012de:	4323      	orrs	r3, r4
 80012e0:	6984      	ldr	r4, [r0, #24]
 80012e2:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80012e4:	69c4      	ldr	r4, [r0, #28]
 80012e6:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80012e8:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012ea:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80012ec:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 80012ee:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80012f0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferHalfCpltCallback = NULL;
 80012f4:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 80012f8:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012fc:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80012fe:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8001302:	4618      	mov	r0, r3
}
 8001304:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001306:	2001      	movs	r0, #1
 8001308:	e7fc      	b.n	8001304 <HAL_DMA_Init+0x58>
 800130a:	bf00      	nop
 800130c:	bffdfff8 	.word	0xbffdfff8
 8001310:	40020000 	.word	0x40020000

08001314 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001316:	f890 4020 	ldrb.w	r4, [r0, #32]
 800131a:	2c01      	cmp	r4, #1
 800131c:	d035      	beq.n	800138a <HAL_DMA_Start_IT+0x76>
 800131e:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001320:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001324:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001328:	42a5      	cmp	r5, r4
 800132a:	f04f 0600 	mov.w	r6, #0
 800132e:	f04f 0402 	mov.w	r4, #2
 8001332:	d128      	bne.n	8001386 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001334:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001338:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800133a:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800133c:	6826      	ldr	r6, [r4, #0]
 800133e:	f026 0601 	bic.w	r6, r6, #1
 8001342:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001344:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8001348:	40bd      	lsls	r5, r7
 800134a:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800134c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800134e:	6843      	ldr	r3, [r0, #4]
 8001350:	6805      	ldr	r5, [r0, #0]
 8001352:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001354:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001356:	bf0b      	itete	eq
 8001358:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800135a:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800135c:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800135e:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001360:	b14b      	cbz	r3, 8001376 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001362:	6823      	ldr	r3, [r4, #0]
 8001364:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8001368:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800136a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800136c:	682b      	ldr	r3, [r5, #0]
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	602b      	str	r3, [r5, #0]
}
 8001374:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001376:	6823      	ldr	r3, [r4, #0]
 8001378:	f023 0304 	bic.w	r3, r3, #4
 800137c:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800137e:	6823      	ldr	r3, [r4, #0]
 8001380:	f043 030a 	orr.w	r3, r3, #10
 8001384:	e7f0      	b.n	8001368 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001386:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800138a:	2002      	movs	r0, #2
 800138c:	e7f2      	b.n	8001374 <HAL_DMA_Start_IT+0x60>
	...

08001390 <HAL_DMA_IRQHandler>:
{
 8001390:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001392:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001394:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001396:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001398:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800139a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800139c:	4095      	lsls	r5, r2
 800139e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80013a0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80013a2:	d032      	beq.n	800140a <HAL_DMA_IRQHandler+0x7a>
 80013a4:	074d      	lsls	r5, r1, #29
 80013a6:	d530      	bpl.n	800140a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013ac:	bf5e      	ittt	pl
 80013ae:	681a      	ldrpl	r2, [r3, #0]
 80013b0:	f022 0204 	bicpl.w	r2, r2, #4
 80013b4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80013b6:	4a3e      	ldr	r2, [pc, #248]	; (80014b0 <HAL_DMA_IRQHandler+0x120>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d019      	beq.n	80013f0 <HAL_DMA_IRQHandler+0x60>
 80013bc:	3214      	adds	r2, #20
 80013be:	4293      	cmp	r3, r2
 80013c0:	d018      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x64>
 80013c2:	3214      	adds	r2, #20
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d017      	beq.n	80013f8 <HAL_DMA_IRQHandler+0x68>
 80013c8:	3214      	adds	r2, #20
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d017      	beq.n	80013fe <HAL_DMA_IRQHandler+0x6e>
 80013ce:	3214      	adds	r2, #20
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d017      	beq.n	8001404 <HAL_DMA_IRQHandler+0x74>
 80013d4:	3214      	adds	r2, #20
 80013d6:	4293      	cmp	r3, r2
 80013d8:	bf0c      	ite	eq
 80013da:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80013de:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80013e2:	4a34      	ldr	r2, [pc, #208]	; (80014b4 <HAL_DMA_IRQHandler+0x124>)
 80013e4:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80013e6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d05e      	beq.n	80014aa <HAL_DMA_IRQHandler+0x11a>
}
 80013ec:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80013ee:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80013f0:	2304      	movs	r3, #4
 80013f2:	e7f6      	b.n	80013e2 <HAL_DMA_IRQHandler+0x52>
 80013f4:	2340      	movs	r3, #64	; 0x40
 80013f6:	e7f4      	b.n	80013e2 <HAL_DMA_IRQHandler+0x52>
 80013f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fc:	e7f1      	b.n	80013e2 <HAL_DMA_IRQHandler+0x52>
 80013fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001402:	e7ee      	b.n	80013e2 <HAL_DMA_IRQHandler+0x52>
 8001404:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001408:	e7eb      	b.n	80013e2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800140a:	2502      	movs	r5, #2
 800140c:	4095      	lsls	r5, r2
 800140e:	4225      	tst	r5, r4
 8001410:	d035      	beq.n	800147e <HAL_DMA_IRQHandler+0xee>
 8001412:	078d      	lsls	r5, r1, #30
 8001414:	d533      	bpl.n	800147e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	0694      	lsls	r4, r2, #26
 800141a:	d406      	bmi.n	800142a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	f022 020a 	bic.w	r2, r2, #10
 8001422:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001424:	2201      	movs	r2, #1
 8001426:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800142a:	4a21      	ldr	r2, [pc, #132]	; (80014b0 <HAL_DMA_IRQHandler+0x120>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d019      	beq.n	8001464 <HAL_DMA_IRQHandler+0xd4>
 8001430:	3214      	adds	r2, #20
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_IRQHandler+0xd8>
 8001436:	3214      	adds	r2, #20
 8001438:	4293      	cmp	r3, r2
 800143a:	d017      	beq.n	800146c <HAL_DMA_IRQHandler+0xdc>
 800143c:	3214      	adds	r2, #20
 800143e:	4293      	cmp	r3, r2
 8001440:	d017      	beq.n	8001472 <HAL_DMA_IRQHandler+0xe2>
 8001442:	3214      	adds	r2, #20
 8001444:	4293      	cmp	r3, r2
 8001446:	d017      	beq.n	8001478 <HAL_DMA_IRQHandler+0xe8>
 8001448:	3214      	adds	r2, #20
 800144a:	4293      	cmp	r3, r2
 800144c:	bf0c      	ite	eq
 800144e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001452:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001456:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <HAL_DMA_IRQHandler+0x124>)
 8001458:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800145a:	2300      	movs	r3, #0
 800145c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001460:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001462:	e7c1      	b.n	80013e8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001464:	2302      	movs	r3, #2
 8001466:	e7f6      	b.n	8001456 <HAL_DMA_IRQHandler+0xc6>
 8001468:	2320      	movs	r3, #32
 800146a:	e7f4      	b.n	8001456 <HAL_DMA_IRQHandler+0xc6>
 800146c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001470:	e7f1      	b.n	8001456 <HAL_DMA_IRQHandler+0xc6>
 8001472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001476:	e7ee      	b.n	8001456 <HAL_DMA_IRQHandler+0xc6>
 8001478:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800147c:	e7eb      	b.n	8001456 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800147e:	2508      	movs	r5, #8
 8001480:	4095      	lsls	r5, r2
 8001482:	4225      	tst	r5, r4
 8001484:	d011      	beq.n	80014aa <HAL_DMA_IRQHandler+0x11a>
 8001486:	0709      	lsls	r1, r1, #28
 8001488:	d50f      	bpl.n	80014aa <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148a:	6819      	ldr	r1, [r3, #0]
 800148c:	f021 010e 	bic.w	r1, r1, #14
 8001490:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001492:	2301      	movs	r3, #1
 8001494:	fa03 f202 	lsl.w	r2, r3, r2
 8001498:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800149a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800149c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80014a0:	2300      	movs	r3, #0
 80014a2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80014a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80014a8:	e79e      	b.n	80013e8 <HAL_DMA_IRQHandler+0x58>
}
 80014aa:	bc70      	pop	{r4, r5, r6}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40020008 	.word	0x40020008
 80014b4:	40020000 	.word	0x40020000

080014b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80014bc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80014be:	4616      	mov	r6, r2
 80014c0:	4b65      	ldr	r3, [pc, #404]	; (8001658 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014c2:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001668 <HAL_GPIO_Init+0x1b0>
 80014c6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800166c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80014ca:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ce:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80014d0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80014d8:	45a0      	cmp	r8, r4
 80014da:	d17e      	bne.n	80015da <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 80014dc:	684d      	ldr	r5, [r1, #4]
 80014de:	2d12      	cmp	r5, #18
 80014e0:	f000 80ae 	beq.w	8001640 <HAL_GPIO_Init+0x188>
 80014e4:	f200 8087 	bhi.w	80015f6 <HAL_GPIO_Init+0x13e>
 80014e8:	2d02      	cmp	r5, #2
 80014ea:	f000 80a6 	beq.w	800163a <HAL_GPIO_Init+0x182>
 80014ee:	d87b      	bhi.n	80015e8 <HAL_GPIO_Init+0x130>
 80014f0:	2d00      	cmp	r5, #0
 80014f2:	f000 808d 	beq.w	8001610 <HAL_GPIO_Init+0x158>
 80014f6:	2d01      	cmp	r5, #1
 80014f8:	f000 809d 	beq.w	8001636 <HAL_GPIO_Init+0x17e>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014fc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001500:	2cff      	cmp	r4, #255	; 0xff
 8001502:	bf93      	iteet	ls
 8001504:	4682      	movls	sl, r0
 8001506:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800150a:	3d08      	subhi	r5, #8
 800150c:	f8d0 b000 	ldrls.w	fp, [r0]
 8001510:	bf92      	itee	ls
 8001512:	00b5      	lslls	r5, r6, #2
 8001514:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001518:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800151a:	fa09 f805 	lsl.w	r8, r9, r5
 800151e:	ea2b 0808 	bic.w	r8, fp, r8
 8001522:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001526:	bf88      	it	hi
 8001528:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800152c:	ea48 0505 	orr.w	r5, r8, r5
 8001530:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001534:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001538:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800153c:	d04d      	beq.n	80015da <HAL_GPIO_Init+0x122>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800153e:	4f47      	ldr	r7, [pc, #284]	; (800165c <HAL_GPIO_Init+0x1a4>)
 8001540:	f026 0803 	bic.w	r8, r6, #3
 8001544:	69bd      	ldr	r5, [r7, #24]
 8001546:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800154a:	f045 0501 	orr.w	r5, r5, #1
 800154e:	61bd      	str	r5, [r7, #24]
 8001550:	69bd      	ldr	r5, [r7, #24]
 8001552:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001556:	f005 0501 	and.w	r5, r5, #1
 800155a:	9501      	str	r5, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800155c:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001560:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001562:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001566:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800156a:	fa09 f90b 	lsl.w	r9, r9, fp
 800156e:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001572:	4d3b      	ldr	r5, [pc, #236]	; (8001660 <HAL_GPIO_Init+0x1a8>)
 8001574:	42a8      	cmp	r0, r5
 8001576:	d068      	beq.n	800164a <HAL_GPIO_Init+0x192>
 8001578:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800157c:	42a8      	cmp	r0, r5
 800157e:	d066      	beq.n	800164e <HAL_GPIO_Init+0x196>
 8001580:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001584:	42a8      	cmp	r0, r5
 8001586:	d064      	beq.n	8001652 <HAL_GPIO_Init+0x19a>
 8001588:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800158c:	42a8      	cmp	r0, r5
 800158e:	bf0c      	ite	eq
 8001590:	2503      	moveq	r5, #3
 8001592:	2504      	movne	r5, #4
 8001594:	fa05 f50b 	lsl.w	r5, r5, fp
 8001598:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800159c:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015a0:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015a2:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80015a6:	bf14      	ite	ne
 80015a8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015aa:	43a5      	biceq	r5, r4
 80015ac:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015ae:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015b0:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80015b4:	bf14      	ite	ne
 80015b6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015b8:	43a5      	biceq	r5, r4
 80015ba:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015bc:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015be:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c2:	bf14      	ite	ne
 80015c4:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015c6:	43a5      	biceq	r5, r4
 80015c8:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ca:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015cc:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d0:	bf14      	ite	ne
 80015d2:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015d4:	ea25 0404 	biceq.w	r4, r5, r4
 80015d8:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80015da:	3601      	adds	r6, #1
 80015dc:	2e10      	cmp	r6, #16
 80015de:	f47f af74 	bne.w	80014ca <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80015e2:	b003      	add	sp, #12
 80015e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80015e8:	2d03      	cmp	r5, #3
 80015ea:	d022      	beq.n	8001632 <HAL_GPIO_Init+0x17a>
 80015ec:	2d11      	cmp	r5, #17
 80015ee:	d185      	bne.n	80014fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015f0:	68ca      	ldr	r2, [r1, #12]
 80015f2:	3204      	adds	r2, #4
          break;
 80015f4:	e782      	b.n	80014fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80015f6:	4f1b      	ldr	r7, [pc, #108]	; (8001664 <HAL_GPIO_Init+0x1ac>)
 80015f8:	42bd      	cmp	r5, r7
 80015fa:	d009      	beq.n	8001610 <HAL_GPIO_Init+0x158>
 80015fc:	d812      	bhi.n	8001624 <HAL_GPIO_Init+0x16c>
 80015fe:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001670 <HAL_GPIO_Init+0x1b8>
 8001602:	454d      	cmp	r5, r9
 8001604:	d004      	beq.n	8001610 <HAL_GPIO_Init+0x158>
 8001606:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800160a:	454d      	cmp	r5, r9
 800160c:	f47f af76 	bne.w	80014fc <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001610:	688a      	ldr	r2, [r1, #8]
 8001612:	b1c2      	cbz	r2, 8001646 <HAL_GPIO_Init+0x18e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001614:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001616:	bf0c      	ite	eq
 8001618:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800161c:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001620:	2208      	movs	r2, #8
 8001622:	e76b      	b.n	80014fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001624:	4565      	cmp	r5, ip
 8001626:	d0f3      	beq.n	8001610 <HAL_GPIO_Init+0x158>
 8001628:	4575      	cmp	r5, lr
 800162a:	d0f1      	beq.n	8001610 <HAL_GPIO_Init+0x158>
 800162c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001674 <HAL_GPIO_Init+0x1bc>
 8001630:	e7eb      	b.n	800160a <HAL_GPIO_Init+0x152>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001632:	2200      	movs	r2, #0
 8001634:	e762      	b.n	80014fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001636:	68ca      	ldr	r2, [r1, #12]
          break;
 8001638:	e760      	b.n	80014fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800163a:	68ca      	ldr	r2, [r1, #12]
 800163c:	3208      	adds	r2, #8
          break;
 800163e:	e75d      	b.n	80014fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001640:	68ca      	ldr	r2, [r1, #12]
 8001642:	320c      	adds	r2, #12
          break;
 8001644:	e75a      	b.n	80014fc <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001646:	2204      	movs	r2, #4
 8001648:	e758      	b.n	80014fc <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800164a:	2500      	movs	r5, #0
 800164c:	e7a2      	b.n	8001594 <HAL_GPIO_Init+0xdc>
 800164e:	2501      	movs	r5, #1
 8001650:	e7a0      	b.n	8001594 <HAL_GPIO_Init+0xdc>
 8001652:	2502      	movs	r5, #2
 8001654:	e79e      	b.n	8001594 <HAL_GPIO_Init+0xdc>
 8001656:	bf00      	nop
 8001658:	40010400 	.word	0x40010400
 800165c:	40021000 	.word	0x40021000
 8001660:	40010800 	.word	0x40010800
 8001664:	10210000 	.word	0x10210000
 8001668:	10310000 	.word	0x10310000
 800166c:	10320000 	.word	0x10320000
 8001670:	10110000 	.word	0x10110000
 8001674:	10220000 	.word	0x10220000

08001678 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001678:	b10a      	cbz	r2, 800167e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800167a:	6101      	str	r1, [r0, #16]
  }
}
 800167c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800167e:	0409      	lsls	r1, r1, #16
 8001680:	e7fb      	b.n	800167a <HAL_GPIO_WritePin+0x2>
	...

08001684 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001684:	6803      	ldr	r3, [r0, #0]
{
 8001686:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800168a:	07db      	lsls	r3, r3, #31
{
 800168c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800168e:	d410      	bmi.n	80016b2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001690:	682b      	ldr	r3, [r5, #0]
 8001692:	079f      	lsls	r7, r3, #30
 8001694:	d45e      	bmi.n	8001754 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001696:	682b      	ldr	r3, [r5, #0]
 8001698:	0719      	lsls	r1, r3, #28
 800169a:	f100 8095 	bmi.w	80017c8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800169e:	682b      	ldr	r3, [r5, #0]
 80016a0:	075a      	lsls	r2, r3, #29
 80016a2:	f100 80bf 	bmi.w	8001824 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a6:	69ea      	ldr	r2, [r5, #28]
 80016a8:	2a00      	cmp	r2, #0
 80016aa:	f040 812d 	bne.w	8001908 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80016ae:	2000      	movs	r0, #0
 80016b0:	e014      	b.n	80016dc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80016b2:	4c90      	ldr	r4, [pc, #576]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80016b4:	6863      	ldr	r3, [r4, #4]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d007      	beq.n	80016ce <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016be:	6863      	ldr	r3, [r4, #4]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d10c      	bne.n	80016e2 <HAL_RCC_OscConfig+0x5e>
 80016c8:	6863      	ldr	r3, [r4, #4]
 80016ca:	03de      	lsls	r6, r3, #15
 80016cc:	d509      	bpl.n	80016e2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	039c      	lsls	r4, r3, #14
 80016d2:	d5dd      	bpl.n	8001690 <HAL_RCC_OscConfig+0xc>
 80016d4:	686b      	ldr	r3, [r5, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1da      	bne.n	8001690 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80016da:	2001      	movs	r0, #1
}
 80016dc:	b002      	add	sp, #8
 80016de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e2:	686b      	ldr	r3, [r5, #4]
 80016e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e8:	d110      	bne.n	800170c <HAL_RCC_OscConfig+0x88>
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016f2:	f7ff fa4f 	bl	8000b94 <HAL_GetTick>
 80016f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016f8:	6823      	ldr	r3, [r4, #0]
 80016fa:	0398      	lsls	r0, r3, #14
 80016fc:	d4c8      	bmi.n	8001690 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016fe:	f7ff fa49 	bl	8000b94 <HAL_GetTick>
 8001702:	1b80      	subs	r0, r0, r6
 8001704:	2864      	cmp	r0, #100	; 0x64
 8001706:	d9f7      	bls.n	80016f8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001708:	2003      	movs	r0, #3
 800170a:	e7e7      	b.n	80016dc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800170c:	b99b      	cbnz	r3, 8001736 <HAL_RCC_OscConfig+0xb2>
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001714:	6023      	str	r3, [r4, #0]
 8001716:	6823      	ldr	r3, [r4, #0]
 8001718:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800171c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800171e:	f7ff fa39 	bl	8000b94 <HAL_GetTick>
 8001722:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001724:	6823      	ldr	r3, [r4, #0]
 8001726:	0399      	lsls	r1, r3, #14
 8001728:	d5b2      	bpl.n	8001690 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800172a:	f7ff fa33 	bl	8000b94 <HAL_GetTick>
 800172e:	1b80      	subs	r0, r0, r6
 8001730:	2864      	cmp	r0, #100	; 0x64
 8001732:	d9f7      	bls.n	8001724 <HAL_RCC_OscConfig+0xa0>
 8001734:	e7e8      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001736:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800173a:	6823      	ldr	r3, [r4, #0]
 800173c:	d103      	bne.n	8001746 <HAL_RCC_OscConfig+0xc2>
 800173e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001742:	6023      	str	r3, [r4, #0]
 8001744:	e7d1      	b.n	80016ea <HAL_RCC_OscConfig+0x66>
 8001746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800174a:	6023      	str	r3, [r4, #0]
 800174c:	6823      	ldr	r3, [r4, #0]
 800174e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001752:	e7cd      	b.n	80016f0 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001754:	4c67      	ldr	r4, [pc, #412]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001756:	6863      	ldr	r3, [r4, #4]
 8001758:	f013 0f0c 	tst.w	r3, #12
 800175c:	d007      	beq.n	800176e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800175e:	6863      	ldr	r3, [r4, #4]
 8001760:	f003 030c 	and.w	r3, r3, #12
 8001764:	2b08      	cmp	r3, #8
 8001766:	d110      	bne.n	800178a <HAL_RCC_OscConfig+0x106>
 8001768:	6863      	ldr	r3, [r4, #4]
 800176a:	03da      	lsls	r2, r3, #15
 800176c:	d40d      	bmi.n	800178a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800176e:	6823      	ldr	r3, [r4, #0]
 8001770:	079b      	lsls	r3, r3, #30
 8001772:	d502      	bpl.n	800177a <HAL_RCC_OscConfig+0xf6>
 8001774:	692b      	ldr	r3, [r5, #16]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d1af      	bne.n	80016da <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177a:	6823      	ldr	r3, [r4, #0]
 800177c:	696a      	ldr	r2, [r5, #20]
 800177e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001782:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001786:	6023      	str	r3, [r4, #0]
 8001788:	e785      	b.n	8001696 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800178a:	692a      	ldr	r2, [r5, #16]
 800178c:	4b5a      	ldr	r3, [pc, #360]	; (80018f8 <HAL_RCC_OscConfig+0x274>)
 800178e:	b16a      	cbz	r2, 80017ac <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001790:	2201      	movs	r2, #1
 8001792:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001794:	f7ff f9fe 	bl	8000b94 <HAL_GetTick>
 8001798:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800179a:	6823      	ldr	r3, [r4, #0]
 800179c:	079f      	lsls	r7, r3, #30
 800179e:	d4ec      	bmi.n	800177a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a0:	f7ff f9f8 	bl	8000b94 <HAL_GetTick>
 80017a4:	1b80      	subs	r0, r0, r6
 80017a6:	2802      	cmp	r0, #2
 80017a8:	d9f7      	bls.n	800179a <HAL_RCC_OscConfig+0x116>
 80017aa:	e7ad      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80017ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017ae:	f7ff f9f1 	bl	8000b94 <HAL_GetTick>
 80017b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b4:	6823      	ldr	r3, [r4, #0]
 80017b6:	0798      	lsls	r0, r3, #30
 80017b8:	f57f af6d 	bpl.w	8001696 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017bc:	f7ff f9ea 	bl	8000b94 <HAL_GetTick>
 80017c0:	1b80      	subs	r0, r0, r6
 80017c2:	2802      	cmp	r0, #2
 80017c4:	d9f6      	bls.n	80017b4 <HAL_RCC_OscConfig+0x130>
 80017c6:	e79f      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017c8:	69aa      	ldr	r2, [r5, #24]
 80017ca:	4c4a      	ldr	r4, [pc, #296]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80017cc:	4b4b      	ldr	r3, [pc, #300]	; (80018fc <HAL_RCC_OscConfig+0x278>)
 80017ce:	b1da      	cbz	r2, 8001808 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80017d4:	f7ff f9de 	bl	8000b94 <HAL_GetTick>
 80017d8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017dc:	079b      	lsls	r3, r3, #30
 80017de:	d50d      	bpl.n	80017fc <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017e0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80017e4:	4b46      	ldr	r3, [pc, #280]	; (8001900 <HAL_RCC_OscConfig+0x27c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80017ec:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80017ee:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80017f0:	9b01      	ldr	r3, [sp, #4]
 80017f2:	1e5a      	subs	r2, r3, #1
 80017f4:	9201      	str	r2, [sp, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f9      	bne.n	80017ee <HAL_RCC_OscConfig+0x16a>
 80017fa:	e750      	b.n	800169e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017fc:	f7ff f9ca 	bl	8000b94 <HAL_GetTick>
 8001800:	1b80      	subs	r0, r0, r6
 8001802:	2802      	cmp	r0, #2
 8001804:	d9e9      	bls.n	80017da <HAL_RCC_OscConfig+0x156>
 8001806:	e77f      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001808:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800180a:	f7ff f9c3 	bl	8000b94 <HAL_GetTick>
 800180e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001810:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001812:	079f      	lsls	r7, r3, #30
 8001814:	f57f af43 	bpl.w	800169e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001818:	f7ff f9bc 	bl	8000b94 <HAL_GetTick>
 800181c:	1b80      	subs	r0, r0, r6
 800181e:	2802      	cmp	r0, #2
 8001820:	d9f6      	bls.n	8001810 <HAL_RCC_OscConfig+0x18c>
 8001822:	e771      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001824:	4c33      	ldr	r4, [pc, #204]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001826:	69e3      	ldr	r3, [r4, #28]
 8001828:	00d8      	lsls	r0, r3, #3
 800182a:	d424      	bmi.n	8001876 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 800182c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800182e:	69e3      	ldr	r3, [r4, #28]
 8001830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001834:	61e3      	str	r3, [r4, #28]
 8001836:	69e3      	ldr	r3, [r4, #28]
 8001838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001840:	4e30      	ldr	r6, [pc, #192]	; (8001904 <HAL_RCC_OscConfig+0x280>)
 8001842:	6833      	ldr	r3, [r6, #0]
 8001844:	05d9      	lsls	r1, r3, #23
 8001846:	d518      	bpl.n	800187a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001848:	68eb      	ldr	r3, [r5, #12]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d126      	bne.n	800189c <HAL_RCC_OscConfig+0x218>
 800184e:	6a23      	ldr	r3, [r4, #32]
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001856:	f7ff f99d 	bl	8000b94 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800185e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001860:	6a23      	ldr	r3, [r4, #32]
 8001862:	079b      	lsls	r3, r3, #30
 8001864:	d53f      	bpl.n	80018e6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001866:	2f00      	cmp	r7, #0
 8001868:	f43f af1d 	beq.w	80016a6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800186c:	69e3      	ldr	r3, [r4, #28]
 800186e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001872:	61e3      	str	r3, [r4, #28]
 8001874:	e717      	b.n	80016a6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001876:	2700      	movs	r7, #0
 8001878:	e7e2      	b.n	8001840 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800187a:	6833      	ldr	r3, [r6, #0]
 800187c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001880:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001882:	f7ff f987 	bl	8000b94 <HAL_GetTick>
 8001886:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001888:	6833      	ldr	r3, [r6, #0]
 800188a:	05da      	lsls	r2, r3, #23
 800188c:	d4dc      	bmi.n	8001848 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188e:	f7ff f981 	bl	8000b94 <HAL_GetTick>
 8001892:	eba0 0008 	sub.w	r0, r0, r8
 8001896:	2864      	cmp	r0, #100	; 0x64
 8001898:	d9f6      	bls.n	8001888 <HAL_RCC_OscConfig+0x204>
 800189a:	e735      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800189c:	b9ab      	cbnz	r3, 80018ca <HAL_RCC_OscConfig+0x246>
 800189e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018a0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a4:	f023 0301 	bic.w	r3, r3, #1
 80018a8:	6223      	str	r3, [r4, #32]
 80018aa:	6a23      	ldr	r3, [r4, #32]
 80018ac:	f023 0304 	bic.w	r3, r3, #4
 80018b0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80018b2:	f7ff f96f 	bl	8000b94 <HAL_GetTick>
 80018b6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018b8:	6a23      	ldr	r3, [r4, #32]
 80018ba:	0798      	lsls	r0, r3, #30
 80018bc:	d5d3      	bpl.n	8001866 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7ff f969 	bl	8000b94 <HAL_GetTick>
 80018c2:	1b80      	subs	r0, r0, r6
 80018c4:	4540      	cmp	r0, r8
 80018c6:	d9f7      	bls.n	80018b8 <HAL_RCC_OscConfig+0x234>
 80018c8:	e71e      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ca:	2b05      	cmp	r3, #5
 80018cc:	6a23      	ldr	r3, [r4, #32]
 80018ce:	d103      	bne.n	80018d8 <HAL_RCC_OscConfig+0x254>
 80018d0:	f043 0304 	orr.w	r3, r3, #4
 80018d4:	6223      	str	r3, [r4, #32]
 80018d6:	e7ba      	b.n	800184e <HAL_RCC_OscConfig+0x1ca>
 80018d8:	f023 0301 	bic.w	r3, r3, #1
 80018dc:	6223      	str	r3, [r4, #32]
 80018de:	6a23      	ldr	r3, [r4, #32]
 80018e0:	f023 0304 	bic.w	r3, r3, #4
 80018e4:	e7b6      	b.n	8001854 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e6:	f7ff f955 	bl	8000b94 <HAL_GetTick>
 80018ea:	eba0 0008 	sub.w	r0, r0, r8
 80018ee:	42b0      	cmp	r0, r6
 80018f0:	d9b6      	bls.n	8001860 <HAL_RCC_OscConfig+0x1dc>
 80018f2:	e709      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
 80018f4:	40021000 	.word	0x40021000
 80018f8:	42420000 	.word	0x42420000
 80018fc:	42420480 	.word	0x42420480
 8001900:	20000008 	.word	0x20000008
 8001904:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001908:	4c22      	ldr	r4, [pc, #136]	; (8001994 <HAL_RCC_OscConfig+0x310>)
 800190a:	6863      	ldr	r3, [r4, #4]
 800190c:	f003 030c 	and.w	r3, r3, #12
 8001910:	2b08      	cmp	r3, #8
 8001912:	f43f aee2 	beq.w	80016da <HAL_RCC_OscConfig+0x56>
 8001916:	2300      	movs	r3, #0
 8001918:	4e1f      	ldr	r6, [pc, #124]	; (8001998 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800191a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800191c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800191e:	d12b      	bne.n	8001978 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001920:	f7ff f938 	bl	8000b94 <HAL_GetTick>
 8001924:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	6823      	ldr	r3, [r4, #0]
 8001928:	0199      	lsls	r1, r3, #6
 800192a:	d41f      	bmi.n	800196c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800192c:	6a2b      	ldr	r3, [r5, #32]
 800192e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001932:	d105      	bne.n	8001940 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001934:	6862      	ldr	r2, [r4, #4]
 8001936:	68a9      	ldr	r1, [r5, #8]
 8001938:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800193c:	430a      	orrs	r2, r1
 800193e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001940:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001942:	6862      	ldr	r2, [r4, #4]
 8001944:	430b      	orrs	r3, r1
 8001946:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800194a:	4313      	orrs	r3, r2
 800194c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800194e:	2301      	movs	r3, #1
 8001950:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001952:	f7ff f91f 	bl	8000b94 <HAL_GetTick>
 8001956:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001958:	6823      	ldr	r3, [r4, #0]
 800195a:	019a      	lsls	r2, r3, #6
 800195c:	f53f aea7 	bmi.w	80016ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001960:	f7ff f918 	bl	8000b94 <HAL_GetTick>
 8001964:	1b40      	subs	r0, r0, r5
 8001966:	2802      	cmp	r0, #2
 8001968:	d9f6      	bls.n	8001958 <HAL_RCC_OscConfig+0x2d4>
 800196a:	e6cd      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196c:	f7ff f912 	bl	8000b94 <HAL_GetTick>
 8001970:	1bc0      	subs	r0, r0, r7
 8001972:	2802      	cmp	r0, #2
 8001974:	d9d7      	bls.n	8001926 <HAL_RCC_OscConfig+0x2a2>
 8001976:	e6c7      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001978:	f7ff f90c 	bl	8000b94 <HAL_GetTick>
 800197c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800197e:	6823      	ldr	r3, [r4, #0]
 8001980:	019b      	lsls	r3, r3, #6
 8001982:	f57f ae94 	bpl.w	80016ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001986:	f7ff f905 	bl	8000b94 <HAL_GetTick>
 800198a:	1b40      	subs	r0, r0, r5
 800198c:	2802      	cmp	r0, #2
 800198e:	d9f6      	bls.n	800197e <HAL_RCC_OscConfig+0x2fa>
 8001990:	e6ba      	b.n	8001708 <HAL_RCC_OscConfig+0x84>
 8001992:	bf00      	nop
 8001994:	40021000 	.word	0x40021000
 8001998:	42420060 	.word	0x42420060

0800199c <HAL_RCC_GetSysClockFreq>:
{
 800199c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800199e:	4b18      	ldr	r3, [pc, #96]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x64>)
{
 80019a0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80019a2:	ac02      	add	r4, sp, #8
 80019a4:	f103 0510 	add.w	r5, r3, #16
 80019a8:	4622      	mov	r2, r4
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	6859      	ldr	r1, [r3, #4]
 80019ae:	3308      	adds	r3, #8
 80019b0:	c203      	stmia	r2!, {r0, r1}
 80019b2:	42ab      	cmp	r3, r5
 80019b4:	4614      	mov	r4, r2
 80019b6:	d1f7      	bne.n	80019a8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019b8:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80019bc:	4911      	ldr	r1, [pc, #68]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019be:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80019c2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80019c4:	f003 020c 	and.w	r2, r3, #12
 80019c8:	2a08      	cmp	r2, #8
 80019ca:	d117      	bne.n	80019fc <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019cc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80019d0:	a806      	add	r0, sp, #24
 80019d2:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019d4:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019d6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019da:	d50c      	bpl.n	80019f6 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019dc:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019de:	480a      	ldr	r0, [pc, #40]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019e0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019e4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019e6:	aa06      	add	r2, sp, #24
 80019e8:	4413      	add	r3, r2
 80019ea:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019ee:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80019f2:	b007      	add	sp, #28
 80019f4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x70>)
 80019f8:	4350      	muls	r0, r2
 80019fa:	e7fa      	b.n	80019f2 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80019fc:	4802      	ldr	r0, [pc, #8]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80019fe:	e7f8      	b.n	80019f2 <HAL_RCC_GetSysClockFreq+0x56>
 8001a00:	08004980 	.word	0x08004980
 8001a04:	40021000 	.word	0x40021000
 8001a08:	007a1200 	.word	0x007a1200
 8001a0c:	003d0900 	.word	0x003d0900

08001a10 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a10:	4a4c      	ldr	r2, [pc, #304]	; (8001b44 <HAL_RCC_ClockConfig+0x134>)
{
 8001a12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a16:	6813      	ldr	r3, [r2, #0]
{
 8001a18:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	428b      	cmp	r3, r1
{
 8001a20:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a22:	d327      	bcc.n	8001a74 <HAL_RCC_ClockConfig+0x64>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a24:	682a      	ldr	r2, [r5, #0]
 8001a26:	0791      	lsls	r1, r2, #30
 8001a28:	d431      	bmi.n	8001a8e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2a:	07d2      	lsls	r2, r2, #31
 8001a2c:	d437      	bmi.n	8001a9e <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a2e:	4a45      	ldr	r2, [pc, #276]	; (8001b44 <HAL_RCC_ClockConfig+0x134>)
 8001a30:	6813      	ldr	r3, [r2, #0]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	42b3      	cmp	r3, r6
 8001a38:	d871      	bhi.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3a:	682a      	ldr	r2, [r5, #0]
 8001a3c:	4c42      	ldr	r4, [pc, #264]	; (8001b48 <HAL_RCC_ClockConfig+0x138>)
 8001a3e:	f012 0f04 	tst.w	r2, #4
 8001a42:	d177      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x124>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a44:	0713      	lsls	r3, r2, #28
 8001a46:	d506      	bpl.n	8001a56 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a48:	6863      	ldr	r3, [r4, #4]
 8001a4a:	692a      	ldr	r2, [r5, #16]
 8001a4c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a50:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a54:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a56:	f7ff ffa1 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8001a5a:	6863      	ldr	r3, [r4, #4]
 8001a5c:	4a3b      	ldr	r2, [pc, #236]	; (8001b4c <HAL_RCC_ClockConfig+0x13c>)
 8001a5e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001a62:	5cd3      	ldrb	r3, [r2, r3]
 8001a64:	40d8      	lsrs	r0, r3
 8001a66:	4b3a      	ldr	r3, [pc, #232]	; (8001b50 <HAL_RCC_ClockConfig+0x140>)
 8001a68:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f001 ff0c 	bl	8003888 <HAL_InitTick>
  return HAL_OK;
 8001a70:	2000      	movs	r0, #0
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_ClockConfig+0x7a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a74:	6813      	ldr	r3, [r2, #0]
 8001a76:	f023 0307 	bic.w	r3, r3, #7
 8001a7a:	430b      	orrs	r3, r1
 8001a7c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a7e:	6813      	ldr	r3, [r2, #0]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	428b      	cmp	r3, r1
 8001a86:	d0cd      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001a88:	2001      	movs	r0, #1
}
 8001a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a8e:	492e      	ldr	r1, [pc, #184]	; (8001b48 <HAL_RCC_ClockConfig+0x138>)
 8001a90:	68a8      	ldr	r0, [r5, #8]
 8001a92:	684b      	ldr	r3, [r1, #4]
 8001a94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a98:	4303      	orrs	r3, r0
 8001a9a:	604b      	str	r3, [r1, #4]
 8001a9c:	e7c5      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9e:	686a      	ldr	r2, [r5, #4]
 8001aa0:	4c29      	ldr	r4, [pc, #164]	; (8001b48 <HAL_RCC_ClockConfig+0x138>)
 8001aa2:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa4:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa6:	d11b      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aac:	d0ec      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x78>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aae:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ab4:	f023 0303 	bic.w	r3, r3, #3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001abc:	f7ff f86a 	bl	8000b94 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac0:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001ac2:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d113      	bne.n	8001af0 <HAL_RCC_ClockConfig+0xe0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ac8:	6863      	ldr	r3, [r4, #4]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	d0ad      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad2:	f7ff f85f 	bl	8000b94 <HAL_GetTick>
 8001ad6:	1bc0      	subs	r0, r0, r7
 8001ad8:	4540      	cmp	r0, r8
 8001ada:	d9f5      	bls.n	8001ac8 <HAL_RCC_ClockConfig+0xb8>
          return HAL_TIMEOUT;
 8001adc:	2003      	movs	r0, #3
 8001ade:	e7d4      	b.n	8001a8a <HAL_RCC_ClockConfig+0x7a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae0:	2a02      	cmp	r2, #2
 8001ae2:	d102      	bne.n	8001aea <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001ae8:	e7e0      	b.n	8001aac <HAL_RCC_ClockConfig+0x9c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aea:	f013 0f02 	tst.w	r3, #2
 8001aee:	e7dd      	b.n	8001aac <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d10f      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af4:	6863      	ldr	r3, [r4, #4]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d097      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001afe:	f7ff f849 	bl	8000b94 <HAL_GetTick>
 8001b02:	1bc0      	subs	r0, r0, r7
 8001b04:	4540      	cmp	r0, r8
 8001b06:	d9f5      	bls.n	8001af4 <HAL_RCC_ClockConfig+0xe4>
 8001b08:	e7e8      	b.n	8001adc <HAL_RCC_ClockConfig+0xcc>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0a:	f7ff f843 	bl	8000b94 <HAL_GetTick>
 8001b0e:	1bc0      	subs	r0, r0, r7
 8001b10:	4540      	cmp	r0, r8
 8001b12:	d8e3      	bhi.n	8001adc <HAL_RCC_ClockConfig+0xcc>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b14:	6863      	ldr	r3, [r4, #4]
 8001b16:	f013 0f0c 	tst.w	r3, #12
 8001b1a:	d1f6      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xfa>
 8001b1c:	e787      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1e:	6813      	ldr	r3, [r2, #0]
 8001b20:	f023 0307 	bic.w	r3, r3, #7
 8001b24:	4333      	orrs	r3, r6
 8001b26:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b28:	6813      	ldr	r3, [r2, #0]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	42b3      	cmp	r3, r6
 8001b30:	d1aa      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x78>
 8001b32:	e782      	b.n	8001a3a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b34:	6863      	ldr	r3, [r4, #4]
 8001b36:	68e9      	ldr	r1, [r5, #12]
 8001b38:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b3c:	430b      	orrs	r3, r1
 8001b3e:	6063      	str	r3, [r4, #4]
 8001b40:	e780      	b.n	8001a44 <HAL_RCC_ClockConfig+0x34>
 8001b42:	bf00      	nop
 8001b44:	40022000 	.word	0x40022000
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	08004c85 	.word	0x08004c85
 8001b50:	20000008 	.word	0x20000008

08001b54 <HAL_RCC_GetHCLKFreq>:
}
 8001b54:	4b01      	ldr	r3, [pc, #4]	; (8001b5c <HAL_RCC_GetHCLKFreq+0x8>)
 8001b56:	6818      	ldr	r0, [r3, #0]
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	20000008 	.word	0x20000008

08001b60 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001b6a:	5cd3      	ldrb	r3, [r2, r3]
 8001b6c:	4a03      	ldr	r2, [pc, #12]	; (8001b7c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001b6e:	6810      	ldr	r0, [r2, #0]
}    
 8001b70:	40d8      	lsrs	r0, r3
 8001b72:	4770      	bx	lr
 8001b74:	40021000 	.word	0x40021000
 8001b78:	08004c95 	.word	0x08004c95
 8001b7c:	20000008 	.word	0x20000008

08001b80 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b80:	230f      	movs	r3, #15
 8001b82:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_RCC_GetClockConfig+0x34>)
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	f002 0203 	and.w	r2, r2, #3
 8001b8c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001b94:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001b9c:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ba6:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001ba8:	4b03      	ldr	r3, [pc, #12]	; (8001bb8 <HAL_RCC_GetClockConfig+0x38>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	600b      	str	r3, [r1, #0]
}
 8001bb2:	4770      	bx	lr
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	40022000 	.word	0x40022000

08001bbc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001bbc:	6803      	ldr	r3, [r0, #0]
{
 8001bbe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001bc2:	07d9      	lsls	r1, r3, #31
{
 8001bc4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001bc6:	d520      	bpl.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc8:	4c35      	ldr	r4, [pc, #212]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001bca:	69e3      	ldr	r3, [r4, #28]
 8001bcc:	00da      	lsls	r2, r3, #3
 8001bce:	d432      	bmi.n	8001c36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001bd0:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bd2:	69e3      	ldr	r3, [r4, #28]
 8001bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	61e3      	str	r3, [r4, #28]
 8001bda:	69e3      	ldr	r3, [r4, #28]
 8001bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be4:	4e2f      	ldr	r6, [pc, #188]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001be6:	6833      	ldr	r3, [r6, #0]
 8001be8:	05db      	lsls	r3, r3, #23
 8001bea:	d526      	bpl.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bec:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bee:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001bf2:	d136      	bne.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001bf4:	6a23      	ldr	r3, [r4, #32]
 8001bf6:	686a      	ldr	r2, [r5, #4]
 8001bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c00:	b11f      	cbz	r7, 8001c0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c02:	69e3      	ldr	r3, [r4, #28]
 8001c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c08:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c0a:	6828      	ldr	r0, [r5, #0]
 8001c0c:	0783      	lsls	r3, r0, #30
 8001c0e:	d506      	bpl.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c10:	4a23      	ldr	r2, [pc, #140]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001c12:	68a9      	ldr	r1, [r5, #8]
 8001c14:	6853      	ldr	r3, [r2, #4]
 8001c16:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c1a:	430b      	orrs	r3, r1
 8001c1c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c1e:	f010 0010 	ands.w	r0, r0, #16
 8001c22:	d01b      	beq.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c24:	4a1e      	ldr	r2, [pc, #120]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001c26:	68e9      	ldr	r1, [r5, #12]
 8001c28:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001c2a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c2c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001c30:	430b      	orrs	r3, r1
 8001c32:	6053      	str	r3, [r2, #4]
 8001c34:	e012      	b.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001c36:	2700      	movs	r7, #0
 8001c38:	e7d4      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c3a:	6833      	ldr	r3, [r6, #0]
 8001c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c40:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001c42:	f7fe ffa7 	bl	8000b94 <HAL_GetTick>
 8001c46:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c48:	6833      	ldr	r3, [r6, #0]
 8001c4a:	05d8      	lsls	r0, r3, #23
 8001c4c:	d4ce      	bmi.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c4e:	f7fe ffa1 	bl	8000b94 <HAL_GetTick>
 8001c52:	eba0 0008 	sub.w	r0, r0, r8
 8001c56:	2864      	cmp	r0, #100	; 0x64
 8001c58:	d9f6      	bls.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001c5a:	2003      	movs	r0, #3
}
 8001c5c:	b002      	add	sp, #8
 8001c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c62:	686a      	ldr	r2, [r5, #4]
 8001c64:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d0c3      	beq.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c70:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c72:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c74:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c7a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001c7c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001c7e:	07d9      	lsls	r1, r3, #31
 8001c80:	d5b8      	bpl.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001c82:	f7fe ff87 	bl	8000b94 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c86:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001c8a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c8c:	6a23      	ldr	r3, [r4, #32]
 8001c8e:	079a      	lsls	r2, r3, #30
 8001c90:	d4b0      	bmi.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c92:	f7fe ff7f 	bl	8000b94 <HAL_GetTick>
 8001c96:	1b80      	subs	r0, r0, r6
 8001c98:	4540      	cmp	r0, r8
 8001c9a:	d9f7      	bls.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001c9c:	e7dd      	b.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40007000 	.word	0x40007000
 8001ca8:	42420440 	.word	0x42420440

08001cac <HAL_TIM_Base_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cac:	4770      	bx	lr

08001cae <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cae:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8001cb0:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	f042 0201 	orr.w	r2, r2, #1
 8001cb8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f042 0201 	orr.w	r2, r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]
}
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_TIM_OC_DelayElapsedCallback>:
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_TIM_IC_CaptureCallback>:
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001cc8:	4770      	bx	lr

08001cca <HAL_TIM_TriggerCallback>:
 8001cca:	4770      	bx	lr

08001ccc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ccc:	6803      	ldr	r3, [r0, #0]
{
 8001cce:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cd0:	691a      	ldr	r2, [r3, #16]
{
 8001cd2:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cd4:	0791      	lsls	r1, r2, #30
 8001cd6:	d50e      	bpl.n	8001cf6 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001cd8:	68da      	ldr	r2, [r3, #12]
 8001cda:	0792      	lsls	r2, r2, #30
 8001cdc:	d50b      	bpl.n	8001cf6 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cde:	f06f 0202 	mvn.w	r2, #2
 8001ce2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ce4:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ce6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ce8:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cea:	079b      	lsls	r3, r3, #30
 8001cec:	d077      	beq.n	8001dde <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001cee:	f7ff ffea 	bl	8001cc6 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cf6:	6823      	ldr	r3, [r4, #0]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	0750      	lsls	r0, r2, #29
 8001cfc:	d510      	bpl.n	8001d20 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	0751      	lsls	r1, r2, #29
 8001d02:	d50d      	bpl.n	8001d20 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d04:	f06f 0204 	mvn.w	r2, #4
 8001d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d0a:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d0c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d0e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d10:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001d14:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d16:	d068      	beq.n	8001dea <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d18:	f7ff ffd5 	bl	8001cc6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	0712      	lsls	r2, r2, #28
 8001d26:	d50f      	bpl.n	8001d48 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d28:	68da      	ldr	r2, [r3, #12]
 8001d2a:	0710      	lsls	r0, r2, #28
 8001d2c:	d50c      	bpl.n	8001d48 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d2e:	f06f 0208 	mvn.w	r2, #8
 8001d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d34:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d36:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d38:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d3a:	0799      	lsls	r1, r3, #30
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d3e:	d05a      	beq.n	8001df6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d40:	f7ff ffc1 	bl	8001cc6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d44:	2300      	movs	r3, #0
 8001d46:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	691a      	ldr	r2, [r3, #16]
 8001d4c:	06d2      	lsls	r2, r2, #27
 8001d4e:	d510      	bpl.n	8001d72 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	06d0      	lsls	r0, r2, #27
 8001d54:	d50d      	bpl.n	8001d72 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d56:	f06f 0210 	mvn.w	r2, #16
 8001d5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d5c:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d5e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d60:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d62:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001d66:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d68:	d04b      	beq.n	8001e02 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d6a:	f7ff ffac 	bl	8001cc6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	691a      	ldr	r2, [r3, #16]
 8001d76:	07d1      	lsls	r1, r2, #31
 8001d78:	d508      	bpl.n	8001d8c <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	07d2      	lsls	r2, r2, #31
 8001d7e:	d505      	bpl.n	8001d8c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d80:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d84:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d86:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d88:	f001 f97c 	bl	8003084 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	691a      	ldr	r2, [r3, #16]
 8001d90:	0610      	lsls	r0, r2, #24
 8001d92:	d508      	bpl.n	8001da6 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	0611      	lsls	r1, r2, #24
 8001d98:	d505      	bpl.n	8001da6 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d9a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001d9e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001da0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001da2:	f000 f888 	bl	8001eb6 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	691a      	ldr	r2, [r3, #16]
 8001daa:	0652      	lsls	r2, r2, #25
 8001dac:	d508      	bpl.n	8001dc0 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	0650      	lsls	r0, r2, #25
 8001db2:	d505      	bpl.n	8001dc0 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001db4:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001db8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001dbc:	f7ff ff85 	bl	8001cca <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dc0:	6823      	ldr	r3, [r4, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	0691      	lsls	r1, r2, #26
 8001dc6:	d522      	bpl.n	8001e0e <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	0692      	lsls	r2, r2, #26
 8001dcc:	d51f      	bpl.n	8001e0e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dce:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001dd2:	4620      	mov	r0, r4
    }
  }
}
 8001dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dd8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001dda:	f000 b86b 	b.w	8001eb4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dde:	f7ff ff71 	bl	8001cc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de2:	4620      	mov	r0, r4
 8001de4:	f7ff ff70 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001de8:	e783      	b.n	8001cf2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dea:	f7ff ff6b 	bl	8001cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dee:	4620      	mov	r0, r4
 8001df0:	f7ff ff6a 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001df4:	e792      	b.n	8001d1c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df6:	f7ff ff65 	bl	8001cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	f7ff ff64 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e00:	e7a0      	b.n	8001d44 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e02:	f7ff ff5f 	bl	8001cc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e06:	4620      	mov	r0, r4
 8001e08:	f7ff ff5e 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e0c:	e7af      	b.n	8001d6e <HAL_TIM_IRQHandler+0xa2>
}
 8001e0e:	bd10      	pop	{r4, pc}

08001e10 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e10:	4a1a      	ldr	r2, [pc, #104]	; (8001e7c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001e12:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e14:	4290      	cmp	r0, r2
 8001e16:	d00a      	beq.n	8001e2e <TIM_Base_SetConfig+0x1e>
 8001e18:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e1c:	d007      	beq.n	8001e2e <TIM_Base_SetConfig+0x1e>
 8001e1e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e22:	4290      	cmp	r0, r2
 8001e24:	d003      	beq.n	8001e2e <TIM_Base_SetConfig+0x1e>
 8001e26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e2a:	4290      	cmp	r0, r2
 8001e2c:	d115      	bne.n	8001e5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001e2e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e34:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e36:	4a11      	ldr	r2, [pc, #68]	; (8001e7c <TIM_Base_SetConfig+0x6c>)
 8001e38:	4290      	cmp	r0, r2
 8001e3a:	d00a      	beq.n	8001e52 <TIM_Base_SetConfig+0x42>
 8001e3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e40:	d007      	beq.n	8001e52 <TIM_Base_SetConfig+0x42>
 8001e42:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e46:	4290      	cmp	r0, r2
 8001e48:	d003      	beq.n	8001e52 <TIM_Base_SetConfig+0x42>
 8001e4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e4e:	4290      	cmp	r0, r2
 8001e50:	d103      	bne.n	8001e5a <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e52:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e58:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e5a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e60:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001e62:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e64:	688b      	ldr	r3, [r1, #8]
 8001e66:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001e68:	680b      	ldr	r3, [r1, #0]
 8001e6a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e6c:	4b03      	ldr	r3, [pc, #12]	; (8001e7c <TIM_Base_SetConfig+0x6c>)
 8001e6e:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e70:	bf04      	itt	eq
 8001e72:	690b      	ldreq	r3, [r1, #16]
 8001e74:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001e76:	2301      	movs	r3, #1
 8001e78:	6143      	str	r3, [r0, #20]
}
 8001e7a:	4770      	bx	lr
 8001e7c:	40012c00 	.word	0x40012c00

08001e80 <HAL_TIM_Base_Init>:
{
 8001e80:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e82:	4604      	mov	r4, r0
 8001e84:	b1a0      	cbz	r0, 8001eb0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e86:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e8e:	b91b      	cbnz	r3, 8001e98 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e90:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e94:	f7ff ff0a 	bl	8001cac <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001e98:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e9a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001e9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ea0:	1d21      	adds	r1, r4, #4
 8001ea2:	f7ff ffb5 	bl	8001e10 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001ea6:	2301      	movs	r3, #1
  return HAL_OK;
 8001ea8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001eaa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001eae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	e7fc      	b.n	8001eae <HAL_TIM_Base_Init+0x2e>

08001eb4 <HAL_TIMEx_CommutationCallback>:
 8001eb4:	4770      	bx	lr

08001eb6 <HAL_TIMEx_BreakCallback>:
 8001eb6:	4770      	bx	lr

08001eb8 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001eb8:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001eba:	f000 fb55 	bl	8002568 <xTaskGetSchedulerState>
 8001ebe:	2801      	cmp	r0, #1
 8001ec0:	d003      	beq.n	8001eca <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001ec2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8001ec6:	f000 bc05 	b.w	80026d4 <xPortSysTickHandler>
}
 8001eca:	bd08      	pop	{r3, pc}

08001ecc <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ecc:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ed0:	f100 0308 	add.w	r3, r0, #8
 8001ed4:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ed6:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001eda:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001ee0:	4770      	bx	lr

08001ee2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001ee6:	4770      	bx	lr

08001ee8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ee8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001eea:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001eec:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001eee:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ef4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001ef6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001ef8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001efa:	3301      	adds	r3, #1
 8001efc:	6003      	str	r3, [r0, #0]
}
 8001efe:	4770      	bx	lr

08001f00 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f00:	680a      	ldr	r2, [r1, #0]
{
 8001f02:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f04:	1c53      	adds	r3, r2, #1
 8001f06:	d10a      	bne.n	8001f1e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f08:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f0e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f10:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f12:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001f14:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001f16:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001f18:	3301      	adds	r3, #1
 8001f1a:	6003      	str	r3, [r0, #0]
}
 8001f1c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f1e:	f100 0308 	add.w	r3, r0, #8
 8001f22:	685c      	ldr	r4, [r3, #4]
 8001f24:	6825      	ldr	r5, [r4, #0]
 8001f26:	4295      	cmp	r5, r2
 8001f28:	d8ef      	bhi.n	8001f0a <vListInsert+0xa>
 8001f2a:	4623      	mov	r3, r4
 8001f2c:	e7f9      	b.n	8001f22 <vListInsert+0x22>

08001f2e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001f2e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f30:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8001f34:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f36:	6882      	ldr	r2, [r0, #8]
 8001f38:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f3a:	6859      	ldr	r1, [r3, #4]
 8001f3c:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f3e:	bf08      	it	eq
 8001f40:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001f42:	2200      	movs	r2, #0
 8001f44:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	3801      	subs	r0, #1
 8001f4a:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001f4c:	4770      	bx	lr
	...

08001f50 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f50:	4a06      	ldr	r2, [pc, #24]	; (8001f6c <prvResetNextTaskUnblockTime+0x1c>)
 8001f52:	6813      	ldr	r3, [r2, #0]
 8001f54:	6819      	ldr	r1, [r3, #0]
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <prvResetNextTaskUnblockTime+0x20>)
 8001f58:	b919      	cbnz	r1, 8001f62 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001f5a:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001f5e:	601a      	str	r2, [r3, #0]
	}
}
 8001f60:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001f66:	68d2      	ldr	r2, [r2, #12]
 8001f68:	6852      	ldr	r2, [r2, #4]
 8001f6a:	e7f8      	b.n	8001f5e <prvResetNextTaskUnblockTime+0xe>
 8001f6c:	20000090 	.word	0x20000090
 8001f70:	20000168 	.word	0x20000168

08001f74 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f76:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f78:	4e1b      	ldr	r6, [pc, #108]	; (8001fe8 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001f7a:	681c      	ldr	r4, [r3, #0]
{
 8001f7c:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f7e:	6830      	ldr	r0, [r6, #0]
{
 8001f80:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f82:	3004      	adds	r0, #4
 8001f84:	f7ff ffd3 	bl	8001f2e <uxListRemove>
 8001f88:	4633      	mov	r3, r6
 8001f8a:	b940      	cbnz	r0, 8001f9e <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	6831      	ldr	r1, [r6, #0]
 8001f90:	4e16      	ldr	r6, [pc, #88]	; (8001fec <prvAddCurrentTaskToDelayedList+0x78>)
 8001f92:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001f94:	6832      	ldr	r2, [r6, #0]
 8001f96:	4088      	lsls	r0, r1
 8001f98:	ea22 0200 	bic.w	r2, r2, r0
 8001f9c:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f9e:	1c6a      	adds	r2, r5, #1
 8001fa0:	d107      	bne.n	8001fb2 <prvAddCurrentTaskToDelayedList+0x3e>
 8001fa2:	b137      	cbz	r7, 8001fb2 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fa4:	6819      	ldr	r1, [r3, #0]
 8001fa6:	4812      	ldr	r0, [pc, #72]	; (8001ff0 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001fa8:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001faa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fae:	f7ff bf9b 	b.w	8001ee8 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	1964      	adds	r4, r4, r5
 8001fb6:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001fb8:	d307      	bcc.n	8001fca <prvAddCurrentTaskToDelayedList+0x56>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fba:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <prvAddCurrentTaskToDelayedList+0x80>)
 8001fbc:	6810      	ldr	r0, [r2, #0]
 8001fbe:	6819      	ldr	r1, [r3, #0]
}
 8001fc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fc4:	3104      	adds	r1, #4
 8001fc6:	f7ff bf9b 	b.w	8001f00 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <prvAddCurrentTaskToDelayedList+0x84>)
 8001fcc:	6810      	ldr	r0, [r2, #0]
 8001fce:	6819      	ldr	r1, [r3, #0]
 8001fd0:	3104      	adds	r1, #4
 8001fd2:	f7ff ff95 	bl	8001f00 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <prvAddCurrentTaskToDelayedList+0x88>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8001fdc:	bf88      	it	hi
 8001fde:	601c      	strhi	r4, [r3, #0]
}
 8001fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200001b0 	.word	0x200001b0
 8001fe8:	2000008c 	.word	0x2000008c
 8001fec:	20000138 	.word	0x20000138
 8001ff0:	20000188 	.word	0x20000188
 8001ff4:	20000094 	.word	0x20000094
 8001ff8:	20000090 	.word	0x20000090
 8001ffc:	20000168 	.word	0x20000168

08002000 <xTaskCreate>:
	{
 8002000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002004:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002008:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800200a:	4650      	mov	r0, sl
	{
 800200c:	460f      	mov	r7, r1
 800200e:	4699      	mov	r9, r3
 8002010:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002012:	f000 fbf7 	bl	8002804 <pvPortMalloc>
			if( pxStack != NULL )
 8002016:	4605      	mov	r5, r0
 8002018:	2800      	cmp	r0, #0
 800201a:	f000 8097 	beq.w	800214c <xTaskCreate+0x14c>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800201e:	2064      	movs	r0, #100	; 0x64
 8002020:	f000 fbf0 	bl	8002804 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002024:	4604      	mov	r4, r0
 8002026:	2800      	cmp	r0, #0
 8002028:	f000 808d 	beq.w	8002146 <xTaskCreate+0x146>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800202c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8002030:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002032:	4455      	add	r5, sl
 8002034:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002036:	f025 0a07 	bic.w	sl, r5, #7
 800203a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 800203e:	371d      	adds	r7, #29
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002040:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002044:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002048:	7819      	ldrb	r1, [r3, #0]
 800204a:	b109      	cbz	r1, 8002050 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800204c:	429f      	cmp	r7, r3
 800204e:	d1f7      	bne.n	8002040 <xTaskCreate+0x40>
 8002050:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002052:	f04f 0b00 	mov.w	fp, #0
 8002056:	2d06      	cmp	r5, #6
 8002058:	bf28      	it	cs
 800205a:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800205c:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800205e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8002060:	e9c4 5b15 	strd	r5, fp, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002064:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002066:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800206a:	f7ff ff3a 	bl	8001ee2 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800206e:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002072:	f104 0018 	add.w	r0, r4, #24
 8002076:	f7ff ff34 	bl	8001ee2 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800207a:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800207e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002080:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002082:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002084:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002088:	464a      	mov	r2, r9
 800208a:	4641      	mov	r1, r8
 800208c:	4650      	mov	r0, sl
 800208e:	f000 faa3 	bl	80025d8 <pxPortInitialiseStack>
 8002092:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002094:	b106      	cbz	r6, 8002098 <xTaskCreate+0x98>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002096:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002098:	f000 fac4 	bl	8002624 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800209c:	4b32      	ldr	r3, [pc, #200]	; (8002168 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 800209e:	4e33      	ldr	r6, [pc, #204]	; (800216c <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 8002198 <xTaskCreate+0x198>
 80020a6:	3201      	adds	r2, #1
 80020a8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80020aa:	6835      	ldr	r5, [r6, #0]
 80020ac:	2d00      	cmp	r5, #0
 80020ae:	d150      	bne.n	8002152 <xTaskCreate+0x152>
			pxCurrentTCB = pxNewTCB;
 80020b0:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d11f      	bne.n	80020f8 <xTaskCreate+0xf8>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80020b8:	f04f 0914 	mov.w	r9, #20
 80020bc:	fb09 8005 	mla	r0, r9, r5, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020c0:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80020c2:	f7ff ff03 	bl	8001ecc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020c6:	2d07      	cmp	r5, #7
 80020c8:	d1f8      	bne.n	80020bc <xTaskCreate+0xbc>
	vListInitialise( &xDelayedTaskList1 );
 80020ca:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800219c <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 80020ce:	4d28      	ldr	r5, [pc, #160]	; (8002170 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 80020d0:	4648      	mov	r0, r9
 80020d2:	f7ff fefb 	bl	8001ecc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80020d6:	4628      	mov	r0, r5
 80020d8:	f7ff fef8 	bl	8001ecc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80020dc:	4825      	ldr	r0, [pc, #148]	; (8002174 <xTaskCreate+0x174>)
 80020de:	f7ff fef5 	bl	8001ecc <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80020e2:	4825      	ldr	r0, [pc, #148]	; (8002178 <xTaskCreate+0x178>)
 80020e4:	f7ff fef2 	bl	8001ecc <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80020e8:	4824      	ldr	r0, [pc, #144]	; (800217c <xTaskCreate+0x17c>)
 80020ea:	f7ff feef 	bl	8001ecc <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80020ee:	4b24      	ldr	r3, [pc, #144]	; (8002180 <xTaskCreate+0x180>)
 80020f0:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80020f4:	4b23      	ldr	r3, [pc, #140]	; (8002184 <xTaskCreate+0x184>)
 80020f6:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80020f8:	2501      	movs	r5, #1
		uxTaskNumber++;
 80020fa:	4a23      	ldr	r2, [pc, #140]	; (8002188 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80020fc:	4923      	ldr	r1, [pc, #140]	; (800218c <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80020fe:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002100:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8002102:	3301      	adds	r3, #1
 8002104:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002106:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002108:	fa05 f302 	lsl.w	r3, r5, r2
 800210c:	4303      	orrs	r3, r0
 800210e:	2014      	movs	r0, #20
 8002110:	600b      	str	r3, [r1, #0]
 8002112:	fb00 8002 	mla	r0, r0, r2, r8
 8002116:	4639      	mov	r1, r7
 8002118:	f7ff fee6 	bl	8001ee8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800211c:	f000 faa4 	bl	8002668 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <xTaskCreate+0x190>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	b163      	cbz	r3, 8002140 <xTaskCreate+0x140>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002126:	6833      	ldr	r3, [r6, #0]
 8002128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800212a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800212c:	429a      	cmp	r2, r3
 800212e:	d207      	bcs.n	8002140 <xTaskCreate+0x140>
			taskYIELD_IF_USING_PREEMPTION();
 8002130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002134:	4b17      	ldr	r3, [pc, #92]	; (8002194 <xTaskCreate+0x194>)
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	f3bf 8f4f 	dsb	sy
 800213c:	f3bf 8f6f 	isb	sy
	}
 8002140:	4628      	mov	r0, r5
 8002142:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002146:	4628      	mov	r0, r5
 8002148:	f000 fbe8 	bl	800291c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800214c:	f04f 35ff 	mov.w	r5, #4294967295
 8002150:	e7f6      	b.n	8002140 <xTaskCreate+0x140>
			if( xSchedulerRunning == pdFALSE )
 8002152:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <xTaskCreate+0x190>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1ce      	bne.n	80020f8 <xTaskCreate+0xf8>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800215a:	6833      	ldr	r3, [r6, #0]
 800215c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800215e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002160:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002162:	bf28      	it	cs
 8002164:	6034      	strcs	r4, [r6, #0]
 8002166:	e7c7      	b.n	80020f8 <xTaskCreate+0xf8>
 8002168:	20000124 	.word	0x20000124
 800216c:	2000008c 	.word	0x2000008c
 8002170:	20000150 	.word	0x20000150
 8002174:	20000170 	.word	0x20000170
 8002178:	2000019c 	.word	0x2000019c
 800217c:	20000188 	.word	0x20000188
 8002180:	20000090 	.word	0x20000090
 8002184:	20000094 	.word	0x20000094
 8002188:	20000134 	.word	0x20000134
 800218c:	20000138 	.word	0x20000138
 8002190:	20000184 	.word	0x20000184
 8002194:	e000ed04 	.word	0xe000ed04
 8002198:	20000098 	.word	0x20000098
 800219c:	2000013c 	.word	0x2000013c

080021a0 <vTaskStartScheduler>:
{
 80021a0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80021a2:	2400      	movs	r4, #0
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <vTaskStartScheduler+0x60>)
 80021a6:	9400      	str	r4, [sp, #0]
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	2280      	movs	r2, #128	; 0x80
 80021ac:	4623      	mov	r3, r4
 80021ae:	4915      	ldr	r1, [pc, #84]	; (8002204 <vTaskStartScheduler+0x64>)
 80021b0:	4815      	ldr	r0, [pc, #84]	; (8002208 <vTaskStartScheduler+0x68>)
 80021b2:	f7ff ff25 	bl	8002000 <xTaskCreate>
	if( xReturn == pdPASS )
 80021b6:	2801      	cmp	r0, #1
 80021b8:	d114      	bne.n	80021e4 <vTaskStartScheduler+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80021ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021be:	f383 8811 	msr	BASEPRI, r3
 80021c2:	f3bf 8f6f 	isb	sy
 80021c6:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80021ca:	f04f 32ff 	mov.w	r2, #4294967295
 80021ce:	4b0f      	ldr	r3, [pc, #60]	; (800220c <vTaskStartScheduler+0x6c>)
 80021d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80021d2:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <vTaskStartScheduler+0x70>)
 80021d4:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <vTaskStartScheduler+0x74>)
 80021d8:	601c      	str	r4, [r3, #0]
}
 80021da:	b002      	add	sp, #8
 80021dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80021e0:	f000 baa2 	b.w	8002728 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80021e4:	3001      	adds	r0, #1
 80021e6:	d108      	bne.n	80021fa <vTaskStartScheduler+0x5a>
 80021e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ec:	f383 8811 	msr	BASEPRI, r3
 80021f0:	f3bf 8f6f 	isb	sy
 80021f4:	f3bf 8f4f 	dsb	sy
 80021f8:	e7fe      	b.n	80021f8 <vTaskStartScheduler+0x58>
}
 80021fa:	b002      	add	sp, #8
 80021fc:	bd10      	pop	{r4, pc}
 80021fe:	bf00      	nop
 8002200:	20000164 	.word	0x20000164
 8002204:	08004990 	.word	0x08004990
 8002208:	08002481 	.word	0x08002481
 800220c:	20000168 	.word	0x20000168
 8002210:	20000184 	.word	0x20000184
 8002214:	200001b0 	.word	0x200001b0

08002218 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002218:	4a02      	ldr	r2, [pc, #8]	; (8002224 <vTaskSuspendAll+0xc>)
 800221a:	6813      	ldr	r3, [r2, #0]
 800221c:	3301      	adds	r3, #1
 800221e:	6013      	str	r3, [r2, #0]
}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000130 	.word	0x20000130

08002228 <xTaskIncrementTick>:
{
 8002228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800222c:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <xTaskIncrementTick+0xf8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d16e      	bne.n	8002312 <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + 1;
 8002234:	4b3b      	ldr	r3, [pc, #236]	; (8002324 <xTaskIncrementTick+0xfc>)
 8002236:	681c      	ldr	r4, [r3, #0]
 8002238:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800223a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800223c:	b9bc      	cbnz	r4, 800226e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800223e:	4b3a      	ldr	r3, [pc, #232]	; (8002328 <xTaskIncrementTick+0x100>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	b142      	cbz	r2, 8002258 <xTaskIncrementTick+0x30>
 8002246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800224a:	f383 8811 	msr	BASEPRI, r3
 800224e:	f3bf 8f6f 	isb	sy
 8002252:	f3bf 8f4f 	dsb	sy
 8002256:	e7fe      	b.n	8002256 <xTaskIncrementTick+0x2e>
 8002258:	4a34      	ldr	r2, [pc, #208]	; (800232c <xTaskIncrementTick+0x104>)
 800225a:	6819      	ldr	r1, [r3, #0]
 800225c:	6810      	ldr	r0, [r2, #0]
 800225e:	6018      	str	r0, [r3, #0]
 8002260:	6011      	str	r1, [r2, #0]
 8002262:	4a33      	ldr	r2, [pc, #204]	; (8002330 <xTaskIncrementTick+0x108>)
 8002264:	6813      	ldr	r3, [r2, #0]
 8002266:	3301      	adds	r3, #1
 8002268:	6013      	str	r3, [r2, #0]
 800226a:	f7ff fe71 	bl	8001f50 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800226e:	4d31      	ldr	r5, [pc, #196]	; (8002334 <xTaskIncrementTick+0x10c>)
BaseType_t xSwitchRequired = pdFALSE;
 8002270:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002274:	682b      	ldr	r3, [r5, #0]
 8002276:	4f30      	ldr	r7, [pc, #192]	; (8002338 <xTaskIncrementTick+0x110>)
 8002278:	42a3      	cmp	r3, r4
 800227a:	d911      	bls.n	80022a0 <xTaskIncrementTick+0x78>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	4b2f      	ldr	r3, [pc, #188]	; (800233c <xTaskIncrementTick+0x114>)
 8002280:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002282:	2214      	movs	r2, #20
 8002284:	434a      	muls	r2, r1
 8002286:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002288:	2a02      	cmp	r2, #2
 800228a:	bf28      	it	cs
 800228c:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002290:	4a2b      	ldr	r2, [pc, #172]	; (8002340 <xTaskIncrementTick+0x118>)
 8002292:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002294:	2a00      	cmp	r2, #0
}
 8002296:	bf0c      	ite	eq
 8002298:	4658      	moveq	r0, fp
 800229a:	2001      	movne	r0, #1
 800229c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80022a0:	f8df a084 	ldr.w	sl, [pc, #132]	; 8002328 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80022a4:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8002348 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80022a8:	f8da 2000 	ldr.w	r2, [sl]
 80022ac:	6812      	ldr	r2, [r2, #0]
 80022ae:	b91a      	cbnz	r2, 80022b8 <xTaskIncrementTick+0x90>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022b0:	f04f 32ff 	mov.w	r2, #4294967295
 80022b4:	602a      	str	r2, [r5, #0]
					break;
 80022b6:	e7e1      	b.n	800227c <xTaskIncrementTick+0x54>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80022b8:	f8da 2000 	ldr.w	r2, [sl]
 80022bc:	68d2      	ldr	r2, [r2, #12]
 80022be:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80022c0:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80022c2:	428c      	cmp	r4, r1
 80022c4:	d201      	bcs.n	80022ca <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 80022c6:	6029      	str	r1, [r5, #0]
						break;
 80022c8:	e7d8      	b.n	800227c <xTaskIncrementTick+0x54>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022ca:	f106 0804 	add.w	r8, r6, #4
 80022ce:	4640      	mov	r0, r8
 80022d0:	f7ff fe2d 	bl	8001f2e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80022d4:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80022d6:	b119      	cbz	r1, 80022e0 <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022d8:	f106 0018 	add.w	r0, r6, #24
 80022dc:	f7ff fe27 	bl	8001f2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80022e0:	2201      	movs	r2, #1
 80022e2:	f04f 0c14 	mov.w	ip, #20
 80022e6:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80022e8:	f8d9 3000 	ldr.w	r3, [r9]
 80022ec:	fa02 f100 	lsl.w	r1, r2, r0
 80022f0:	4319      	orrs	r1, r3
 80022f2:	4b12      	ldr	r3, [pc, #72]	; (800233c <xTaskIncrementTick+0x114>)
 80022f4:	f8c9 1000 	str.w	r1, [r9]
 80022f8:	fb0c 3000 	mla	r0, ip, r0, r3
 80022fc:	4641      	mov	r1, r8
 80022fe:	f7ff fdf3 	bl	8001ee8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002302:	6838      	ldr	r0, [r7, #0]
 8002304:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002306:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002308:	4291      	cmp	r1, r2
 800230a:	bf28      	it	cs
 800230c:	f04f 0b01 	movcs.w	fp, #1
 8002310:	e7ca      	b.n	80022a8 <xTaskIncrementTick+0x80>
		++uxPendedTicks;
 8002312:	4a0c      	ldr	r2, [pc, #48]	; (8002344 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8002314:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8002318:	6813      	ldr	r3, [r2, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e7b7      	b.n	8002290 <xTaskIncrementTick+0x68>
 8002320:	20000130 	.word	0x20000130
 8002324:	200001b0 	.word	0x200001b0
 8002328:	20000090 	.word	0x20000090
 800232c:	20000094 	.word	0x20000094
 8002330:	2000016c 	.word	0x2000016c
 8002334:	20000168 	.word	0x20000168
 8002338:	2000008c 	.word	0x2000008c
 800233c:	20000098 	.word	0x20000098
 8002340:	200001b4 	.word	0x200001b4
 8002344:	2000012c 	.word	0x2000012c
 8002348:	20000138 	.word	0x20000138

0800234c <xTaskResumeAll>:
{
 800234c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002350:	4c30      	ldr	r4, [pc, #192]	; (8002414 <xTaskResumeAll+0xc8>)
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	b943      	cbnz	r3, 8002368 <xTaskResumeAll+0x1c>
 8002356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800235a:	f383 8811 	msr	BASEPRI, r3
 800235e:	f3bf 8f6f 	isb	sy
 8002362:	f3bf 8f4f 	dsb	sy
 8002366:	e7fe      	b.n	8002366 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002368:	f000 f95c 	bl	8002624 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	3b01      	subs	r3, #1
 8002370:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002372:	6824      	ldr	r4, [r4, #0]
 8002374:	b12c      	cbz	r4, 8002382 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002376:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002378:	f000 f976 	bl	8002668 <vPortExitCritical>
}
 800237c:	4620      	mov	r0, r4
 800237e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002382:	4b25      	ldr	r3, [pc, #148]	; (8002418 <xTaskResumeAll+0xcc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f5      	beq.n	8002376 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800238a:	4d24      	ldr	r5, [pc, #144]	; (800241c <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 800238c:	4e24      	ldr	r6, [pc, #144]	; (8002420 <xTaskResumeAll+0xd4>)
 800238e:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002434 <xTaskResumeAll+0xe8>
 8002392:	e01f      	b.n	80023d4 <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002394:	68eb      	ldr	r3, [r5, #12]
					prvAddTaskToReadyList( pxTCB );
 8002396:	2701      	movs	r7, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002398:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800239a:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800239e:	f104 0018 	add.w	r0, r4, #24
 80023a2:	f7ff fdc4 	bl	8001f2e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023a6:	4648      	mov	r0, r9
 80023a8:	f7ff fdc1 	bl	8001f2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80023ac:	2014      	movs	r0, #20
 80023ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023b0:	6831      	ldr	r1, [r6, #0]
 80023b2:	fa07 f302 	lsl.w	r3, r7, r2
 80023b6:	430b      	orrs	r3, r1
 80023b8:	fb00 8002 	mla	r0, r0, r2, r8
 80023bc:	4649      	mov	r1, r9
 80023be:	6033      	str	r3, [r6, #0]
 80023c0:	f7ff fd92 	bl	8001ee8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023c4:	4b17      	ldr	r3, [pc, #92]	; (8002424 <xTaskResumeAll+0xd8>)
 80023c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d301      	bcc.n	80023d4 <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <xTaskResumeAll+0xdc>)
 80023d2:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80023d4:	682b      	ldr	r3, [r5, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1dc      	bne.n	8002394 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 80023da:	b10c      	cbz	r4, 80023e0 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 80023dc:	f7ff fdb8 	bl	8001f50 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80023e0:	4d12      	ldr	r5, [pc, #72]	; (800242c <xTaskResumeAll+0xe0>)
 80023e2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80023e4:	b144      	cbz	r4, 80023f8 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 80023e6:	2701      	movs	r7, #1
 80023e8:	4e0f      	ldr	r6, [pc, #60]	; (8002428 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 80023ea:	f7ff ff1d 	bl	8002228 <xTaskIncrementTick>
 80023ee:	b100      	cbz	r0, 80023f2 <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 80023f0:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80023f2:	3c01      	subs	r4, #1
 80023f4:	d1f9      	bne.n	80023ea <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 80023f6:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <xTaskResumeAll+0xdc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0ba      	beq.n	8002376 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <xTaskResumeAll+0xe4>)
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	f3bf 8f4f 	dsb	sy
 800240c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002410:	2401      	movs	r4, #1
 8002412:	e7b1      	b.n	8002378 <xTaskResumeAll+0x2c>
 8002414:	20000130 	.word	0x20000130
 8002418:	20000124 	.word	0x20000124
 800241c:	20000170 	.word	0x20000170
 8002420:	20000138 	.word	0x20000138
 8002424:	2000008c 	.word	0x2000008c
 8002428:	200001b4 	.word	0x200001b4
 800242c:	2000012c 	.word	0x2000012c
 8002430:	e000ed04 	.word	0xe000ed04
 8002434:	20000098 	.word	0x20000098

08002438 <vTaskDelay>:
	{
 8002438:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800243a:	b940      	cbnz	r0, 800244e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 800243c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002440:	4b0d      	ldr	r3, [pc, #52]	; (8002478 <vTaskDelay+0x40>)
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	f3bf 8f6f 	isb	sy
	}
 800244c:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <vTaskDelay+0x44>)
 8002450:	6819      	ldr	r1, [r3, #0]
 8002452:	b141      	cbz	r1, 8002466 <vTaskDelay+0x2e>
 8002454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002458:	f383 8811 	msr	BASEPRI, r3
 800245c:	f3bf 8f6f 	isb	sy
 8002460:	f3bf 8f4f 	dsb	sy
 8002464:	e7fe      	b.n	8002464 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002466:	f7ff fed7 	bl	8002218 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800246a:	f7ff fd83 	bl	8001f74 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800246e:	f7ff ff6d 	bl	800234c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002472:	2800      	cmp	r0, #0
 8002474:	d0e2      	beq.n	800243c <vTaskDelay+0x4>
 8002476:	e7e9      	b.n	800244c <vTaskDelay+0x14>
 8002478:	e000ed04 	.word	0xe000ed04
 800247c:	20000130 	.word	0x20000130

08002480 <prvIdleTask>:
{
 8002480:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002482:	4e17      	ldr	r6, [pc, #92]	; (80024e0 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002484:	4c17      	ldr	r4, [pc, #92]	; (80024e4 <prvIdleTask+0x64>)
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	b963      	cbnz	r3, 80024a4 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <prvIdleTask+0x68>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d9f8      	bls.n	8002484 <prvIdleTask+0x4>
				taskYIELD();
 8002492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <prvIdleTask+0x6c>)
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	f3bf 8f4f 	dsb	sy
 800249e:	f3bf 8f6f 	isb	sy
 80024a2:	e7ef      	b.n	8002484 <prvIdleTask+0x4>
			vTaskSuspendAll();
 80024a4:	f7ff feb8 	bl	8002218 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80024a8:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 80024aa:	f7ff ff4f 	bl	800234c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 80024ae:	2d00      	cmp	r5, #0
 80024b0:	d0e9      	beq.n	8002486 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 80024b2:	f000 f8b7 	bl	8002624 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80024b6:	68f3      	ldr	r3, [r6, #12]
 80024b8:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024ba:	1d28      	adds	r0, r5, #4
 80024bc:	f7ff fd37 	bl	8001f2e <uxListRemove>
					--uxCurrentNumberOfTasks;
 80024c0:	4a0b      	ldr	r2, [pc, #44]	; (80024f0 <prvIdleTask+0x70>)
 80024c2:	6813      	ldr	r3, [r2, #0]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80024c8:	6823      	ldr	r3, [r4, #0]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80024ce:	f000 f8cb 	bl	8002668 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80024d2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80024d4:	f000 fa22 	bl	800291c <vPortFree>
			vPortFree( pxTCB );
 80024d8:	4628      	mov	r0, r5
 80024da:	f000 fa1f 	bl	800291c <vPortFree>
 80024de:	e7d2      	b.n	8002486 <prvIdleTask+0x6>
 80024e0:	2000019c 	.word	0x2000019c
 80024e4:	20000128 	.word	0x20000128
 80024e8:	20000098 	.word	0x20000098
 80024ec:	e000ed04 	.word	0xe000ed04
 80024f0:	20000124 	.word	0x20000124

080024f4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80024f4:	4b17      	ldr	r3, [pc, #92]	; (8002554 <vTaskSwitchContext+0x60>)
{
 80024f6:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	4b17      	ldr	r3, [pc, #92]	; (8002558 <vTaskSwitchContext+0x64>)
 80024fc:	b112      	cbz	r2, 8002504 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80024fe:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002500:	601a      	str	r2, [r3, #0]
}
 8002502:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002504:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <vTaskSwitchContext+0x68>)
 8002508:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	2214      	movs	r2, #20
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f1c3 031f 	rsb	r3, r3, #31
 8002516:	435a      	muls	r2, r3
 8002518:	4911      	ldr	r1, [pc, #68]	; (8002560 <vTaskSwitchContext+0x6c>)
 800251a:	588c      	ldr	r4, [r1, r2]
 800251c:	1888      	adds	r0, r1, r2
 800251e:	b944      	cbnz	r4, 8002532 <vTaskSwitchContext+0x3e>
	__asm volatile
 8002520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002524:	f383 8811 	msr	BASEPRI, r3
 8002528:	f3bf 8f6f 	isb	sy
 800252c:	f3bf 8f4f 	dsb	sy
 8002530:	e7fe      	b.n	8002530 <vTaskSwitchContext+0x3c>
 8002532:	6844      	ldr	r4, [r0, #4]
 8002534:	3208      	adds	r2, #8
 8002536:	6864      	ldr	r4, [r4, #4]
 8002538:	440a      	add	r2, r1
 800253a:	4294      	cmp	r4, r2
 800253c:	bf08      	it	eq
 800253e:	6862      	ldreq	r2, [r4, #4]
 8002540:	6044      	str	r4, [r0, #4]
 8002542:	bf08      	it	eq
 8002544:	6042      	streq	r2, [r0, #4]
 8002546:	2214      	movs	r2, #20
 8002548:	fb02 1303 	mla	r3, r2, r3, r1
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	68da      	ldr	r2, [r3, #12]
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <vTaskSwitchContext+0x70>)
 8002552:	e7d5      	b.n	8002500 <vTaskSwitchContext+0xc>
 8002554:	20000130 	.word	0x20000130
 8002558:	200001b4 	.word	0x200001b4
 800255c:	20000138 	.word	0x20000138
 8002560:	20000098 	.word	0x20000098
 8002564:	2000008c 	.word	0x2000008c

08002568 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002568:	4b05      	ldr	r3, [pc, #20]	; (8002580 <xTaskGetSchedulerState+0x18>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	b133      	cbz	r3, 800257c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800256e:	4b05      	ldr	r3, [pc, #20]	; (8002584 <xTaskGetSchedulerState+0x1c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002574:	bf0c      	ite	eq
 8002576:	2002      	moveq	r0, #2
 8002578:	2000      	movne	r0, #0
 800257a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800257c:	2001      	movs	r0, #1
	}
 800257e:	4770      	bx	lr
 8002580:	20000184 	.word	0x20000184
 8002584:	20000130 	.word	0x20000130

08002588 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002588:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <prvTaskExitError+0x2c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	3301      	adds	r3, #1
 800258e:	d008      	beq.n	80025a2 <prvTaskExitError+0x1a>
 8002590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002594:	f383 8811 	msr	BASEPRI, r3
 8002598:	f3bf 8f6f 	isb	sy
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	e7fe      	b.n	80025a0 <prvTaskExitError+0x18>
 80025a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a6:	f383 8811 	msr	BASEPRI, r3
 80025aa:	f3bf 8f6f 	isb	sy
 80025ae:	f3bf 8f4f 	dsb	sy
 80025b2:	e7fe      	b.n	80025b2 <prvTaskExitError+0x2a>
 80025b4:	20000004 	.word	0x20000004

080025b8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80025b8:	4806      	ldr	r0, [pc, #24]	; (80025d4 <prvPortStartFirstTask+0x1c>)
 80025ba:	6800      	ldr	r0, [r0, #0]
 80025bc:	6800      	ldr	r0, [r0, #0]
 80025be:	f380 8808 	msr	MSP, r0
 80025c2:	b662      	cpsie	i
 80025c4:	b661      	cpsie	f
 80025c6:	f3bf 8f4f 	dsb	sy
 80025ca:	f3bf 8f6f 	isb	sy
 80025ce:	df00      	svc	0
 80025d0:	bf00      	nop
 80025d2:	0000      	.short	0x0000
 80025d4:	e000ed08 	.word	0xe000ed08

080025d8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80025d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025dc:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80025e2:	f021 0101 	bic.w	r1, r1, #1
 80025e6:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80025ea:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80025ee:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80025f2:	3840      	subs	r0, #64	; 0x40
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	08002589 	.word	0x08002589
 80025fc:	00000000 	.word	0x00000000

08002600 <SVC_Handler>:
	__asm volatile (
 8002600:	4b07      	ldr	r3, [pc, #28]	; (8002620 <pxCurrentTCBConst2>)
 8002602:	6819      	ldr	r1, [r3, #0]
 8002604:	6808      	ldr	r0, [r1, #0]
 8002606:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800260a:	f380 8809 	msr	PSP, r0
 800260e:	f3bf 8f6f 	isb	sy
 8002612:	f04f 0000 	mov.w	r0, #0
 8002616:	f380 8811 	msr	BASEPRI, r0
 800261a:	f04e 0e0d 	orr.w	lr, lr, #13
 800261e:	4770      	bx	lr

08002620 <pxCurrentTCBConst2>:
 8002620:	2000008c 	.word	0x2000008c

08002624 <vPortEnterCritical>:
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002634:	4a0a      	ldr	r2, [pc, #40]	; (8002660 <vPortEnterCritical+0x3c>)
 8002636:	6813      	ldr	r3, [r2, #0]
 8002638:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800263a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800263c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800263e:	d10d      	bne.n	800265c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <vPortEnterCritical+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002648:	d008      	beq.n	800265c <vPortEnterCritical+0x38>
 800264a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264e:	f383 8811 	msr	BASEPRI, r3
 8002652:	f3bf 8f6f 	isb	sy
 8002656:	f3bf 8f4f 	dsb	sy
 800265a:	e7fe      	b.n	800265a <vPortEnterCritical+0x36>
	}
}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	20000004 	.word	0x20000004
 8002664:	e000ed04 	.word	0xe000ed04

08002668 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8002668:	4a08      	ldr	r2, [pc, #32]	; (800268c <vPortExitCritical+0x24>)
 800266a:	6813      	ldr	r3, [r2, #0]
 800266c:	b943      	cbnz	r3, 8002680 <vPortExitCritical+0x18>
 800266e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	e7fe      	b.n	800267e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002680:	3b01      	subs	r3, #1
 8002682:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002684:	b90b      	cbnz	r3, 800268a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002686:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800268a:	4770      	bx	lr
 800268c:	20000004 	.word	0x20000004

08002690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002690:	f3ef 8009 	mrs	r0, PSP
 8002694:	f3bf 8f6f 	isb	sy
 8002698:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <pxCurrentTCBConst>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80026a0:	6010      	str	r0, [r2, #0]
 80026a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80026a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80026aa:	f380 8811 	msr	BASEPRI, r0
 80026ae:	f7ff ff21 	bl	80024f4 <vTaskSwitchContext>
 80026b2:	f04f 0000 	mov.w	r0, #0
 80026b6:	f380 8811 	msr	BASEPRI, r0
 80026ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80026be:	6819      	ldr	r1, [r3, #0]
 80026c0:	6808      	ldr	r0, [r1, #0]
 80026c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80026c6:	f380 8809 	msr	PSP, r0
 80026ca:	f3bf 8f6f 	isb	sy
 80026ce:	4770      	bx	lr

080026d0 <pxCurrentTCBConst>:
 80026d0:	2000008c 	.word	0x2000008c

080026d4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80026d4:	b508      	push	{r3, lr}
	__asm volatile
 80026d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80026e6:	f7ff fd9f 	bl	8002228 <xTaskIncrementTick>
 80026ea:	b118      	cbz	r0, 80026f4 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80026ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026f0:	4b02      	ldr	r3, [pc, #8]	; (80026fc <xPortSysTickHandler+0x28>)
 80026f2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80026f4:	2300      	movs	r3, #0
 80026f6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80026fa:	bd08      	pop	{r3, pc}
 80026fc:	e000ed04 	.word	0xe000ed04

08002700 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002700:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <vPortSetupTimerInterrupt+0x1c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	fbb3 f3f2 	udiv	r3, r3, r2
 800270c:	4a04      	ldr	r2, [pc, #16]	; (8002720 <vPortSetupTimerInterrupt+0x20>)
 800270e:	3b01      	subs	r3, #1
 8002710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002712:	2207      	movs	r2, #7
 8002714:	4b03      	ldr	r3, [pc, #12]	; (8002724 <vPortSetupTimerInterrupt+0x24>)
 8002716:	601a      	str	r2, [r3, #0]
}
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	20000008 	.word	0x20000008
 8002720:	e000e014 	.word	0xe000e014
 8002724:	e000e010 	.word	0xe000e010

08002728 <xPortStartScheduler>:
{
 8002728:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800272a:	4b1f      	ldr	r3, [pc, #124]	; (80027a8 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800272c:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002734:	22ff      	movs	r2, #255	; 0xff
 8002736:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002738:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800273a:	4a1c      	ldr	r2, [pc, #112]	; (80027ac <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800273c:	b2db      	uxtb	r3, r3
 800273e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002742:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002746:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800274a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800274c:	2207      	movs	r2, #7
 800274e:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <xPortStartScheduler+0x88>)
 8002750:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002752:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002756:	1e54      	subs	r4, r2, #1
 8002758:	0600      	lsls	r0, r0, #24
 800275a:	d41c      	bmi.n	8002796 <xPortStartScheduler+0x6e>
 800275c:	b101      	cbz	r1, 8002760 <xPortStartScheduler+0x38>
 800275e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002764:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002768:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800276a:	9b01      	ldr	r3, [sp, #4]
 800276c:	4a0e      	ldr	r2, [pc, #56]	; (80027a8 <xPortStartScheduler+0x80>)
 800276e:	b2db      	uxtb	r3, r3
 8002770:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002772:	4b10      	ldr	r3, [pc, #64]	; (80027b4 <xPortStartScheduler+0x8c>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800277a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002782:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002784:	f7ff ffbc 	bl	8002700 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002788:	2200      	movs	r2, #0
 800278a:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <xPortStartScheduler+0x90>)
 800278c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800278e:	f7ff ff13 	bl	80025b8 <prvPortStartFirstTask>
	prvTaskExitError();
 8002792:	f7ff fef9 	bl	8002588 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002796:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800279a:	2101      	movs	r1, #1
 800279c:	0052      	lsls	r2, r2, #1
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	f88d 2003 	strb.w	r2, [sp, #3]
 80027a4:	4622      	mov	r2, r4
 80027a6:	e7d4      	b.n	8002752 <xPortStartScheduler+0x2a>
 80027a8:	e000e400 	.word	0xe000e400
 80027ac:	200001b8 	.word	0x200001b8
 80027b0:	200001bc 	.word	0x200001bc
 80027b4:	e000ed20 	.word	0xe000ed20
 80027b8:	20000004 	.word	0x20000004

080027bc <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80027bc:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80027be:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <prvInsertBlockIntoFreeList+0x40>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4282      	cmp	r2, r0
 80027c4:	d318      	bcc.n	80027f8 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80027c6:	685c      	ldr	r4, [r3, #4]
 80027c8:	1919      	adds	r1, r3, r4
 80027ca:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80027cc:	bf01      	itttt	eq
 80027ce:	6841      	ldreq	r1, [r0, #4]
 80027d0:	4618      	moveq	r0, r3
 80027d2:	1909      	addeq	r1, r1, r4
 80027d4:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80027d6:	6844      	ldr	r4, [r0, #4]
 80027d8:	1901      	adds	r1, r0, r4
 80027da:	428a      	cmp	r2, r1
 80027dc:	d107      	bne.n	80027ee <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80027de:	4908      	ldr	r1, [pc, #32]	; (8002800 <prvInsertBlockIntoFreeList+0x44>)
 80027e0:	6809      	ldr	r1, [r1, #0]
 80027e2:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80027e4:	bf1f      	itttt	ne
 80027e6:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80027e8:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80027ea:	1909      	addne	r1, r1, r4
 80027ec:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80027ee:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80027f0:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80027f2:	bf18      	it	ne
 80027f4:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027f6:	bd10      	pop	{r4, pc}
 80027f8:	4613      	mov	r3, r2
 80027fa:	e7e1      	b.n	80027c0 <prvInsertBlockIntoFreeList+0x4>
 80027fc:	20000dd0 	.word	0x20000dd0
 8002800:	200001c0 	.word	0x200001c0

08002804 <pvPortMalloc>:
{
 8002804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002808:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800280a:	f7ff fd05 	bl	8002218 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800280e:	493d      	ldr	r1, [pc, #244]	; (8002904 <pvPortMalloc+0x100>)
 8002810:	4d3d      	ldr	r5, [pc, #244]	; (8002908 <pvPortMalloc+0x104>)
 8002812:	680b      	ldr	r3, [r1, #0]
 8002814:	b9fb      	cbnz	r3, 8002856 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8002816:	4a3d      	ldr	r2, [pc, #244]	; (800290c <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;
 8002818:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800281a:	0756      	lsls	r6, r2, #29
 800281c:	f502 6340 	add.w	r3, r2, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002820:	bf0f      	iteee	eq
 8002822:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002826:	3207      	addne	r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002828:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800282c:	1a9b      	subne	r3, r3, r2
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800282e:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002830:	4e37      	ldr	r6, [pc, #220]	; (8002910 <pvPortMalloc+0x10c>)
	uxAddress -= xHeapStructSize;
 8002832:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002834:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8002838:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800283a:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 800283c:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002840:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8002842:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002844:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002848:	4b32      	ldr	r3, [pc, #200]	; (8002914 <pvPortMalloc+0x110>)
 800284a:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800284c:	4b32      	ldr	r3, [pc, #200]	; (8002918 <pvPortMalloc+0x114>)
 800284e:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002850:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002854:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002856:	682f      	ldr	r7, [r5, #0]
 8002858:	4227      	tst	r7, r4
 800285a:	d14d      	bne.n	80028f8 <pvPortMalloc+0xf4>
			if( xWantedSize > 0 )
 800285c:	2c00      	cmp	r4, #0
 800285e:	d03e      	beq.n	80028de <pvPortMalloc+0xda>
				xWantedSize += xHeapStructSize;
 8002860:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002864:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002866:	bf1c      	itt	ne
 8002868:	f023 0307 	bicne.w	r3, r3, #7
 800286c:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800286e:	2b00      	cmp	r3, #0
 8002870:	d042      	beq.n	80028f8 <pvPortMalloc+0xf4>
 8002872:	4a29      	ldr	r2, [pc, #164]	; (8002918 <pvPortMalloc+0x114>)
 8002874:	6816      	ldr	r6, [r2, #0]
 8002876:	4690      	mov	r8, r2
 8002878:	429e      	cmp	r6, r3
 800287a:	d33d      	bcc.n	80028f8 <pvPortMalloc+0xf4>
				pxBlock = xStart.pxNextFreeBlock;
 800287c:	4a24      	ldr	r2, [pc, #144]	; (8002910 <pvPortMalloc+0x10c>)
 800287e:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002880:	6868      	ldr	r0, [r5, #4]
 8002882:	4298      	cmp	r0, r3
 8002884:	d201      	bcs.n	800288a <pvPortMalloc+0x86>
 8002886:	682c      	ldr	r4, [r5, #0]
 8002888:	b9a4      	cbnz	r4, 80028b4 <pvPortMalloc+0xb0>
				if( pxBlock != pxEnd )
 800288a:	6809      	ldr	r1, [r1, #0]
 800288c:	42a9      	cmp	r1, r5
 800288e:	d033      	beq.n	80028f8 <pvPortMalloc+0xf4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002890:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002892:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002894:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002896:	1ac2      	subs	r2, r0, r3
 8002898:	2a10      	cmp	r2, #16
 800289a:	d912      	bls.n	80028c2 <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800289c:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800289e:	0741      	lsls	r1, r0, #29
 80028a0:	d00b      	beq.n	80028ba <pvPortMalloc+0xb6>
	__asm volatile
 80028a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a6:	f383 8811 	msr	BASEPRI, r3
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	f3bf 8f4f 	dsb	sy
 80028b2:	e7fe      	b.n	80028b2 <pvPortMalloc+0xae>
 80028b4:	462a      	mov	r2, r5
 80028b6:	4625      	mov	r5, r4
 80028b8:	e7e2      	b.n	8002880 <pvPortMalloc+0x7c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80028ba:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80028bc:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80028be:	f7ff ff7d 	bl	80027bc <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80028c2:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80028c4:	4913      	ldr	r1, [pc, #76]	; (8002914 <pvPortMalloc+0x110>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80028c6:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80028c8:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 80028ca:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80028cc:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80028ce:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80028d2:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80028d4:	bf38      	it	cc
 80028d6:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80028d8:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80028da:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80028dc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80028de:	f7ff fd35 	bl	800234c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80028e2:	0763      	lsls	r3, r4, #29
 80028e4:	d00a      	beq.n	80028fc <pvPortMalloc+0xf8>
 80028e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ea:	f383 8811 	msr	BASEPRI, r3
 80028ee:	f3bf 8f6f 	isb	sy
 80028f2:	f3bf 8f4f 	dsb	sy
 80028f6:	e7fe      	b.n	80028f6 <pvPortMalloc+0xf2>
void *pvReturn = NULL;
 80028f8:	2400      	movs	r4, #0
 80028fa:	e7f0      	b.n	80028de <pvPortMalloc+0xda>
}
 80028fc:	4620      	mov	r0, r4
 80028fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002902:	bf00      	nop
 8002904:	200001c0 	.word	0x200001c0
 8002908:	20000dc4 	.word	0x20000dc4
 800290c:	200001c4 	.word	0x200001c4
 8002910:	20000dd0 	.word	0x20000dd0
 8002914:	20000dcc 	.word	0x20000dcc
 8002918:	20000dc8 	.word	0x20000dc8

0800291c <vPortFree>:
{
 800291c:	b510      	push	{r4, lr}
	if( pv != NULL )
 800291e:	4604      	mov	r4, r0
 8002920:	b370      	cbz	r0, 8002980 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002922:	4a18      	ldr	r2, [pc, #96]	; (8002984 <vPortFree+0x68>)
 8002924:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	4213      	tst	r3, r2
 800292c:	d108      	bne.n	8002940 <vPortFree+0x24>
 800292e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002932:	f383 8811 	msr	BASEPRI, r3
 8002936:	f3bf 8f6f 	isb	sy
 800293a:	f3bf 8f4f 	dsb	sy
 800293e:	e7fe      	b.n	800293e <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002940:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002944:	b141      	cbz	r1, 8002958 <vPortFree+0x3c>
 8002946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800294a:	f383 8811 	msr	BASEPRI, r3
 800294e:	f3bf 8f6f 	isb	sy
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	e7fe      	b.n	8002956 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002958:	ea23 0302 	bic.w	r3, r3, r2
 800295c:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002960:	f7ff fc5a 	bl	8002218 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002964:	4a08      	ldr	r2, [pc, #32]	; (8002988 <vPortFree+0x6c>)
 8002966:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800296a:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800296c:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002970:	440b      	add	r3, r1
 8002972:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002974:	f7ff ff22 	bl	80027bc <prvInsertBlockIntoFreeList>
}
 8002978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800297c:	f7ff bce6 	b.w	800234c <xTaskResumeAll>
}
 8002980:	bd10      	pop	{r4, pc}
 8002982:	bf00      	nop
 8002984:	20000dc4 	.word	0x20000dc4
 8002988:	20000dc8 	.word	0x20000dc8

0800298c <_Z9init_LFSRm>:
/*
 * Funo que passa o valor "semente" para a variavel utilizada na funo prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
	lfsr = valor;
 800298c:	4b01      	ldr	r3, [pc, #4]	; (8002994 <_Z9init_LFSRm+0x8>)
 800298e:	6018      	str	r0, [r3, #0]
}
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	20000dd8 	.word	0x20000dd8

08002998 <_Z9prng_LFSRv>:
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 8002998:	4b07      	ldr	r3, [pc, #28]	; (80029b8 <_Z9prng_LFSRv+0x20>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	b90a      	cbnz	r2, 80029a2 <_Z9prng_LFSRv+0xa>
	    lfsr = 1;
 800299e:	2201      	movs	r2, #1
 80029a0:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 80029a2:	6819      	ldr	r1, [r3, #0]
	lfsr = lfsr >> 1;
 80029a4:	084a      	lsrs	r2, r1, #1

	if (lsb)
 80029a6:	07c9      	lsls	r1, r1, #31
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 80029a8:	bf44      	itt	mi
 80029aa:	f082 4200 	eormi.w	r2, r2, #2147483648	; 0x80000000
 80029ae:	f082 0257 	eormi.w	r2, r2, #87	; 0x57
 80029b2:	601a      	str	r2, [r3, #0]

	return lfsr;
}
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	4770      	bx	lr
 80029b8:	20000dd8 	.word	0x20000dd8

080029bc <_Z9atraso_usm>:
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), clculo do nmero de repeties do lao

					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrrio
 80029bc:	f240 010c 	movw	r1, #12
 80029c0:	f2c0 0100 	movt	r1, #0
 80029c4:	fb00 f001 	mul.w	r0, r0, r1

080029c8 <r_us>:
 80029c8:	3801      	subs	r0, #1
 80029ca:	d1fd      	bne.n	80029c8 <r_us>
}
 80029cc:	4770      	bx	lr

080029ce <_Z15vTask_LCD_PrintPv>:
}

//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 80029ce:	b508      	push	{r3, lr}
	while(1) imprime_LCD();
 80029d0:	f000 fc4c 	bl	800326c <_Z11imprime_LCDv>
 80029d4:	e7fc      	b.n	80029d0 <_Z15vTask_LCD_PrintPv+0x2>
	...

080029d8 <_Z3maxPii>:
    for (int i=0; i<len; i++){
 80029d8:	2300      	movs	r3, #0
int max (int* arr, int len){
 80029da:	b510      	push	{r4, lr}
    int maxval = -999; //TODO: proper -inf
 80029dc:	4a05      	ldr	r2, [pc, #20]	; (80029f4 <_Z3maxPii+0x1c>)
    for (int i=0; i<len; i++){
 80029de:	428b      	cmp	r3, r1
 80029e0:	da06      	bge.n	80029f0 <_Z3maxPii+0x18>
 80029e2:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80029e6:	3301      	adds	r3, #1
 80029e8:	42a2      	cmp	r2, r4
 80029ea:	bfb8      	it	lt
 80029ec:	4622      	movlt	r2, r4
 80029ee:	e7f6      	b.n	80029de <_Z3maxPii+0x6>
}
 80029f0:	4610      	mov	r0, r2
 80029f2:	bd10      	pop	{r4, pc}
 80029f4:	fffffc19 	.word	0xfffffc19

080029f8 <_Z6argmaxPii>:
    for (int i=0; i<len; i++){
 80029f8:	2300      	movs	r3, #0
    int maxidx = 0;
 80029fa:	461a      	mov	r2, r3
int argmax (int* arr, int len){
 80029fc:	b530      	push	{r4, r5, lr}
    int maxval = -999; //TODO: proper -inf
 80029fe:	4c06      	ldr	r4, [pc, #24]	; (8002a18 <_Z6argmaxPii+0x20>)
    for (int i=0; i<len; i++){
 8002a00:	428b      	cmp	r3, r1
 8002a02:	da07      	bge.n	8002a14 <_Z6argmaxPii+0x1c>
        if (arr[i] > maxval){
 8002a04:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8002a08:	42a5      	cmp	r5, r4
 8002a0a:	bfc4      	itt	gt
 8002a0c:	461a      	movgt	r2, r3
 8002a0e:	462c      	movgt	r4, r5
    for (int i=0; i<len; i++){
 8002a10:	3301      	adds	r3, #1
 8002a12:	e7f5      	b.n	8002a00 <_Z6argmaxPii+0x8>
}
 8002a14:	4610      	mov	r0, r2
 8002a16:	bd30      	pop	{r4, r5, pc}
 8002a18:	fffffc19 	.word	0xfffffc19

08002a1c <_ZN4Blob4moveEii>:
        x += dx;
 8002a1c:	6803      	ldr	r3, [r0, #0]
    void move(int dx, int dy){
 8002a1e:	b510      	push	{r4, lr}
        x += dx;
 8002a20:	4419      	add	r1, r3
        y += dy;
 8002a22:	6843      	ldr	r3, [r0, #4]
        if (x >= GRID_SIZE)
 8002a24:	2913      	cmp	r1, #19
        y += dy;
 8002a26:	441a      	add	r2, r3
    void move(int dx, int dy){
 8002a28:	4604      	mov	r4, r0
        x += dx;
 8002a2a:	6001      	str	r1, [r0, #0]
        y += dy;
 8002a2c:	6042      	str	r2, [r0, #4]
        if (x >= GRID_SIZE)
 8002a2e:	dd03      	ble.n	8002a38 <_ZN4Blob4moveEii+0x1c>
        	 x = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	6003      	str	r3, [r0, #0]
        	 limpa_LCD();
 8002a34:	f000 fc50 	bl	80032d8 <_Z9limpa_LCDv>
        if (x<0)
 8002a38:	6823      	ldr	r3, [r4, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	da03      	bge.n	8002a46 <_ZN4Blob4moveEii+0x2a>
            x = GRID_SIZE - 1;
 8002a3e:	2313      	movs	r3, #19
 8002a40:	6023      	str	r3, [r4, #0]
            limpa_LCD();
 8002a42:	f000 fc49 	bl	80032d8 <_Z9limpa_LCDv>
        if (y >= GRID_SIZE)
 8002a46:	6863      	ldr	r3, [r4, #4]
 8002a48:	2b13      	cmp	r3, #19
 8002a4a:	dd03      	ble.n	8002a54 <_ZN4Blob4moveEii+0x38>
        	y = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	6063      	str	r3, [r4, #4]
        	limpa_LCD();
 8002a50:	f000 fc42 	bl	80032d8 <_Z9limpa_LCDv>
        if (y<0)
 8002a54:	6863      	ldr	r3, [r4, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	da05      	bge.n	8002a66 <_ZN4Blob4moveEii+0x4a>
            y = GRID_SIZE - 1;
 8002a5a:	2313      	movs	r3, #19
 8002a5c:	6063      	str	r3, [r4, #4]
    }
 8002a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            limpa_LCD();
 8002a62:	f000 bc39 	b.w	80032d8 <_Z9limpa_LCDv>
    }
 8002a66:	bd10      	pop	{r4, pc}

08002a68 <_ZN7EnvBlob5resetEv>:
    void reset(void){
 8002a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        inits[0] = prng_LFSR()%GRID_SIZE;
 8002a6c:	2414      	movs	r4, #20
    void reset(void){
 8002a6e:	4607      	mov	r7, r0
        inits[0] = prng_LFSR()%GRID_SIZE;
 8002a70:	f7ff ff92 	bl	8002998 <_Z9prng_LFSRv>
 8002a74:	fbb0 f6f4 	udiv	r6, r0, r4
 8002a78:	fb06 0614 	mls	r6, r6, r4, r0
        inits[1] = prng_LFSR()%GRID_SIZE;
 8002a7c:	f7ff ff8c 	bl	8002998 <_Z9prng_LFSRv>
 8002a80:	fbb0 f9f4 	udiv	r9, r0, r4
 8002a84:	fb09 0914 	mls	r9, r9, r4, r0
            inits[2] = prng_LFSR()%GRID_SIZE;
 8002a88:	f7ff ff86 	bl	8002998 <_Z9prng_LFSRv>
 8002a8c:	fbb0 f5f4 	udiv	r5, r0, r4
 8002a90:	fb05 0514 	mls	r5, r5, r4, r0
            inits[3] = prng_LFSR()%GRID_SIZE;
 8002a94:	f7ff ff80 	bl	8002998 <_Z9prng_LFSRv>
 8002a98:	fbb0 f8f4 	udiv	r8, r0, r4
            if (inits[2]!=inits[0] || inits[3]!=inits[1])
 8002a9c:	42ae      	cmp	r6, r5
            inits[3] = prng_LFSR()%GRID_SIZE;
 8002a9e:	fb08 0814 	mls	r8, r8, r4, r0
            if (inits[2]!=inits[0] || inits[3]!=inits[1])
 8002aa2:	d028      	beq.n	8002af6 <_ZN7EnvBlob5resetEv+0x8e>
            inits[4] = prng_LFSR()%GRID_SIZE;
 8002aa4:	f04f 0a14 	mov.w	sl, #20
 8002aa8:	f7ff ff76 	bl	8002998 <_Z9prng_LFSRv>
 8002aac:	fbb0 f4fa 	udiv	r4, r0, sl
 8002ab0:	fb04 041a 	mls	r4, r4, sl, r0
            inits[5] = prng_LFSR()%GRID_SIZE;
 8002ab4:	f7ff ff70 	bl	8002998 <_Z9prng_LFSRv>
 8002ab8:	fbb0 f3fa 	udiv	r3, r0, sl
            if ((inits[4]!=inits[0] || inits[5]!=inits[1]) && (inits[4]!=inits[2] || inits[5]!=inits[3]))
 8002abc:	42a6      	cmp	r6, r4
            inits[5] = prng_LFSR()%GRID_SIZE;
 8002abe:	fb03 001a 	mls	r0, r3, sl, r0
            if ((inits[4]!=inits[0] || inits[5]!=inits[1]) && (inits[4]!=inits[2] || inits[5]!=inits[3]))
 8002ac2:	d101      	bne.n	8002ac8 <_ZN7EnvBlob5resetEv+0x60>
 8002ac4:	4581      	cmp	r9, r0
 8002ac6:	d0ef      	beq.n	8002aa8 <_ZN7EnvBlob5resetEv+0x40>
 8002ac8:	42ac      	cmp	r4, r5
 8002aca:	d101      	bne.n	8002ad0 <_ZN7EnvBlob5resetEv+0x68>
 8002acc:	4580      	cmp	r8, r0
 8002ace:	d0eb      	beq.n	8002aa8 <_ZN7EnvBlob5resetEv+0x40>
        _step_counter = 0;
 8002ad0:	2300      	movs	r3, #0
       assert(_player.x != _enemy.x or _player.y != _enemy.y);
 8002ad2:	42a6      	cmp	r6, r4
        y=y0;
 8002ad4:	e9c7 6902 	strd	r6, r9, [r7, #8]
 8002ad8:	e9c7 5804 	strd	r5, r8, [r7, #16]
 8002adc:	e9c7 4006 	strd	r4, r0, [r7, #24]
        _done = 0;
 8002ae0:	e9c7 3300 	strd	r3, r3, [r7]
       assert(_player.x != _enemy.x or _player.y != _enemy.y);
 8002ae4:	d10b      	bne.n	8002afe <_ZN7EnvBlob5resetEv+0x96>
 8002ae6:	4581      	cmp	r9, r0
 8002ae8:	d109      	bne.n	8002afe <_ZN7EnvBlob5resetEv+0x96>
 8002aea:	21a8      	movs	r1, #168	; 0xa8
 8002aec:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <_ZN7EnvBlob5resetEv+0xbc>)
 8002aee:	4a0e      	ldr	r2, [pc, #56]	; (8002b28 <_ZN7EnvBlob5resetEv+0xc0>)
       assert(_player.x != _food.x or _player.y != _food.y);
 8002af0:	480e      	ldr	r0, [pc, #56]	; (8002b2c <_ZN7EnvBlob5resetEv+0xc4>)
 8002af2:	f000 ff6b 	bl	80039cc <__assert_func>
            if (inits[2]!=inits[0] || inits[3]!=inits[1])
 8002af6:	45c1      	cmp	r9, r8
 8002af8:	d0c6      	beq.n	8002a88 <_ZN7EnvBlob5resetEv+0x20>
 8002afa:	4635      	mov	r5, r6
 8002afc:	e7d2      	b.n	8002aa4 <_ZN7EnvBlob5resetEv+0x3c>
       assert(_player.x != _food.x or _player.y != _food.y);
 8002afe:	42ae      	cmp	r6, r5
 8002b00:	d105      	bne.n	8002b0e <_ZN7EnvBlob5resetEv+0xa6>
 8002b02:	45c1      	cmp	r9, r8
 8002b04:	d103      	bne.n	8002b0e <_ZN7EnvBlob5resetEv+0xa6>
 8002b06:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <_ZN7EnvBlob5resetEv+0xc8>)
 8002b08:	4a07      	ldr	r2, [pc, #28]	; (8002b28 <_ZN7EnvBlob5resetEv+0xc0>)
 8002b0a:	21a9      	movs	r1, #169	; 0xa9
 8002b0c:	e7f0      	b.n	8002af0 <_ZN7EnvBlob5resetEv+0x88>
       assert(_enemy.x != _food.x or _enemy.y != _food.y);
 8002b0e:	42a5      	cmp	r5, r4
 8002b10:	d105      	bne.n	8002b1e <_ZN7EnvBlob5resetEv+0xb6>
 8002b12:	4580      	cmp	r8, r0
 8002b14:	d103      	bne.n	8002b1e <_ZN7EnvBlob5resetEv+0xb6>
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <_ZN7EnvBlob5resetEv+0xcc>)
 8002b18:	4a03      	ldr	r2, [pc, #12]	; (8002b28 <_ZN7EnvBlob5resetEv+0xc0>)
 8002b1a:	21aa      	movs	r1, #170	; 0xaa
 8002b1c:	e7e8      	b.n	8002af0 <_ZN7EnvBlob5resetEv+0x88>
    }
 8002b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b22:	bf00      	nop
 8002b24:	08004995 	.word	0x08004995
 8002b28:	08004a2c 	.word	0x08004a2c
 8002b2c:	080049c4 	.word	0x080049c4
 8002b30:	080049d4 	.word	0x080049d4
 8002b34:	08004a01 	.word	0x08004a01

08002b38 <_Z9game_initv>:
{
 8002b38:	b510      	push	{r4, lr}
            _epsilon *= EPS_DECAY;
 8002b3a:	4c0b      	ldr	r4, [pc, #44]	; (8002b68 <_Z9game_initv+0x30>)
	limpa_LCD();
 8002b3c:	f000 fbcc 	bl	80032d8 <_Z9limpa_LCDv>
	env.reset();
 8002b40:	480a      	ldr	r0, [pc, #40]	; (8002b6c <_Z9game_initv+0x34>)
 8002b42:	f7ff ff91 	bl	8002a68 <_ZN7EnvBlob5resetEv>
            _epsilon *= EPS_DECAY;
 8002b46:	6820      	ldr	r0, [r4, #0]
 8002b48:	f7fd fc54 	bl	80003f4 <__aeabi_i2d>
 8002b4c:	a304      	add	r3, pc, #16	; (adr r3, 8002b60 <_Z9game_initv+0x28>)
 8002b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b52:	f7fd fcb9 	bl	80004c8 <__aeabi_dmul>
 8002b56:	f7fd fec9 	bl	80008ec <__aeabi_d2iz>
 8002b5a:	6020      	str	r0, [r4, #0]
}
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	2474538f 	.word	0x2474538f
 8002b64:	3fefff97 	.word	0x3fefff97
 8002b68:	20000de4 	.word	0x20000de4
 8002b6c:	200034f8 	.word	0x200034f8

08002b70 <_Z3appv>:
int app(){
 8002b70:	f06f 0101 	mvn.w	r1, #1
 8002b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        o.dfx = _preprocess_obs(_player.x - _food.x);
 8002b78:	4c8f      	ldr	r4, [pc, #572]	; (8002db8 <_Z3appv+0x248>)
int app(){
 8002b7a:	b089      	sub	sp, #36	; 0x24
        o.dfx = _preprocess_obs(_player.x - _food.x);
 8002b7c:	68a2      	ldr	r2, [r4, #8]
 8002b7e:	6927      	ldr	r7, [r4, #16]
        o.dfy = _preprocess_obs(_player.y - _food.y);
 8002b80:	68e3      	ldr	r3, [r4, #12]
        o.dfx = _preprocess_obs(_player.x - _food.x);
 8002b82:	1bd7      	subs	r7, r2, r7
 8002b84:	428f      	cmp	r7, r1
 8002b86:	bfb8      	it	lt
 8002b88:	460f      	movlt	r7, r1
        o.dfy = _preprocess_obs(_player.y - _food.y);
 8002b8a:	6966      	ldr	r6, [r4, #20]
 8002b8c:	2f02      	cmp	r7, #2
 8002b8e:	eba3 0606 	sub.w	r6, r3, r6
 8002b92:	bfa8      	it	ge
 8002b94:	2702      	movge	r7, #2
 8002b96:	428e      	cmp	r6, r1
 8002b98:	bfb8      	it	lt
 8002b9a:	460e      	movlt	r6, r1
        o.dex = _preprocess_obs(_player.x - _enemy.x);
 8002b9c:	69a0      	ldr	r0, [r4, #24]
 8002b9e:	2e02      	cmp	r6, #2
 8002ba0:	eba2 0800 	sub.w	r8, r2, r0
 8002ba4:	bfa8      	it	ge
 8002ba6:	2602      	movge	r6, #2
 8002ba8:	4588      	cmp	r8, r1
 8002baa:	bfb8      	it	lt
 8002bac:	4688      	movlt	r8, r1
        o.dey = _preprocess_obs(_player.y - _enemy.y);
 8002bae:	69e2      	ldr	r2, [r4, #28]
 8002bb0:	f1b8 0f02 	cmp.w	r8, #2
 8002bb4:	eba3 0902 	sub.w	r9, r3, r2
 8002bb8:	bfa8      	it	ge
 8002bba:	f04f 0802 	movge.w	r8, #2
 8002bbe:	4589      	cmp	r9, r1
 8002bc0:	bfb8      	it	lt
 8002bc2:	4689      	movlt	r9, r1
 8002bc4:	f1b9 0f02 	cmp.w	r9, #2
 8002bc8:	bfa8      	it	ge
 8002bca:	f04f 0902 	movge.w	r9, #2
        obs = obs+max_obs; // Make positive
 8002bce:	f109 0302 	add.w	r3, r9, #2
 8002bd2:	9300      	str	r3, [sp, #0]
            if (prng_LFSR()%100 > _epsilon)
 8002bd4:	f7ff fee0 	bl	8002998 <_Z9prng_LFSRv>
 8002bd8:	2364      	movs	r3, #100	; 0x64
 8002bda:	fbb0 f2f3 	udiv	r2, r0, r3
 8002bde:	fb02 0013 	mls	r0, r2, r3, r0
 8002be2:	4b76      	ldr	r3, [pc, #472]	; (8002dbc <_Z3appv+0x24c>)
        obs = obs+max_obs; // Make positive
 8002be4:	f108 0802 	add.w	r8, r8, #2
            if (prng_LFSR()%100 > _epsilon)
 8002be8:	681a      	ldr	r2, [r3, #0]
        obs = obs+max_obs; // Make positive
 8002bea:	3702      	adds	r7, #2
            if (prng_LFSR()%100 > _epsilon)
 8002bec:	4290      	cmp	r0, r2
        obs = obs+max_obs; // Make positive
 8002bee:	f106 0602 	add.w	r6, r6, #2
 8002bf2:	9301      	str	r3, [sp, #4]
 8002bf4:	ea4f 0a88 	mov.w	sl, r8, lsl #2
            if (prng_LFSR()%100 > _epsilon)
 8002bf8:	f240 80ae 	bls.w	8002d58 <_Z3appv+0x1e8>
                action = argmax(&_q_table[obs->dfx][obs->dfy][obs->dex][obs->dey][0], ACTION_SPACE);
 8002bfc:	2219      	movs	r2, #25
 8002bfe:	eb0a 0008 	add.w	r0, sl, r8
 8002c02:	fb02 0006 	mla	r0, r2, r6, r0
 8002c06:	9b00      	ldr	r3, [sp, #0]
 8002c08:	2104      	movs	r1, #4
 8002c0a:	18c3      	adds	r3, r0, r3
 8002c0c:	207d      	movs	r0, #125	; 0x7d
 8002c0e:	fb00 3007 	mla	r0, r0, r7, r3
 8002c12:	4b6a      	ldr	r3, [pc, #424]	; (8002dbc <_Z3appv+0x24c>)
 8002c14:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8002c18:	4408      	add	r0, r1
 8002c1a:	f7ff feed 	bl	80029f8 <_Z6argmaxPii>
 8002c1e:	4681      	mov	r9, r0
        if (action == 0)
 8002c20:	f1b9 0f00 	cmp.w	r9, #0
 8002c24:	f040 809d 	bne.w	8002d62 <_Z3appv+0x1f2>
            _player.move(1, 0);
 8002c28:	464a      	mov	r2, r9
 8002c2a:	2101      	movs	r1, #1
            _player.move(0, -1);
 8002c2c:	4864      	ldr	r0, [pc, #400]	; (8002dc0 <_Z3appv+0x250>)
 8002c2e:	f7ff fef5 	bl	8002a1c <_ZN4Blob4moveEii>
        if (dex==0 && dey==0) // exactly on the enemy
 8002c32:	e9d4 1c06 	ldrd	r1, ip, [r4, #24]
        int dfx = _player.x - _food.x;
 8002c36:	68a0      	ldr	r0, [r4, #8]
 8002c38:	6925      	ldr	r5, [r4, #16]
        int dfy = _player.y - _food.y;
 8002c3a:	68e2      	ldr	r2, [r4, #12]
 8002c3c:	6963      	ldr	r3, [r4, #20]
        if (dex==0 && dey==0) // exactly on the enemy
 8002c3e:	4288      	cmp	r0, r1
        int dfx = _player.x - _food.x;
 8002c40:	eba0 0505 	sub.w	r5, r0, r5
        int dfy = _player.y - _food.y;
 8002c44:	eba2 0303 	sub.w	r3, r2, r3
        if (dex==0 && dey==0) // exactly on the enemy
 8002c48:	d102      	bne.n	8002c50 <_Z3appv+0xe0>
 8002c4a:	4562      	cmp	r2, ip
 8002c4c:	f000 809d 	beq.w	8002d8a <_Z3appv+0x21a>
        else if (dfx==0 && dfy==0) // exactly on the food
 8002c50:	b915      	cbnz	r5, 8002c58 <_Z3appv+0xe8>
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f000 809b 	beq.w	8002d8e <_Z3appv+0x21e>
        else if ((dfx*dfx + dfy*dfy)<3) // Near food //TODO: overflow?
 8002c58:	435b      	muls	r3, r3
 8002c5a:	fb05 3505 	mla	r5, r5, r5, r3
 8002c5e:	2d02      	cmp	r5, #2
 8002c60:	f04f 35ff 	mov.w	r5, #4294967295
 8002c64:	bfd8      	it	le
 8002c66:	2500      	movle	r5, #0
        _step_counter += 1;
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	3301      	adds	r3, #1
        if (_step_counter>=199 || s.reward==FOOD_REWARD  || s.reward==ENEMY_PENALTY)
 8002c6c:	2bc6      	cmp	r3, #198	; 0xc6
        _step_counter += 1;
 8002c6e:	6023      	str	r3, [r4, #0]
        if (_step_counter>=199 || s.reward==FOOD_REWARD  || s.reward==ENEMY_PENALTY)
 8002c70:	f300 8090 	bgt.w	8002d94 <_Z3appv+0x224>
 8002c74:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
 8002c78:	f000 808c 	beq.w	8002d94 <_Z3appv+0x224>
 8002c7c:	f515 7f96 	cmn.w	r5, #300	; 0x12c
 8002c80:	bf14      	ite	ne
 8002c82:	f04f 0b00 	movne.w	fp, #0
 8002c86:	f04f 0b01 	moveq.w	fp, #1
            _q_table[obs->dfx][obs->dfy][obs->dex][obs->dey][action] = new_q;
 8002c8a:	44d0      	add	r8, sl
 8002c8c:	f04f 0a7d 	mov.w	sl, #125	; 0x7d
 8002c90:	fb0a 8707 	mla	r7, sl, r7, r8
 8002c94:	f04f 0819 	mov.w	r8, #25
 8002c98:	fb08 7606 	mla	r6, r8, r6, r7
            float max_future_q = (float) max(&_q_table[new_obs->dfx][new_obs->dfy][new_obs->dex][new_obs->dey][0], ACTION_SPACE);
 8002c9c:	2104      	movs	r1, #4
 8002c9e:	4849      	ldr	r0, [pc, #292]	; (8002dc4 <_Z3appv+0x254>)
 8002ca0:	f7ff fe9a 	bl	80029d8 <_Z3maxPii>
            _q_table[obs->dfx][obs->dfy][obs->dex][obs->dey][action] = new_q;
 8002ca4:	9b00      	ldr	r3, [sp, #0]
 8002ca6:	441e      	add	r6, r3
 8002ca8:	9b01      	ldr	r3, [sp, #4]
 8002caa:	eb09 0986 	add.w	r9, r9, r6, lsl #2
 8002cae:	eb03 0689 	add.w	r6, r3, r9, lsl #2
            float max_future_q = (float) max(&_q_table[new_obs->dfx][new_obs->dfy][new_obs->dex][new_obs->dey][0], ACTION_SPACE);
 8002cb2:	f7fd fefd 	bl	8000ab0 <__aeabi_i2f>
            int new_q = (int) ((1 - LEARNING_RATE)*current_q + LEARNING_RATE*((float)reward+DISCOUNT*max_future_q));
 8002cb6:	f7fd fbaf 	bl	8000418 <__aeabi_f2d>
 8002cba:	a339      	add	r3, pc, #228	; (adr r3, 8002da0 <_Z3appv+0x230>)
 8002cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc0:	f7fd fc02 	bl	80004c8 <__aeabi_dmul>
 8002cc4:	4680      	mov	r8, r0
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	4689      	mov	r9, r1
 8002cca:	f7fd fef1 	bl	8000ab0 <__aeabi_i2f>
 8002cce:	f7fd fba3 	bl	8000418 <__aeabi_f2d>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4640      	mov	r0, r8
 8002cd8:	4649      	mov	r1, r9
 8002cda:	f7fd fa3f 	bl	800015c <__adddf3>
 8002cde:	a332      	add	r3, pc, #200	; (adr r3, 8002da8 <_Z3appv+0x238>)
 8002ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce4:	f7fd fbf0 	bl	80004c8 <__aeabi_dmul>
 8002ce8:	4680      	mov	r8, r0
            float current_q = (float) _q_table[obs->dfx][obs->dfy][obs->dex][obs->dey][action];
 8002cea:	6870      	ldr	r0, [r6, #4]
            int new_q = (int) ((1 - LEARNING_RATE)*current_q + LEARNING_RATE*((float)reward+DISCOUNT*max_future_q));
 8002cec:	4689      	mov	r9, r1
            float current_q = (float) _q_table[obs->dfx][obs->dfy][obs->dex][obs->dey][action];
 8002cee:	f7fd fedf 	bl	8000ab0 <__aeabi_i2f>
            int new_q = (int) ((1 - LEARNING_RATE)*current_q + LEARNING_RATE*((float)reward+DISCOUNT*max_future_q));
 8002cf2:	f7fd fb91 	bl	8000418 <__aeabi_f2d>
 8002cf6:	a32e      	add	r3, pc, #184	; (adr r3, 8002db0 <_Z3appv+0x240>)
 8002cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfc:	f7fd fbe4 	bl	80004c8 <__aeabi_dmul>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4640      	mov	r0, r8
 8002d06:	4649      	mov	r1, r9
 8002d08:	f7fd fa28 	bl	800015c <__adddf3>
 8002d0c:	f7fd fdee 	bl	80008ec <__aeabi_d2iz>
            episode_rewards += step.reward;
 8002d10:	4a2d      	ldr	r2, [pc, #180]	; (8002dc8 <_Z3appv+0x258>)
            int new_q = (int) ((1 - LEARNING_RATE)*current_q + LEARNING_RATE*((float)reward+DISCOUNT*max_future_q));
 8002d12:	6070      	str	r0, [r6, #4]
            episode_rewards += step.reward;
 8002d14:	6813      	ldr	r3, [r2, #0]
 8002d16:	441d      	add	r5, r3
 8002d18:	6015      	str	r5, [r2, #0]
            if(step.done==1)
 8002d1a:	f1bb 0f00 	cmp.w	fp, #0
 8002d1e:	d001      	beq.n	8002d24 <_Z3appv+0x1b4>
            	game_init();
 8002d20:	f7ff ff0a 	bl	8002b38 <_Z9game_initv>
		scenery.x1 = 0;
 8002d24:	2300      	movs	r3, #0
		scenery.y2 = 47;
 8002d26:	2253      	movs	r2, #83	; 0x53
		scenery.y1 = 0;
 8002d28:	e9cd 3302 	strd	r3, r3, [sp, #8]
		scenery.y2 = 47;
 8002d2c:	232f      	movs	r3, #47	; 0x2f
		desenha_retangulo(&scenery,1);
 8002d2e:	a802      	add	r0, sp, #8
 8002d30:	2101      	movs	r1, #1
		scenery.y2 = 47;
 8002d32:	e9cd 2304 	strd	r2, r3, [sp, #16]
		desenha_retangulo(&scenery,1);
 8002d36:	f000 fc1a 	bl	800356e <_Z17desenha_retanguloP8pontos_tm>
    	print_AI(_player.x,_player.y);
 8002d3a:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8002d3e:	f000 fcd3 	bl	80036e8 <_Z8print_AImm>
    	print_food(_food.x,_food.y);
 8002d42:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8002d46:	f000 fccb 	bl	80036e0 <_Z10print_foodmm>
    	print_monster(_enemy.x,_enemy.y);
 8002d4a:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 8002d4e:	f000 fce7 	bl	8003720 <_Z13print_monstermm>
}
 8002d52:	b009      	add	sp, #36	; 0x24
 8002d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                action = prng_LFSR()%ACTION_SPACE;
 8002d58:	f7ff fe1e 	bl	8002998 <_Z9prng_LFSRv>
 8002d5c:	f000 0903 	and.w	r9, r0, #3
 8002d60:	e75e      	b.n	8002c20 <_Z3appv+0xb0>
        else if (action == 1)
 8002d62:	f1b9 0f01 	cmp.w	r9, #1
 8002d66:	d103      	bne.n	8002d70 <_Z3appv+0x200>
            _player.move(-1, 0);
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f04f 31ff 	mov.w	r1, #4294967295
 8002d6e:	e75d      	b.n	8002c2c <_Z3appv+0xbc>
        else if (action == 2)
 8002d70:	f1b9 0f02 	cmp.w	r9, #2
 8002d74:	d102      	bne.n	8002d7c <_Z3appv+0x20c>
            _player.move(0, 1);
 8002d76:	2201      	movs	r2, #1
            _player.move(0, -1);
 8002d78:	2100      	movs	r1, #0
 8002d7a:	e757      	b.n	8002c2c <_Z3appv+0xbc>
        else if (action == 3)
 8002d7c:	f1b9 0f03 	cmp.w	r9, #3
 8002d80:	f47f af57 	bne.w	8002c32 <_Z3appv+0xc2>
            _player.move(0, -1);
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295
 8002d88:	e7f6      	b.n	8002d78 <_Z3appv+0x208>
            s.reward = ENEMY_PENALTY;
 8002d8a:	4d10      	ldr	r5, [pc, #64]	; (8002dcc <_Z3appv+0x25c>)
 8002d8c:	e76c      	b.n	8002c68 <_Z3appv+0xf8>
            s.reward = FOOD_REWARD;
 8002d8e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8002d92:	e769      	b.n	8002c68 <_Z3appv+0xf8>
            s.done=1;
 8002d94:	f04f 0b01 	mov.w	fp, #1
 8002d98:	e777      	b.n	8002c8a <_Z3appv+0x11a>
 8002d9a:	bf00      	nop
 8002d9c:	f3af 8000 	nop.w
 8002da0:	9999999a 	.word	0x9999999a
 8002da4:	3fc99999 	.word	0x3fc99999
 8002da8:	33333333 	.word	0x33333333
 8002dac:	3fd33333 	.word	0x3fd33333
 8002db0:	66666666 	.word	0x66666666
 8002db4:	3fe66666 	.word	0x3fe66666
 8002db8:	200034f8 	.word	0x200034f8
 8002dbc:	20000de4 	.word	0x20000de4
 8002dc0:	20003500 	.word	0x20003500
 8002dc4:	20000de8 	.word	0x20000de8
 8002dc8:	20003518 	.word	0x20003518
 8002dcc:	fffffed4 	.word	0xfffffed4

08002dd0 <_Z14vTask_Nr_PrintPv>:
	while(1)
	{
		app();

		// joystick conditions
		if(valor_ADC[0] > 3000)
 8002dd0:	4d1a      	ldr	r5, [pc, #104]	; (8002e3c <_Z14vTask_Nr_PrintPv+0x6c>)
{
 8002dd2:	b508      	push	{r3, lr}
 8002dd4:	462c      	mov	r4, r5
		app();
 8002dd6:	f7ff fecb 	bl	8002b70 <_Z3appv>
		if(valor_ADC[0] > 3000)
 8002dda:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002dde:	682b      	ldr	r3, [r5, #0]
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d91f      	bls.n	8002e24 <_Z14vTask_Nr_PrintPv+0x54>
			_enemy.move(0, -1);
 8002de4:	f04f 32ff 	mov.w	r2, #4294967295
			_enemy.move(0, 1);
 8002de8:	2100      	movs	r1, #0
 8002dea:	4815      	ldr	r0, [pc, #84]	; (8002e40 <_Z14vTask_Nr_PrintPv+0x70>)
 8002dec:	f7ff fe16 	bl	8002a1c <_ZN4Blob4moveEii>
		else if(valor_ADC[0] < 1000)
		{
			env.step_enemy(2);
		}

		if(valor_ADC[1] > 3000)
 8002df0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002df4:	6863      	ldr	r3, [r4, #4]
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d919      	bls.n	8002e2e <_Z14vTask_Nr_PrintPv+0x5e>
			_enemy.move(1, 0);
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2101      	movs	r1, #1
			_enemy.move(-1, 0);
 8002dfe:	4810      	ldr	r0, [pc, #64]	; (8002e40 <_Z14vTask_Nr_PrintPv+0x70>)
 8002e00:	f7ff fe0c 	bl	8002a1c <_ZN4Blob4moveEii>
		else if(valor_ADC[1] < 1000)
		{
			env.step_enemy(1);
		}

		escreve_Nr_Peq(30,30,valor_ADC[0],0);
 8002e04:	211e      	movs	r1, #30
 8002e06:	6822      	ldr	r2, [r4, #0]
 8002e08:	4608      	mov	r0, r1
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f000 fc0a 	bl	8003624 <_Z14escreve_Nr_Peqmmlm>
		escreve_Nr_Peq(40,40,valor_ADC[1],0);
 8002e10:	2128      	movs	r1, #40	; 0x28
 8002e12:	2300      	movs	r3, #0
 8002e14:	4608      	mov	r0, r1
 8002e16:	6862      	ldr	r2, [r4, #4]
 8002e18:	f000 fc04 	bl	8003624 <_Z14escreve_Nr_Peqmmlm>
		vTaskDelay(100);
 8002e1c:	2064      	movs	r0, #100	; 0x64
 8002e1e:	f7ff fb0b 	bl	8002438 <vTaskDelay>
		app();
 8002e22:	e7d8      	b.n	8002dd6 <_Z14vTask_Nr_PrintPv+0x6>
		else if(valor_ADC[0] < 1000)
 8002e24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e28:	d2e2      	bcs.n	8002df0 <_Z14vTask_Nr_PrintPv+0x20>
			_enemy.move(0, 1);
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	e7dc      	b.n	8002de8 <_Z14vTask_Nr_PrintPv+0x18>
		else if(valor_ADC[1] < 1000)
 8002e2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e32:	d2e7      	bcs.n	8002e04 <_Z14vTask_Nr_PrintPv+0x34>
			_enemy.move(-1, 0);
 8002e34:	2200      	movs	r2, #0
 8002e36:	f04f 31ff 	mov.w	r1, #4294967295
 8002e3a:	e7e0      	b.n	8002dfe <_Z14vTask_Nr_PrintPv+0x2e>
 8002e3c:	20003590 	.word	0x20003590
 8002e40:	20003510 	.word	0x20003510

08002e44 <HAL_ADC_ConvCpltCallback>:
	if(hadc->Instance == ADC1)
 8002e44:	6802      	ldr	r2, [r0, #0]
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_ADC_ConvCpltCallback+0x18>)
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d105      	bne.n	8002e58 <HAL_ADC_ConvCpltCallback+0x14>
		valor_ADC[0]=ADC_buffer[0];
 8002e4c:	4a04      	ldr	r2, [pc, #16]	; (8002e60 <HAL_ADC_ConvCpltCallback+0x1c>)
 8002e4e:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <HAL_ADC_ConvCpltCallback+0x20>)
 8002e50:	6811      	ldr	r1, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 8002e52:	6852      	ldr	r2, [r2, #4]
		valor_ADC[0]=ADC_buffer[0];
 8002e54:	6019      	str	r1, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8002e56:	605a      	str	r2, [r3, #4]
}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	40012400 	.word	0x40012400
 8002e60:	20000ddc 	.word	0x20000ddc
 8002e64:	20003590 	.word	0x20003590

08002e68 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e68:	b530      	push	{r4, r5, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e6e:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e70:	2402      	movs	r4, #2
{
 8002e72:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002e78:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e7a:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e7e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e82:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002e84:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e86:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002e88:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e8a:	f7fe fbfb 	bl	8001684 <HAL_RCC_OscConfig>
 8002e8e:	b100      	cbz	r0, 8002e92 <_Z18SystemClock_Configv+0x2a>
 8002e90:	e7fe      	b.n	8002e90 <_Z18SystemClock_Configv+0x28>
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e96:	250f      	movs	r5, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e98:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e9a:	e9cd 3008 	strd	r3, r0, [sp, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ea2:	e9cd 5405 	strd	r5, r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ea6:	f7fe fdb3 	bl	8001a10 <HAL_RCC_ClockConfig>
 8002eaa:	b100      	cbz	r0, 8002eae <_Z18SystemClock_Configv+0x46>
 8002eac:	e7fe      	b.n	8002eac <_Z18SystemClock_Configv+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002eae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eb2:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002eb4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002eb6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eb8:	f7fe fe80 	bl	8001bbc <HAL_RCCEx_PeriphCLKConfig>
 8002ebc:	4604      	mov	r4, r0
 8002ebe:	b100      	cbz	r0, 8002ec2 <_Z18SystemClock_Configv+0x5a>
 8002ec0:	e7fe      	b.n	8002ec0 <_Z18SystemClock_Configv+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002ec2:	f7fe fe47 	bl	8001b54 <HAL_RCC_GetHCLKFreq>
 8002ec6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eca:	fbb0 f0f3 	udiv	r0, r0, r3
 8002ece:	f7fe f9cb 	bl	8001268 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002ed2:	2004      	movs	r0, #4
 8002ed4:	f7fe f9de 	bl	8001294 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002ed8:	4622      	mov	r2, r4
 8002eda:	4629      	mov	r1, r5
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee0:	f7fe f982 	bl	80011e8 <HAL_NVIC_SetPriority>
}
 8002ee4:	b015      	add	sp, #84	; 0x54
 8002ee6:	bd30      	pop	{r4, r5, pc}

08002ee8 <main>:
{
 8002ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eea:	4c5b      	ldr	r4, [pc, #364]	; (8003058 <main+0x170>)
{
 8002eec:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8002eee:	f7fd fe33 	bl	8000b58 <HAL_Init>
  SystemClock_Config();
 8002ef2:	f7ff ffb9 	bl	8002e68 <_Z18SystemClock_Configv>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef6:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002ef8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002efa:	f043 0310 	orr.w	r3, r3, #16
 8002efe:	61a3      	str	r3, [r4, #24]
 8002f00:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f06:	f003 0310 	and.w	r3, r3, #16
 8002f0a:	9303      	str	r3, [sp, #12]
 8002f0c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f0e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002f10:	4852      	ldr	r0, [pc, #328]	; (800305c <main+0x174>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f12:	f043 0320 	orr.w	r3, r3, #32
 8002f16:	61a3      	str	r3, [r4, #24]
 8002f18:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	9304      	str	r3, [sp, #16]
 8002f22:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f24:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f28:	f043 0304 	orr.w	r3, r3, #4
 8002f2c:	61a3      	str	r3, [r4, #24]
 8002f2e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f30:	2600      	movs	r6, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	9305      	str	r3, [sp, #20]
 8002f38:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002f3a:	f7fe fb9d 	bl	8001678 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002f3e:	2200      	movs	r2, #0
 8002f40:	21f8      	movs	r1, #248	; 0xf8
 8002f42:	4847      	ldr	r0, [pc, #284]	; (8003060 <main+0x178>)
 8002f44:	f7fe fb98 	bl	8001678 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f4c:	a906      	add	r1, sp, #24
 8002f4e:	4843      	ldr	r0, [pc, #268]	; (800305c <main+0x174>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f50:	e9cd 3506 	strd	r3, r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f54:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f56:	f7fe faaf 	bl	80014b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f5e:	a906      	add	r1, sp, #24
 8002f60:	483e      	ldr	r0, [pc, #248]	; (800305c <main+0x174>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f62:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f66:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f68:	f7fe faa6 	bl	80014b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002f6c:	23f8      	movs	r3, #248	; 0xf8
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	a906      	add	r1, sp, #24
 8002f70:	483b      	ldr	r0, [pc, #236]	; (8003060 <main+0x178>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f72:	e9cd 3506 	strd	r3, r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f76:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f78:	f7fe fa9e 	bl	80014b8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f7c:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002f7e:	4632      	mov	r2, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f80:	432b      	orrs	r3, r5
 8002f82:	6163      	str	r3, [r4, #20]
 8002f84:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002f86:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f88:	402b      	ands	r3, r5
 8002f8a:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002f8c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f8e:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002f90:	f7fe f92a 	bl	80011e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f94:	200b      	movs	r0, #11
 8002f96:	f7fe f95b 	bl	8001250 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002f9a:	4c32      	ldr	r4, [pc, #200]	; (8003064 <main+0x17c>)
 8002f9c:	4b32      	ldr	r3, [pc, #200]	; (8003068 <main+0x180>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f9e:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8002fa0:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002fa6:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002faa:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fae:	6166      	str	r6, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fb0:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fb2:	6066      	str	r6, [r4, #4]
  hadc1.Init.NbrOfConversion = 2;
 8002fb4:	6127      	str	r7, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fb6:	f7fe f883 	bl	80010c0 <HAL_ADC_Init>
 8002fba:	b100      	cbz	r0, 8002fbe <main+0xd6>
 8002fbc:	e7fe      	b.n	8002fbc <main+0xd4>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002fbe:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fc0:	a906      	add	r1, sp, #24
 8002fc2:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002fc4:	e9cd 5506 	strd	r5, r5, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002fc8:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fca:	f7fd fead 	bl	8000d28 <HAL_ADC_ConfigChannel>
 8002fce:	b100      	cbz	r0, 8002fd2 <main+0xea>
 8002fd0:	e7fe      	b.n	8002fd0 <main+0xe8>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fd2:	a906      	add	r1, sp, #24
 8002fd4:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002fd6:	e9cd 7706 	strd	r7, r7, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fda:	f7fd fea5 	bl	8000d28 <HAL_ADC_ConfigChannel>
 8002fde:	4606      	mov	r6, r0
 8002fe0:	b100      	cbz	r0, 8002fe4 <main+0xfc>
 8002fe2:	e7fe      	b.n	8002fe2 <main+0xfa>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8002fe4:	463a      	mov	r2, r7
 8002fe6:	4921      	ldr	r1, [pc, #132]	; (800306c <main+0x184>)
 8002fe8:	4620      	mov	r0, r4
 8002fea:	f7fd ffb9 	bl	8000f60 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f7fd ff50 	bl	8000e94 <HAL_ADC_Start_IT>
	inic_LCD();
 8002ff4:	f000 f906 	bl	8003204 <_Z8inic_LCDv>
	limpa_LCD();
 8002ff8:	f000 f96e 	bl	80032d8 <_Z9limpa_LCDv>
	game_init();
 8002ffc:	f7ff fd9c 	bl	8002b38 <_Z9game_initv>
	goto_XY(0, 0);
 8003000:	4631      	mov	r1, r6
 8003002:	4630      	mov	r0, r6
 8003004:	f000 f924 	bl	8003250 <_Z7goto_XYmm>
	string_LCD("Press.  Botao");
 8003008:	4819      	ldr	r0, [pc, #100]	; (8003070 <main+0x188>)
 800300a:	f000 f95b 	bl	80032c4 <_Z10string_LCDPc>
	imprime_LCD();
 800300e:	f000 f92d 	bl	800326c <_Z11imprime_LCDv>
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8003012:	4628      	mov	r0, r5
 8003014:	f7ff fcba 	bl	800298c <_Z9init_LFSRm>
	limpa_LCD();
 8003018:	f000 f95e 	bl	80032d8 <_Z9limpa_LCDv>
	imprime_LCD();
 800301c:	f000 f926 	bl	800326c <_Z11imprime_LCDv>
	HAL_Delay(1000);
 8003020:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003024:	f7fd fdbc 	bl	8000ba0 <HAL_Delay>
	limpa_LCD();
 8003028:	f000 f956 	bl	80032d8 <_Z9limpa_LCDv>
	imprime_LCD();
 800302c:	f000 f91e 	bl	800326c <_Z11imprime_LCDv>
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,NULL);
 8003030:	4633      	mov	r3, r6
 8003032:	2264      	movs	r2, #100	; 0x64
 8003034:	490f      	ldr	r1, [pc, #60]	; (8003074 <main+0x18c>)
 8003036:	e9cd 5600 	strd	r5, r6, [sp]
 800303a:	480f      	ldr	r0, [pc, #60]	; (8003078 <main+0x190>)
 800303c:	f7fe ffe0 	bl	8002000 <xTaskCreate>
	xTaskCreate(vTask_Nr_Print, "Task 2", 100, NULL, 1,NULL);
 8003040:	4633      	mov	r3, r6
 8003042:	2264      	movs	r2, #100	; 0x64
 8003044:	490d      	ldr	r1, [pc, #52]	; (800307c <main+0x194>)
 8003046:	e9cd 5600 	strd	r5, r6, [sp]
 800304a:	480d      	ldr	r0, [pc, #52]	; (8003080 <main+0x198>)
 800304c:	f7fe ffd8 	bl	8002000 <xTaskCreate>
	vTaskStartScheduler();	// apos este comando o RTOS passa a executar as tarefas
 8003050:	f7ff f8a6 	bl	80021a0 <vTaskStartScheduler>
 8003054:	e7fe      	b.n	8003054 <main+0x16c>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	40011000 	.word	0x40011000
 8003060:	40010800 	.word	0x40010800
 8003064:	2000351c 	.word	0x2000351c
 8003068:	40012400 	.word	0x40012400
 800306c:	20000ddc 	.word	0x20000ddc
 8003070:	08004a42 	.word	0x08004a42
 8003074:	08004a50 	.word	0x08004a50
 8003078:	080029cf 	.word	0x080029cf
 800307c:	08004a57 	.word	0x08004a57
 8003080:	08002dd1 	.word	0x08002dd1

08003084 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8003084:	6802      	ldr	r2, [r0, #0]
 8003086:	4b03      	ldr	r3, [pc, #12]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003088:	429a      	cmp	r2, r3
 800308a:	d101      	bne.n	8003090 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800308c:	f7fd bd76 	b.w	8000b7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40000800 	.word	0x40000800

08003098 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003098:	e7fe      	b.n	8003098 <_Error_Handler>
	...

0800309c <_GLOBAL__sub_I_hadc1>:
        _player = Blob();
 800309c:	2200      	movs	r2, #0
 800309e:	4b23      	ldr	r3, [pc, #140]	; (800312c <_GLOBAL__sub_I_hadc1+0x90>)
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80030a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        _player = Blob();
 80030a4:	e9c3 2202 	strd	r2, r2, [r3, #8]
        _food = Blob();
 80030a8:	e9c3 2204 	strd	r2, r2, [r3, #16]
        _enemy = Blob();
 80030ac:	e9c3 2206 	strd	r2, r2, [r3, #24]
            _epsilon = INITIAL_EPSILON;
 80030b0:	235a      	movs	r3, #90	; 0x5a
 80030b2:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
                                    _q_table[a][b][c][d][e] =  prng_LFSR()%6 - 5;
 80030b6:	f04f 0a06 	mov.w	sl, #6
            _epsilon = INITIAL_EPSILON;
 80030ba:	4d1d      	ldr	r5, [pc, #116]	; (8003130 <_GLOBAL__sub_I_hadc1+0x94>)
}
 80030bc:	b085      	sub	sp, #20
            _epsilon = INITIAL_EPSILON;
 80030be:	602b      	str	r3, [r5, #0]
 80030c0:	f105 0b50 	add.w	fp, r5, #80	; 0x50
 80030c4:	f5a7 64fa 	sub.w	r4, r7, #2000	; 0x7d0
 80030c8:	2600      	movs	r6, #0
 80030ca:	192b      	adds	r3, r5, r4
 80030cc:	eb0b 0204 	add.w	r2, fp, r4
 80030d0:	eb03 0806 	add.w	r8, r3, r6
 80030d4:	1991      	adds	r1, r2, r6
 80030d6:	f04f 0901 	mov.w	r9, #1
 80030da:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80030de:	9101      	str	r1, [sp, #4]
                                    _q_table[a][b][c][d][e] =  prng_LFSR()%6 - 5;
 80030e0:	f7ff fc5a 	bl	8002998 <_Z9prng_LFSRv>
                                for (int e=0; e<ACTION_SPACE; e++){
 80030e4:	e9dd 1301 	ldrd	r1, r3, [sp, #4]
                                    _q_table[a][b][c][d][e] =  prng_LFSR()%6 - 5;
 80030e8:	fbb0 fcfa 	udiv	ip, r0, sl
 80030ec:	fb0c 001a 	mls	r0, ip, sl, r0
 80030f0:	3805      	subs	r0, #5
 80030f2:	f848 0029 	str.w	r0, [r8, r9, lsl #2]
 80030f6:	f109 0901 	add.w	r9, r9, #1
                                for (int e=0; e<ACTION_SPACE; e++){
 80030fa:	f1b9 0f05 	cmp.w	r9, #5
 80030fe:	9a03      	ldr	r2, [sp, #12]
 8003100:	d1eb      	bne.n	80030da <_GLOBAL__sub_I_hadc1+0x3e>
 8003102:	f108 0810 	add.w	r8, r8, #16
                            for (int d=0; d<OBS_RANGE; d++){
 8003106:	4588      	cmp	r8, r1
 8003108:	d1e5      	bne.n	80030d6 <_GLOBAL__sub_I_hadc1+0x3a>
 800310a:	3650      	adds	r6, #80	; 0x50
                        for (int c=0; c<OBS_RANGE; c++){
 800310c:	f5b6 7fc8 	cmp.w	r6, #400	; 0x190
 8003110:	d1de      	bne.n	80030d0 <_GLOBAL__sub_I_hadc1+0x34>
 8003112:	f504 74c8 	add.w	r4, r4, #400	; 0x190
                    for (int b=0; b<OBS_RANGE; b++){
 8003116:	42bc      	cmp	r4, r7
 8003118:	d1d6      	bne.n	80030c8 <_GLOBAL__sub_I_hadc1+0x2c>
                for (int a=0; a<OBS_RANGE; a++){
 800311a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800311e:	f504 67fa 	add.w	r7, r4, #2000	; 0x7d0
 8003122:	429f      	cmp	r7, r3
 8003124:	d1ce      	bne.n	80030c4 <_GLOBAL__sub_I_hadc1+0x28>
}
 8003126:	b005      	add	sp, #20
 8003128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800312c:	200034f8 	.word	0x200034f8
 8003130:	20000de4 	.word	0x20000de4

08003134 <_Z7cmd_LCDm>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data)
{
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;

	CLR_DC();					// comando para o LCD
 8003136:	2200      	movs	r2, #0
 8003138:	2120      	movs	r1, #32
{
 800313a:	4605      	mov	r5, r0
	CLR_DC();					// comando para o LCD
 800313c:	4816      	ldr	r0, [pc, #88]	; (8003198 <_Z7cmd_LCDm+0x64>)
 800313e:	f7fe fa9b 	bl	8001678 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8003142:	2200      	movs	r2, #0
 8003144:	2140      	movs	r1, #64	; 0x40
 8003146:	4814      	ldr	r0, [pc, #80]	; (8003198 <_Z7cmd_LCDm+0x64>)
 8003148:	f7fe fa96 	bl	8001678 <HAL_GPIO_WritePin>
	uint32_t i=8;
 800314c:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 800314e:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8003150:	4e11      	ldr	r6, [pc, #68]	; (8003198 <_Z7cmd_LCDm+0x64>)
	{	i--;
 8003152:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8003154:	fa07 f204 	lsl.w	r2, r7, r4
 8003158:	402a      	ands	r2, r5
			SET_DIN();
 800315a:	bf18      	it	ne
 800315c:	2201      	movne	r2, #1
			CLR_DIN();
 800315e:	2110      	movs	r1, #16
 8003160:	4630      	mov	r0, r6
 8003162:	f7fe fa89 	bl	8001678 <HAL_GPIO_WritePin>
		PULSO_CLK();
 8003166:	2001      	movs	r0, #1
 8003168:	f7ff fc28 	bl	80029bc <_Z9atraso_usm>
 800316c:	2201      	movs	r2, #1
 800316e:	2108      	movs	r1, #8
 8003170:	4809      	ldr	r0, [pc, #36]	; (8003198 <_Z7cmd_LCDm+0x64>)
 8003172:	f7fe fa81 	bl	8001678 <HAL_GPIO_WritePin>
 8003176:	2001      	movs	r0, #1
 8003178:	f7ff fc20 	bl	80029bc <_Z9atraso_usm>
 800317c:	2200      	movs	r2, #0
 800317e:	2108      	movs	r1, #8
 8003180:	4805      	ldr	r0, [pc, #20]	; (8003198 <_Z7cmd_LCDm+0x64>)
 8003182:	f7fe fa79 	bl	8001678 <HAL_GPIO_WritePin>

	}while(i!=0);
 8003186:	2c00      	cmp	r4, #0
 8003188:	d1e3      	bne.n	8003152 <_Z7cmd_LCDm+0x1e>

	SET_CE();
}
 800318a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 800318e:	2201      	movs	r2, #1
 8003190:	2140      	movs	r1, #64	; 0x40
 8003192:	4801      	ldr	r0, [pc, #4]	; (8003198 <_Z7cmd_LCDm+0x64>)
 8003194:	f7fe ba70 	b.w	8001678 <HAL_GPIO_WritePin>
 8003198:	40010800 	.word	0x40010800

0800319c <_Z8data_LCDm>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 800319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;

	SET_DC();					// dado para o LCD
 800319e:	2201      	movs	r2, #1
 80031a0:	2120      	movs	r1, #32
{
 80031a2:	4605      	mov	r5, r0
	SET_DC();					// dado para o LCD
 80031a4:	4816      	ldr	r0, [pc, #88]	; (8003200 <_Z8data_LCDm+0x64>)
 80031a6:	f7fe fa67 	bl	8001678 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80031aa:	2200      	movs	r2, #0
 80031ac:	2140      	movs	r1, #64	; 0x40
 80031ae:	4814      	ldr	r0, [pc, #80]	; (8003200 <_Z8data_LCDm+0x64>)
 80031b0:	f7fe fa62 	bl	8001678 <HAL_GPIO_WritePin>
	uint32_t i=8;
 80031b4:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 80031b6:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 80031b8:	4e11      	ldr	r6, [pc, #68]	; (8003200 <_Z8data_LCDm+0x64>)
	{	i--;
 80031ba:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 80031bc:	fa07 f204 	lsl.w	r2, r7, r4
 80031c0:	402a      	ands	r2, r5
			SET_DIN();
 80031c2:	bf18      	it	ne
 80031c4:	2201      	movne	r2, #1
			CLR_DIN();
 80031c6:	2110      	movs	r1, #16
 80031c8:	4630      	mov	r0, r6
 80031ca:	f7fe fa55 	bl	8001678 <HAL_GPIO_WritePin>
		PULSO_CLK();
 80031ce:	2001      	movs	r0, #1
 80031d0:	f7ff fbf4 	bl	80029bc <_Z9atraso_usm>
 80031d4:	2201      	movs	r2, #1
 80031d6:	2108      	movs	r1, #8
 80031d8:	4809      	ldr	r0, [pc, #36]	; (8003200 <_Z8data_LCDm+0x64>)
 80031da:	f7fe fa4d 	bl	8001678 <HAL_GPIO_WritePin>
 80031de:	2001      	movs	r0, #1
 80031e0:	f7ff fbec 	bl	80029bc <_Z9atraso_usm>
 80031e4:	2200      	movs	r2, #0
 80031e6:	2108      	movs	r1, #8
 80031e8:	4805      	ldr	r0, [pc, #20]	; (8003200 <_Z8data_LCDm+0x64>)
 80031ea:	f7fe fa45 	bl	8001678 <HAL_GPIO_WritePin>

	}while(i!=0);
 80031ee:	2c00      	cmp	r4, #0
 80031f0:	d1e3      	bne.n	80031ba <_Z8data_LCDm+0x1e>

	SET_CE();
}
 80031f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 80031f6:	2201      	movs	r2, #1
 80031f8:	2140      	movs	r1, #64	; 0x40
 80031fa:	4801      	ldr	r0, [pc, #4]	; (8003200 <_Z8data_LCDm+0x64>)
 80031fc:	f7fe ba3c 	b.w	8001678 <HAL_GPIO_WritePin>
 8003200:	40010800 	.word	0x40010800

08003204 <_Z8inic_LCDv>:
//-----------------------------------------------------------------------------------------------
void inic_LCD()
{
 8003204:	b510      	push	{r4, lr}
	// Reset the LCD to a known state
	CLR_RST();
 8003206:	4c11      	ldr	r4, [pc, #68]	; (800324c <_Z8inic_LCDv+0x48>)
 8003208:	2200      	movs	r2, #0
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	4620      	mov	r0, r4
 800320e:	f7fe fa33 	bl	8001678 <HAL_GPIO_WritePin>
	atraso_us(10);
 8003212:	200a      	movs	r0, #10
 8003214:	f7ff fbd2 	bl	80029bc <_Z9atraso_usm>
	SET_RST();
 8003218:	2201      	movs	r2, #1
 800321a:	2180      	movs	r1, #128	; 0x80
 800321c:	4620      	mov	r0, r4
 800321e:	f7fe fa2b 	bl	8001678 <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8003222:	2021      	movs	r0, #33	; 0x21
 8003224:	f7ff ff86 	bl	8003134 <_Z7cmd_LCDm>
	cmd_LCD(0xBA);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8003228:	20ba      	movs	r0, #186	; 0xba
 800322a:	f7ff ff83 	bl	8003134 <_Z7cmd_LCDm>
	cmd_LCD(0x04);			//Set Temp coefficent
 800322e:	2004      	movs	r0, #4
 8003230:	f7ff ff80 	bl	8003134 <_Z7cmd_LCDm>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8003234:	2014      	movs	r0, #20
 8003236:	f7ff ff7d 	bl	8003134 <_Z7cmd_LCDm>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 800323a:	2020      	movs	r0, #32
 800323c:	f7ff ff7a 	bl	8003134 <_Z7cmd_LCDm>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
}
 8003240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 8003244:	200c      	movs	r0, #12
 8003246:	f7ff bf75 	b.w	8003134 <_Z7cmd_LCDm>
 800324a:	bf00      	nop
 800324c:	40010800 	.word	0x40010800

08003250 <_Z7goto_XYmm>:
//-----------------------------------------------------------------------------------------------
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 8003250:	2905      	cmp	r1, #5
 8003252:	bf28      	it	cs
 8003254:	2105      	movcs	r1, #5
	if(y>5)	y=5;
	if(x>84)	x=83;

	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8003256:	2354      	movs	r3, #84	; 0x54
	if(x>84)	x=83;
 8003258:	2854      	cmp	r0, #84	; 0x54
 800325a:	bf88      	it	hi
 800325c:	2053      	movhi	r0, #83	; 0x53
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 800325e:	fb03 0101 	mla	r1, r3, r1, r0
 8003262:	4b01      	ldr	r3, [pc, #4]	; (8003268 <_Z7goto_XYmm+0x18>)
 8003264:	6019      	str	r1, [r3, #0]
}
 8003266:	4770      	bx	lr
 8003268:	20003790 	.word	0x20003790

0800326c <_Z11imprime_LCDv>:
	for(i=0; i<504; i++)
		fb[i]= imagem[i];
}
//-----------------------------------------------------------------------------------------------
void imprime_LCD()		// desenha em todo o LCD
{
 800326c:	b538      	push	{r3, r4, r5, lr}
	uint32_t i;

	for (i=0 ; i < 504 ; i++)
 800326e:	2400      	movs	r4, #0
		data_LCD(fb[i]);
 8003270:	4d04      	ldr	r5, [pc, #16]	; (8003284 <_Z11imprime_LCDv+0x18>)
 8003272:	5d28      	ldrb	r0, [r5, r4]
	for (i=0 ; i < 504 ; i++)
 8003274:	3401      	adds	r4, #1
		data_LCD(fb[i]);
 8003276:	f7ff ff91 	bl	800319c <_Z8data_LCDm>
	for (i=0 ; i < 504 ; i++)
 800327a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800327e:	d1f8      	bne.n	8003272 <_Z11imprime_LCDv+0x6>
}
 8003280:	bd38      	pop	{r3, r4, r5, pc}
 8003282:	bf00      	nop
 8003284:	20003598 	.word	0x20003598

08003288 <_Z13caractere_LCDc>:
 * Os caracteres s podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character)
{
	uint32_t i;

	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8003288:	2100      	movs	r1, #0
{
 800328a:	b5f0      	push	{r4, r5, r6, r7, lr}
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 800328c:	4c0a      	ldr	r4, [pc, #40]	; (80032b8 <_Z13caractere_LCDc+0x30>)
 800328e:	4a0b      	ldr	r2, [pc, #44]	; (80032bc <_Z13caractere_LCDc+0x34>)
 8003290:	6823      	ldr	r3, [r4, #0]
	indice_fb++;

	for( i= 0 ; i < 5 ; i++)
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 8003292:	4f0b      	ldr	r7, [pc, #44]	; (80032c0 <_Z13caractere_LCDc+0x38>)
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8003294:	54d1      	strb	r1, [r2, r3]
 8003296:	2101      	movs	r1, #1
 8003298:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 800329c:	18d6      	adds	r6, r2, r3
 800329e:	180d      	adds	r5, r1, r0
 80032a0:	443d      	add	r5, r7
 80032a2:	f815 5ca1 	ldrb.w	r5, [r5, #-161]
 80032a6:	5475      	strb	r5, [r6, r1]
 80032a8:	3101      	adds	r1, #1
	for( i= 0 ; i < 5 ; i++)
 80032aa:	2906      	cmp	r1, #6
 80032ac:	d1f7      	bne.n	800329e <_Z13caractere_LCDc+0x16>
		indice_fb++;
	}

	fb[indice_fb] = 0x00; //Blank vertical line padding
 80032ae:	2100      	movs	r1, #0
 80032b0:	3306      	adds	r3, #6
 80032b2:	54d1      	strb	r1, [r2, r3]
 80032b4:	6023      	str	r3, [r4, #0]
}
 80032b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032b8:	20003790 	.word	0x20003790
 80032bc:	20003598 	.word	0x20003598
 80032c0:	08004a5e 	.word	0x08004a5e

080032c4 <_Z10string_LCDPc>:
//-----------------------------------------------------------------------------------------------
void string_LCD(char *msg)
{
 80032c4:	b510      	push	{r4, lr}
 80032c6:	1e44      	subs	r4, r0, #1
	while(*msg)
 80032c8:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80032cc:	b110      	cbz	r0, 80032d4 <_Z10string_LCDPc+0x10>
		caractere_LCD(*msg++);
 80032ce:	f7ff ffdb 	bl	8003288 <_Z13caractere_LCDc>
	while(*msg)
 80032d2:	e7f9      	b.n	80032c8 <_Z10string_LCDPc+0x4>
}
 80032d4:	bd10      	pop	{r4, pc}
	...

080032d8 <_Z9limpa_LCDv>:
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD()
{
	uint32_t i;

	for ( i= 0 ; i < 504 ; i++)
 80032d8:	2300      	movs	r3, #0
		fb[i] = 0x00;
 80032da:	4619      	mov	r1, r3
 80032dc:	4a03      	ldr	r2, [pc, #12]	; (80032ec <_Z9limpa_LCDv+0x14>)
 80032de:	5499      	strb	r1, [r3, r2]
	for ( i= 0 ; i < 504 ; i++)
 80032e0:	3301      	adds	r3, #1
 80032e2:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 80032e6:	d1fa      	bne.n	80032de <_Z9limpa_LCDv+0x6>
}
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	20003598 	.word	0x20003598

080032f0 <_Z13desenha_pixelmmm>:
// Desenha pixel
//-----------------------------------------------------------------------------------------------
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 80032f0:	292f      	cmp	r1, #47	; 0x2f
 80032f2:	bf28      	it	cs
 80032f4:	212f      	movcs	r1, #47	; 0x2f
	uint32_t i;

	if(x>83)	x=83;
	if(y>47)	y=47;

	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 80032f6:	2853      	cmp	r0, #83	; 0x53
 80032f8:	f04f 0354 	mov.w	r3, #84	; 0x54
 80032fc:	bf28      	it	cs
 80032fe:	2053      	movcs	r0, #83	; 0x53
{
 8003300:	b530      	push	{r4, r5, lr}
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8003302:	08cc      	lsrs	r4, r1, #3
 8003304:	fb03 0004 	mla	r0, r3, r4, r0
 8003308:	f001 0407 	and.w	r4, r1, #7
 800330c:	2101      	movs	r1, #1
 800330e:	4d05      	ldr	r5, [pc, #20]	; (8003324 <_Z13desenha_pixelmmm+0x34>)
 8003310:	40a1      	lsls	r1, r4
 8003312:	562b      	ldrsb	r3, [r5, r0]
 8003314:	b249      	sxtb	r1, r1

	if(propr==0)
 8003316:	b91a      	cbnz	r2, 8003320 <_Z13desenha_pixelmmm+0x30>
		clr_bit(fb[i],y%8);
 8003318:	ea23 0301 	bic.w	r3, r3, r1
	else
		set_bit(fb[i],y%8);
 800331c:	542b      	strb	r3, [r5, r0]

}
 800331e:	bd30      	pop	{r4, r5, pc}
		set_bit(fb[i],y%8);
 8003320:	430b      	orrs	r3, r1
 8003322:	e7fb      	b.n	800331c <_Z13desenha_pixelmmm+0x2c>
 8003324:	20003598 	.word	0x20003598

08003328 <_Z13desenha_linhaP8pontos_tm>:
//-----------------------------------------------------------------------------------------------
// Desenha linha - ALGORITMO DE BRESENHAM - (http://www.etechplanet.com/codesnippets/computer-graphics-draw-a-line-using-bresenham-algorithm.aspx)
//-----------------------------------------------------------------------------------------------
void desenha_linha(struct  pontos_t *p,		/*  p.x1=x1, p.y1=y1, p.x2=x2, p.y2=y2, passagem dos pontos por struct	*/
						   uint32_t prop)	/* 0 =  paga pixel, 1 = liga pixel				*/
{
 8003328:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t i, x, y, x1, y1, x2, y2;
	int32_t dx, dy, dx1, dy1, px, py, xe, ye;

	x1 = p->x1;
	y1 = p->y1;
 800332c:	e9d0 4500 	ldrd	r4, r5, [r0]
	x2 = p->x2;
	y2 = p->y2;
 8003330:	e9d0 3202 	ldrd	r3, r2, [r0, #8]

	dx = x2-x1;
 8003334:	eba3 0a04 	sub.w	sl, r3, r4
	dy = y2-y1;
 8003338:	eba2 0805 	sub.w	r8, r2, r5

  using ::abs;

#ifndef __CORRECT_ISO_CPP_STDLIB_H_PROTO
  inline long
  abs(long __i) { return __builtin_labs(__i); }
 800333c:	ea8a 76ea 	eor.w	r6, sl, sl, asr #31
 8003340:	ea88 77e8 	eor.w	r7, r8, r8, asr #31
 8003344:	eba6 76ea 	sub.w	r6, r6, sl, asr #31
 8003348:	eba7 77e8 	sub.w	r7, r7, r8, asr #31
	dx1 = abs(dx);
	dy1 = abs(dy);
	px = 2*dy1 - dx1;
	py = 2*dx1 - dy1;

	if(dy1 <= dx1)
 800334c:	42be      	cmp	r6, r7
{
 800334e:	4689      	mov	r9, r1
	if(dy1 <= dx1)
 8003350:	db30      	blt.n	80033b4 <_Z13desenha_linhaP8pontos_tm+0x8c>
	{	if(dx >= 0)
 8003352:	f1ba 0f00 	cmp.w	sl, #0
			y = y1;
			xe = x2;
		}
		else
		{	x = x2;
			y = y2;
 8003356:	bfbd      	ittte	lt
 8003358:	4615      	movlt	r5, r2
			xe = x1;
 800335a:	9400      	strlt	r4, [sp, #0]
		{	x = x2;
 800335c:	461c      	movlt	r4, r3
			xe = x2;
 800335e:	9300      	strge	r3, [sp, #0]
		}
		desenha_pixel(x,y,prop);
 8003360:	460a      	mov	r2, r1
	px = 2*dy1 - dx1;
 8003362:	007b      	lsls	r3, r7, #1
		desenha_pixel(x,y,prop);
 8003364:	4629      	mov	r1, r5
 8003366:	4620      	mov	r0, r4
	px = 2*dy1 - dx1;
 8003368:	eba3 0b06 	sub.w	fp, r3, r6
 800336c:	9301      	str	r3, [sp, #4]
		desenha_pixel(x,y,prop);
 800336e:	f7ff ffbf 	bl	80032f0 <_Z13desenha_pixelmmm>
			{
				if((dx<0 && dy<0) || (dx>0 && dy>0))
					y++;
				else
					y--;
				px = px + 2*(dy1-dx1);
 8003372:	1bbe      	subs	r6, r7, r6
 8003374:	0076      	lsls	r6, r6, #1
		for(i=0; x<xe; i++)
 8003376:	9b00      	ldr	r3, [sp, #0]
 8003378:	42a3      	cmp	r3, r4
 800337a:	d94e      	bls.n	800341a <_Z13desenha_linhaP8pontos_tm+0xf2>
			if(px<0)
 800337c:	f1bb 0f00 	cmp.w	fp, #0
			x++;
 8003380:	f104 0401 	add.w	r4, r4, #1
			if(px<0)
 8003384:	da07      	bge.n	8003396 <_Z13desenha_linhaP8pontos_tm+0x6e>
				px = px + 2*dy1;
 8003386:	9b01      	ldr	r3, [sp, #4]
 8003388:	449b      	add	fp, r3
			}
			desenha_pixel(x,y,prop);
 800338a:	464a      	mov	r2, r9
 800338c:	4629      	mov	r1, r5
 800338e:	4620      	mov	r0, r4
 8003390:	f7ff ffae 	bl	80032f0 <_Z13desenha_pixelmmm>
		for(i=0; x<xe; i++)
 8003394:	e7ef      	b.n	8003376 <_Z13desenha_linhaP8pontos_tm+0x4e>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 8003396:	f1ba 0f00 	cmp.w	sl, #0
 800339a:	da05      	bge.n	80033a8 <_Z13desenha_linhaP8pontos_tm+0x80>
 800339c:	f1b8 0f00 	cmp.w	r8, #0
 80033a0:	da06      	bge.n	80033b0 <_Z13desenha_linhaP8pontos_tm+0x88>
					y++;
 80033a2:	3501      	adds	r5, #1
				px = px + 2*(dy1-dx1);
 80033a4:	44b3      	add	fp, r6
 80033a6:	e7f0      	b.n	800338a <_Z13desenha_linhaP8pontos_tm+0x62>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 80033a8:	d002      	beq.n	80033b0 <_Z13desenha_linhaP8pontos_tm+0x88>
 80033aa:	f1b8 0f00 	cmp.w	r8, #0
 80033ae:	dcf8      	bgt.n	80033a2 <_Z13desenha_linhaP8pontos_tm+0x7a>
					y--;
 80033b0:	3d01      	subs	r5, #1
 80033b2:	e7f7      	b.n	80033a4 <_Z13desenha_linhaP8pontos_tm+0x7c>
		}
	}
	else
	{
		if(dy >= 0)
 80033b4:	f1b8 0f00 	cmp.w	r8, #0
		{	x=x1;
			y=y1;
			ye=y2;
		}
		else
		{	x=x2;
 80033b8:	bfbe      	ittt	lt
 80033ba:	461c      	movlt	r4, r3
			y=y2;
			ye=y1;
 80033bc:	9500      	strlt	r5, [sp, #0]
			y=y2;
 80033be:	4615      	movlt	r5, r2
	py = 2*dx1 - dy1;
 80033c0:	ea4f 0346 	mov.w	r3, r6, lsl #1
			ye=y2;
 80033c4:	bfa8      	it	ge
 80033c6:	9200      	strge	r2, [sp, #0]
		}
		desenha_pixel(x,y,prop);
 80033c8:	4620      	mov	r0, r4
 80033ca:	460a      	mov	r2, r1
 80033cc:	4629      	mov	r1, r5
	py = 2*dx1 - dy1;
 80033ce:	9301      	str	r3, [sp, #4]
 80033d0:	eba3 0b07 	sub.w	fp, r3, r7
		desenha_pixel(x,y,prop);
 80033d4:	f7ff ff8c 	bl	80032f0 <_Z13desenha_pixelmmm>
			{
				if((dx<0 && dy<0) || (dx>0 && dy>0))
					x++;
				else
					x--;
				py = py + 2*(dx1-dy1);
 80033d8:	1bf6      	subs	r6, r6, r7
 80033da:	0076      	lsls	r6, r6, #1
		for(i=0;y<ye;i++)
 80033dc:	9b00      	ldr	r3, [sp, #0]
 80033de:	42ab      	cmp	r3, r5
 80033e0:	d91b      	bls.n	800341a <_Z13desenha_linhaP8pontos_tm+0xf2>
			if(py <= 0)
 80033e2:	f1bb 0f00 	cmp.w	fp, #0
			y++;
 80033e6:	f105 0501 	add.w	r5, r5, #1
			if(py <= 0)
 80033ea:	dc07      	bgt.n	80033fc <_Z13desenha_linhaP8pontos_tm+0xd4>
				py = py + 2*dx1;
 80033ec:	9b01      	ldr	r3, [sp, #4]
 80033ee:	449b      	add	fp, r3
			}
			desenha_pixel(x,y,prop);
 80033f0:	464a      	mov	r2, r9
 80033f2:	4629      	mov	r1, r5
 80033f4:	4620      	mov	r0, r4
 80033f6:	f7ff ff7b 	bl	80032f0 <_Z13desenha_pixelmmm>
		for(i=0;y<ye;i++)
 80033fa:	e7ef      	b.n	80033dc <_Z13desenha_linhaP8pontos_tm+0xb4>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 80033fc:	f1ba 0f00 	cmp.w	sl, #0
 8003400:	da05      	bge.n	800340e <_Z13desenha_linhaP8pontos_tm+0xe6>
 8003402:	f1b8 0f00 	cmp.w	r8, #0
 8003406:	da06      	bge.n	8003416 <_Z13desenha_linhaP8pontos_tm+0xee>
					x++;
 8003408:	3401      	adds	r4, #1
				py = py + 2*(dx1-dy1);
 800340a:	44b3      	add	fp, r6
 800340c:	e7f0      	b.n	80033f0 <_Z13desenha_linhaP8pontos_tm+0xc8>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 800340e:	d002      	beq.n	8003416 <_Z13desenha_linhaP8pontos_tm+0xee>
 8003410:	f1b8 0f00 	cmp.w	r8, #0
 8003414:	dcf8      	bgt.n	8003408 <_Z13desenha_linhaP8pontos_tm+0xe0>
					x--;
 8003416:	3c01      	subs	r4, #1
 8003418:	e7f7      	b.n	800340a <_Z13desenha_linhaP8pontos_tm+0xe2>
		}
	}
}
 800341a:	b003      	add	sp, #12
 800341c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003420 <_Z15desenha_circulolllm>:
//--------------------------------------------------------------------------------------------------------------
// Desenha Circulo - Algoritmo de Ponto Mdio http://rosettacode.org/wiki/Bitmap/Midpoint_circle_algorithm#C
//--------------------------------------------------------------------------------------------------------------
void desenha_circulo(int32_t x0, int32_t y0,int32_t radius,	// valores int se fazem necessrio devido as comparaes
											 uint32_t prop) // 0 =  paga pixel, 1 = liga pixel
{
 8003420:	2853      	cmp	r0, #83	; 0x53
 8003422:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003426:	bfa8      	it	ge
 8003428:	2053      	movge	r0, #83	; 0x53
 800342a:	292f      	cmp	r1, #47	; 0x2f
 800342c:	bfa8      	it	ge
 800342e:	212f      	movge	r1, #47	; 0x2f
	  if(x0>83)	x0=83;
	  if(y0>47) y0=47;

	  f = 1 - radius;
	  ddF_x = 0;
	  ddF_y = -2 * radius;
 8003430:	f06f 0a01 	mvn.w	sl, #1
 8003434:	460d      	mov	r5, r1
	  x = 0;
	  y = radius;

	  // evita a impresso fora do domnio de x e y (erros de impresso)
	  if((y0 + radius) < 48)		desenha_pixel(x0, y0 + radius,prop);
 8003436:	4411      	add	r1, r2
 8003438:	292f      	cmp	r1, #47	; 0x2f
{
 800343a:	4614      	mov	r4, r2
 800343c:	461e      	mov	r6, r3
 800343e:	4607      	mov	r7, r0
	  f = 1 - radius;
 8003440:	f1c2 0801 	rsb	r8, r2, #1
	  ddF_y = -2 * radius;
 8003444:	fb0a fa02 	mul.w	sl, sl, r2
	  if((y0 + radius) < 48)		desenha_pixel(x0, y0 + radius,prop);
 8003448:	dc02      	bgt.n	8003450 <_Z15desenha_circulolllm+0x30>
 800344a:	461a      	mov	r2, r3
 800344c:	f7ff ff50 	bl	80032f0 <_Z13desenha_pixelmmm>
	  if((y0 - radius) >= 0)		desenha_pixel(x0, y0 - radius,prop);
 8003450:	1b29      	subs	r1, r5, r4
 8003452:	d403      	bmi.n	800345c <_Z15desenha_circulolllm+0x3c>
 8003454:	4632      	mov	r2, r6
 8003456:	4638      	mov	r0, r7
 8003458:	f7ff ff4a 	bl	80032f0 <_Z13desenha_pixelmmm>
	  if((x0 + radius) < 84)		desenha_pixel(x0 + radius, y0,prop);
 800345c:	1938      	adds	r0, r7, r4
 800345e:	2853      	cmp	r0, #83	; 0x53
 8003460:	dc03      	bgt.n	800346a <_Z15desenha_circulolllm+0x4a>
 8003462:	4632      	mov	r2, r6
 8003464:	4629      	mov	r1, r5
 8003466:	f7ff ff43 	bl	80032f0 <_Z13desenha_pixelmmm>
	  if((x0 - radius) >= 0)		desenha_pixel(x0 - radius, y0,prop);
 800346a:	1b38      	subs	r0, r7, r4
 800346c:	d403      	bmi.n	8003476 <_Z15desenha_circulolllm+0x56>
 800346e:	4632      	mov	r2, r6
 8003470:	4629      	mov	r1, r5
 8003472:	f7ff ff3d 	bl	80032f0 <_Z13desenha_pixelmmm>
{
 8003476:	2600      	movs	r6, #0

	  while(x < y)
 8003478:	42a6      	cmp	r6, r4
 800347a:	da75      	bge.n	8003568 <_Z15desenha_circulolllm+0x148>
	  {
		  if(f >= 0)
 800347c:	f1b8 0f00 	cmp.w	r8, #0
		  {
			  y--;
			  ddF_y += 2;
 8003480:	bfa8      	it	ge
 8003482:	f10a 0a02 	addge.w	sl, sl, #2
			  f += ddF_y;
		  }
		  x++;
 8003486:	f106 0601 	add.w	r6, r6, #1
			  f += ddF_y;
 800348a:	bfa8      	it	ge
 800348c:	44d0      	addge	r8, sl
 800348e:	eb06 0907 	add.w	r9, r6, r7
			  y--;
 8003492:	bfa8      	it	ge
 8003494:	f104 34ff 	addge.w	r4, r4, #4294967295
		  ddF_x += 2;
		  f += ddF_x + 1;
 8003498:	eb08 0846 	add.w	r8, r8, r6, lsl #1

		  // evita a impresso fora do domnio de x e y (erros de impresso)
		  if(((x0+x) <84) && ((y0+y) < 48))		desenha_pixel(x0 + x, y0 + y,1);
 800349c:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
		  f += ddF_x + 1;
 80034a0:	f108 0801 	add.w	r8, r8, #1
		  if(((x0+x) <84) && ((y0+y) < 48))		desenha_pixel(x0 + x, y0 + y,1);
 80034a4:	dc06      	bgt.n	80034b4 <_Z15desenha_circulolllm+0x94>
 80034a6:	1929      	adds	r1, r5, r4
 80034a8:	292f      	cmp	r1, #47	; 0x2f
 80034aa:	dc03      	bgt.n	80034b4 <_Z15desenha_circulolllm+0x94>
 80034ac:	2201      	movs	r2, #1
 80034ae:	4648      	mov	r0, r9
 80034b0:	f7ff ff1e 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0-x) >=0) && ((y0+y) < 48))		desenha_pixel(x0 - x, y0 + y,1);
 80034b4:	ebb7 0b06 	subs.w	fp, r7, r6
 80034b8:	d419      	bmi.n	80034ee <_Z15desenha_circulolllm+0xce>
 80034ba:	1929      	adds	r1, r5, r4
 80034bc:	292f      	cmp	r1, #47	; 0x2f
 80034be:	dc03      	bgt.n	80034c8 <_Z15desenha_circulolllm+0xa8>
 80034c0:	2201      	movs	r2, #1
 80034c2:	4658      	mov	r0, fp
 80034c4:	f7ff ff14 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0+x) <84) && ((y0-y) >=0))		desenha_pixel(x0 + x, y0 - y,1);
 80034c8:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
 80034cc:	dd12      	ble.n	80034f4 <_Z15desenha_circulolllm+0xd4>
		  if(((x0-x) >=0) && ((y0-y) >=0))		desenha_pixel(x0 - x, y0 - y,1);
 80034ce:	1b2b      	subs	r3, r5, r4
 80034d0:	d41c      	bmi.n	800350c <_Z15desenha_circulolllm+0xec>
 80034d2:	2201      	movs	r2, #1
 80034d4:	4619      	mov	r1, r3
 80034d6:	4658      	mov	r0, fp
 80034d8:	f7ff ff0a 	bl	80032f0 <_Z13desenha_pixelmmm>
 80034dc:	e016      	b.n	800350c <_Z15desenha_circulolllm+0xec>
 80034de:	f1bb 0f00 	cmp.w	fp, #0
 80034e2:	daf4      	bge.n	80034ce <_Z15desenha_circulolllm+0xae>
 80034e4:	e012      	b.n	800350c <_Z15desenha_circulolllm+0xec>
		  if(((x0+y) <84) && ((y0+x) < 48))		desenha_pixel(x0 + y, y0 + x,1);
		  if(((x0-y) >=0) && ((y0+x) < 48))		desenha_pixel(x0 - y, y0 + x,1);
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
 80034e6:	f1bb 0f00 	cmp.w	fp, #0
 80034ea:	da28      	bge.n	800353e <_Z15desenha_circulolllm+0x11e>
 80034ec:	e7c4      	b.n	8003478 <_Z15desenha_circulolllm+0x58>
		  if(((x0+x) <84) && ((y0-y) >=0))		desenha_pixel(x0 + x, y0 - y,1);
 80034ee:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
 80034f2:	dc0b      	bgt.n	800350c <_Z15desenha_circulolllm+0xec>
 80034f4:	1b2b      	subs	r3, r5, r4
 80034f6:	d4f2      	bmi.n	80034de <_Z15desenha_circulolllm+0xbe>
 80034f8:	4619      	mov	r1, r3
 80034fa:	2201      	movs	r2, #1
 80034fc:	4648      	mov	r0, r9
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	f7ff fef6 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0-x) >=0) && ((y0-y) >=0))		desenha_pixel(x0 - x, y0 - y,1);
 8003504:	f1bb 0f00 	cmp.w	fp, #0
 8003508:	9b01      	ldr	r3, [sp, #4]
 800350a:	dae2      	bge.n	80034d2 <_Z15desenha_circulolllm+0xb2>
		  if(((x0+y) <84) && ((y0+x) < 48))		desenha_pixel(x0 + y, y0 + x,1);
 800350c:	eb07 0904 	add.w	r9, r7, r4
 8003510:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
 8003514:	dc06      	bgt.n	8003524 <_Z15desenha_circulolllm+0x104>
 8003516:	19a9      	adds	r1, r5, r6
 8003518:	292f      	cmp	r1, #47	; 0x2f
 800351a:	dc03      	bgt.n	8003524 <_Z15desenha_circulolllm+0x104>
 800351c:	2201      	movs	r2, #1
 800351e:	4648      	mov	r0, r9
 8003520:	f7ff fee6 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0-y) >=0) && ((y0+x) < 48))		desenha_pixel(x0 - y, y0 + x,1);
 8003524:	ebb7 0b04 	subs.w	fp, r7, r4
 8003528:	d412      	bmi.n	8003550 <_Z15desenha_circulolllm+0x130>
 800352a:	19a9      	adds	r1, r5, r6
 800352c:	292f      	cmp	r1, #47	; 0x2f
 800352e:	dc03      	bgt.n	8003538 <_Z15desenha_circulolllm+0x118>
 8003530:	2201      	movs	r2, #1
 8003532:	4658      	mov	r0, fp
 8003534:	f7ff fedc 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
 8003538:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
 800353c:	dd0b      	ble.n	8003556 <_Z15desenha_circulolllm+0x136>
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
 800353e:	1bab      	subs	r3, r5, r6
 8003540:	2b00      	cmp	r3, #0
 8003542:	db99      	blt.n	8003478 <_Z15desenha_circulolllm+0x58>
 8003544:	2201      	movs	r2, #1
 8003546:	1ba9      	subs	r1, r5, r6
 8003548:	4658      	mov	r0, fp
 800354a:	f7ff fed1 	bl	80032f0 <_Z13desenha_pixelmmm>
 800354e:	e793      	b.n	8003478 <_Z15desenha_circulolllm+0x58>
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
 8003550:	f1b9 0f53 	cmp.w	r9, #83	; 0x53
 8003554:	dc90      	bgt.n	8003478 <_Z15desenha_circulolllm+0x58>
 8003556:	1ba9      	subs	r1, r5, r6
 8003558:	d4c5      	bmi.n	80034e6 <_Z15desenha_circulolllm+0xc6>
 800355a:	2201      	movs	r2, #1
 800355c:	4648      	mov	r0, r9
 800355e:	f7ff fec7 	bl	80032f0 <_Z13desenha_pixelmmm>
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
 8003562:	f1bb 0f00 	cmp.w	fp, #0
 8003566:	e7ec      	b.n	8003542 <_Z15desenha_circulolllm+0x122>
	  }
}
 8003568:	b003      	add	sp, #12
 800356a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800356e <_Z17desenha_retanguloP8pontos_tm>:
*/
void desenha_retangulo(struct  pontos_t *p,	uint32_t prop)	/*  p.x1=x1, p.y1=y1, p.x2=x2, p.y2=y2, passagem dos pontos por struct	*/
															/*  ponto superior esquerdo e ponto inferior direito					*/
															/* 0 =  apaga pixel, 1 = liga pixel, 									*/
															/* 2 = preenchimento pixel apagado, 3 = preenchimento pixel ligado		*/
{	struct pontos_t pr;
 800356e:	b570      	push	{r4, r5, r6, lr}
	uint32_t pxl, i;

	if(prop < 2)								// desenho com quatro linhas
 8003570:	2901      	cmp	r1, #1
{	struct pontos_t pr;
 8003572:	b086      	sub	sp, #24
 8003574:	4604      	mov	r4, r0
 8003576:	460e      	mov	r6, r1
 8003578:	6842      	ldr	r2, [r0, #4]
 800357a:	68c3      	ldr	r3, [r0, #12]
 800357c:	6805      	ldr	r5, [r0, #0]
	if(prop < 2)								// desenho com quatro linhas
 800357e:	d820      	bhi.n	80035c2 <_Z17desenha_retanguloP8pontos_tm+0x54>
	{
		pr.x1 = p->x1; pr.y1 = p->y1;
		pr.x2 = p->x1; pr.y2 = p->y2;
		desenha_linha(&pr,prop);
 8003580:	4668      	mov	r0, sp
		pr.x1 = p->x1; pr.y1 = p->y1;
 8003582:	e9cd 5200 	strd	r5, r2, [sp]
		pr.x2 = p->x1; pr.y2 = p->y2;
 8003586:	e9cd 5302 	strd	r5, r3, [sp, #8]
		desenha_linha(&pr,prop);
 800358a:	f7ff fecd 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

		pr.x2 = p->x2; pr.y2 = p->y1;
 800358e:	68a3      	ldr	r3, [r4, #8]
		desenha_linha(&pr,prop);
 8003590:	4631      	mov	r1, r6
		pr.x2 = p->x2; pr.y2 = p->y1;
 8003592:	9302      	str	r3, [sp, #8]
 8003594:	6863      	ldr	r3, [r4, #4]
		desenha_linha(&pr,prop);
 8003596:	4668      	mov	r0, sp
		pr.x2 = p->x2; pr.y2 = p->y1;
 8003598:	9303      	str	r3, [sp, #12]
		desenha_linha(&pr,prop);
 800359a:	f7ff fec5 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

		pr.x1 = p->x2; pr.y1 = p->y2;
 800359e:	68a3      	ldr	r3, [r4, #8]
		desenha_linha(&pr,prop);
 80035a0:	4631      	mov	r1, r6
		pr.x1 = p->x2; pr.y1 = p->y2;
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	68e3      	ldr	r3, [r4, #12]
		desenha_linha(&pr,prop);
 80035a6:	4668      	mov	r0, sp
		pr.x1 = p->x2; pr.y1 = p->y2;
 80035a8:	9301      	str	r3, [sp, #4]
		desenha_linha(&pr,prop);
 80035aa:	f7ff febd 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

		pr.x2 = p->x1; pr.y2 = p->y2;
 80035ae:	6823      	ldr	r3, [r4, #0]
		desenha_linha(&pr,prop);
 80035b0:	4631      	mov	r1, r6
		pr.x2 = p->x1; pr.y2 = p->y2;
 80035b2:	9302      	str	r3, [sp, #8]
 80035b4:	68e3      	ldr	r3, [r4, #12]
		desenha_linha(&pr,prop);
 80035b6:	4668      	mov	r0, sp
		pr.x2 = p->x1; pr.y2 = p->y2;
 80035b8:	9303      	str	r3, [sp, #12]
		desenha_linha(&pr,prop);
 80035ba:	f7ff feb5 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>
			pr.x1 = i;
			pr.x2 = i;
			desenha_linha(&pr,pxl);
		}
	}
}
 80035be:	b006      	add	sp, #24
 80035c0:	bd70      	pop	{r4, r5, r6, pc}
		if(prop == 2)							// propriedade para ligar ou apagar os pixeis
 80035c2:	1e8e      	subs	r6, r1, #2
 80035c4:	bf18      	it	ne
 80035c6:	2601      	movne	r6, #1
		pr.y1 = p->y1;
 80035c8:	9201      	str	r2, [sp, #4]
		pr.y2 = p->y2;
 80035ca:	9303      	str	r3, [sp, #12]
		for(i = p->x1; i <= p->x2; i++)			// desenha as linhas verticalmente
 80035cc:	68a3      	ldr	r3, [r4, #8]
 80035ce:	42ab      	cmp	r3, r5
 80035d0:	d3f5      	bcc.n	80035be <_Z17desenha_retanguloP8pontos_tm+0x50>
			desenha_linha(&pr,pxl);
 80035d2:	4631      	mov	r1, r6
 80035d4:	4668      	mov	r0, sp
			pr.x1 = i;
 80035d6:	9500      	str	r5, [sp, #0]
			pr.x2 = i;
 80035d8:	9502      	str	r5, [sp, #8]
			desenha_linha(&pr,pxl);
 80035da:	f7ff fea5 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>
		for(i = p->x1; i <= p->x2; i++)			// desenha as linhas verticalmente
 80035de:	3501      	adds	r5, #1
 80035e0:	e7f4      	b.n	80035cc <_Z17desenha_retanguloP8pontos_tm+0x5e>

080035e2 <_Z17desenha_trianguloP8pontos_tm>:
*		p1--------p3
*/
void desenha_triangulo(struct  pontos_t *p,		/*  p.x1=x1, p.y1=y1, p.x2=x2, p.y2=y2, , p.x3=x3, p.y3=y3				*/
												/*  ponto superior esquerdo e ponto inferior direito					*/
								uint32_t prop)	/* 0 =  apaga pixel, 1 = liga pixel,									*/
{	struct pontos_t pt;
 80035e2:	b530      	push	{r4, r5, lr}
 80035e4:	4604      	mov	r4, r0
 80035e6:	460d      	mov	r5, r1

	pt.x1 = p->x1; pt.y1 = p->y1;
 80035e8:	6803      	ldr	r3, [r0, #0]
{	struct pontos_t pt;
 80035ea:	b087      	sub	sp, #28
	pt.x1 = p->x1; pt.y1 = p->y1;
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	6843      	ldr	r3, [r0, #4]
 80035f0:	9301      	str	r3, [sp, #4]
	pt.x2 = p->x2; pt.y2 = p->y2;
 80035f2:	6883      	ldr	r3, [r0, #8]
 80035f4:	9302      	str	r3, [sp, #8]
 80035f6:	68c3      	ldr	r3, [r0, #12]
	desenha_linha(&pt,prop);
 80035f8:	4668      	mov	r0, sp
	pt.x2 = p->x2; pt.y2 = p->y2;
 80035fa:	9303      	str	r3, [sp, #12]
	desenha_linha(&pt,prop);
 80035fc:	f7ff fe94 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

	pt.x2 = p->x3; pt.y2 = p->y3;
 8003600:	6923      	ldr	r3, [r4, #16]
	desenha_linha(&pt,prop);
 8003602:	4629      	mov	r1, r5
	pt.x2 = p->x3; pt.y2 = p->y3;
 8003604:	9302      	str	r3, [sp, #8]
 8003606:	6963      	ldr	r3, [r4, #20]
	desenha_linha(&pt,prop);
 8003608:	4668      	mov	r0, sp
	pt.x2 = p->x3; pt.y2 = p->y3;
 800360a:	9303      	str	r3, [sp, #12]
	desenha_linha(&pt,prop);
 800360c:	f7ff fe8c 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

	pt.x1 = p->x2; pt.y1 = p->y2;
 8003610:	68a3      	ldr	r3, [r4, #8]
	desenha_linha(&pt,prop);
 8003612:	4629      	mov	r1, r5
	pt.x1 = p->x2; pt.y1 = p->y2;
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	68e3      	ldr	r3, [r4, #12]
	desenha_linha(&pt,prop);
 8003618:	4668      	mov	r0, sp
	pt.x1 = p->x2; pt.y1 = p->y2;
 800361a:	9301      	str	r3, [sp, #4]
	desenha_linha(&pt,prop);
 800361c:	f7ff fe84 	bl	8003328 <_Z13desenha_linhaP8pontos_tm>

}
 8003620:	b007      	add	sp, #28
 8003622:	bd30      	pop	{r4, r5, pc}

08003624 <_Z14escreve_Nr_Peqmmlm>:
	}
	//------------------------------------------------------------------------------------------
}
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8003624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003628:	4607      	mov	r7, r0
 800362a:	4689      	mov	r9, r1
	uint32_t n=0, i, j, px=0, neg=0;
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
		digitos[i] = ' ';
 800362c:	2020      	movs	r0, #32
	for(i=0; i<11; i++)
 800362e:	2100      	movs	r1, #0
{
 8003630:	b087      	sub	sp, #28
		digitos[i] = ' ';
 8003632:	ad03      	add	r5, sp, #12
 8003634:	5548      	strb	r0, [r1, r5]
	for(i=0; i<11; i++)
 8003636:	3101      	adds	r1, #1
 8003638:	290b      	cmp	r1, #11
 800363a:	d1fb      	bne.n	8003634 <_Z14escreve_Nr_Peqmmlm+0x10>

	if(valor<0)
 800363c:	2a00      	cmp	r2, #0
	{
		neg=1;
 800363e:	bfb4      	ite	lt
 8003640:	2401      	movlt	r4, #1
	uint32_t n=0, i, j, px=0, neg=0;
 8003642:	2400      	movge	r4, #0
		neg=1;
 8003644:	f04f 0000 	mov.w	r0, #0
		valor = valor*-1;
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8003648:	f04f 0c0a 	mov.w	ip, #10
		valor = valor*-1;
 800364c:	bfb8      	it	lt
 800364e:	4252      	neglt	r2, r2
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8003650:	fb92 f6fc 	sdiv	r6, r2, ip
 8003654:	fb0c 2216 	mls	r2, ip, r6, r2
		valor /=10;						//pega o inteiro da diviso por 10
		n++;
 8003658:	1c41      	adds	r1, r0, #1
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 800365a:	542a      	strb	r2, [r5, r0]

	}while (valor!=0);
 800365c:	4632      	mov	r2, r6
 800365e:	bb96      	cbnz	r6, 80036c6 <_Z14escreve_Nr_Peqmmlm+0xa2>

	if(neg!=0)
 8003660:	b12c      	cbz	r4, 800366e <_Z14escreve_Nr_Peqmmlm+0x4a>
	{
		digitos[n] = '-';	// sinal de menos
 8003662:	aa06      	add	r2, sp, #24
 8003664:	4411      	add	r1, r2
 8003666:	222d      	movs	r2, #45	; 0x2d
 8003668:	f801 2c0c 	strb.w	r2, [r1, #-12]
		n++;
 800366c:	1c81      	adds	r1, r0, #2

	}

	if(quant2Print != 0)
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf08      	it	eq
 8003672:	460b      	moveq	r3, r1
			for(j=0; j<5; j++)	// altura
			{
				if(digitos[n-1] == '-')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
				else if(digitos[n-1] != ' ')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 8003674:	f8df a064 	ldr.w	sl, [pc, #100]	; 80036dc <_Z14escreve_Nr_Peqmmlm+0xb8>
 8003678:	1e5a      	subs	r2, r3, #1
 800367a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800367e:	4415      	add	r5, r2
 8003680:	9301      	str	r3, [sp, #4]
		for(i=0; i<4; i++)		// largura
 8003682:	2600      	movs	r6, #0
			for(j=0; j<5; j++)	// altura
 8003684:	2400      	movs	r4, #0
 8003686:	eb07 0806 	add.w	r8, r7, r6
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 800368a:	eb0a 0b06 	add.w	fp, sl, r6
				if(digitos[n-1] == '-')
 800368e:	782a      	ldrb	r2, [r5, #0]
 8003690:	eb09 0104 	add.w	r1, r9, r4
 8003694:	2a2d      	cmp	r2, #45	; 0x2d
 8003696:	d118      	bne.n	80036ca <_Z14escreve_Nr_Peqmmlm+0xa6>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8003698:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800369c:	2201      	movs	r2, #1
 800369e:	40a2      	lsls	r2, r4
 80036a0:	4002      	ands	r2, r0
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80036a2:	4640      	mov	r0, r8
			for(j=0; j<5; j++)	// altura
 80036a4:	3401      	adds	r4, #1
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80036a6:	f7ff fe23 	bl	80032f0 <_Z13desenha_pixelmmm>
			for(j=0; j<5; j++)	// altura
 80036aa:	2c05      	cmp	r4, #5
 80036ac:	d1ef      	bne.n	800368e <_Z14escreve_Nr_Peqmmlm+0x6a>
		for(i=0; i<4; i++)		// largura
 80036ae:	3601      	adds	r6, #1
 80036b0:	2e04      	cmp	r6, #4
 80036b2:	d1e7      	bne.n	8003684 <_Z14escreve_Nr_Peqmmlm+0x60>
			}
		}
		px++;
		n--;
	} while (n!=0);
 80036b4:	9b01      	ldr	r3, [sp, #4]
 80036b6:	3704      	adds	r7, #4
 80036b8:	429f      	cmp	r7, r3
 80036ba:	f105 35ff 	add.w	r5, r5, #4294967295
 80036be:	d1e0      	bne.n	8003682 <_Z14escreve_Nr_Peqmmlm+0x5e>
}
 80036c0:	b007      	add	sp, #28
 80036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		n++;
 80036c6:	4608      	mov	r0, r1
 80036c8:	e7c2      	b.n	8003650 <_Z14escreve_Nr_Peqmmlm+0x2c>
				else if(digitos[n-1] != ' ')
 80036ca:	2a20      	cmp	r2, #32
 80036cc:	d003      	beq.n	80036d6 <_Z14escreve_Nr_Peqmmlm+0xb2>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80036ce:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 80036d2:	5d90      	ldrb	r0, [r2, r6]
 80036d4:	e7e2      	b.n	800369c <_Z14escreve_Nr_Peqmmlm+0x78>
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80036d6:	2200      	movs	r2, #0
 80036d8:	e7e3      	b.n	80036a2 <_Z14escreve_Nr_Peqmmlm+0x7e>
 80036da:	bf00      	nop
 80036dc:	08004c3e 	.word	0x08004c3e

080036e0 <_Z10print_foodmm>:


void print_food (uint32_t x0, uint32_t y0)	// min x0 =  3; min y0 =  3
											// max x0 = 80; max y0 = 44
{
	desenha_circulo(x0,y0,2,1);
 80036e0:	2301      	movs	r3, #1
 80036e2:	2202      	movs	r2, #2
 80036e4:	f7ff be9c 	b.w	8003420 <_Z15desenha_circulolllm>

080036e8 <_Z8print_AImm>:

// @param x e y => coordenadas do primeiro ponto (superior esquerdo)
void print_AI (uint32_t x, uint32_t y)
										// min x = 1; min y = 1
										// max x = 78; max y = 42
{
 80036e8:	b530      	push	{r4, r5, lr}
 80036ea:	4605      	mov	r5, r0
 80036ec:	460c      	mov	r4, r1
 80036ee:	b087      	sub	sp, #28
	struct pontos_t ai;
	ai.x1 = x;
	ai.y1 = y;
	ai.x2 = x + 6;
 80036f0:	1d83      	adds	r3, r0, #6
	ai.y1 = y;
 80036f2:	e9cd 0100 	strd	r0, r1, [sp]
	ai.x2 = x + 6;
 80036f6:	9302      	str	r3, [sp, #8]
	ai.y2 = y + 6;
	desenha_retangulo(&ai,2);
 80036f8:	4668      	mov	r0, sp
	ai.y2 = y + 6;
 80036fa:	1d8b      	adds	r3, r1, #6
	desenha_retangulo(&ai,2);
 80036fc:	2102      	movs	r1, #2
	ai.y2 = y + 6;
 80036fe:	9303      	str	r3, [sp, #12]
	desenha_retangulo(&ai,2);
 8003700:	f7ff ff35 	bl	800356e <_Z17desenha_retanguloP8pontos_tm>
	ai.x1 = x+2;
 8003704:	1cab      	adds	r3, r5, #2
 8003706:	9300      	str	r3, [sp, #0]
	ai.y1 = y+2;
	ai.x2 = x + 4;
 8003708:	3504      	adds	r5, #4
	ai.y1 = y+2;
 800370a:	1ca3      	adds	r3, r4, #2
	ai.y2 = y + 4;

	desenha_retangulo(&ai,3);
 800370c:	2103      	movs	r1, #3
	ai.y2 = y + 4;
 800370e:	3404      	adds	r4, #4
	desenha_retangulo(&ai,3);
 8003710:	4668      	mov	r0, sp
	ai.y1 = y+2;
 8003712:	9301      	str	r3, [sp, #4]
	ai.x2 = x + 4;
 8003714:	9502      	str	r5, [sp, #8]
	ai.y2 = y + 4;
 8003716:	9403      	str	r4, [sp, #12]
	desenha_retangulo(&ai,3);
 8003718:	f7ff ff29 	bl	800356e <_Z17desenha_retanguloP8pontos_tm>
}
 800371c:	b007      	add	sp, #28
 800371e:	bd30      	pop	{r4, r5, pc}

08003720 <_Z13print_monstermm>:

void print_monster(uint32_t x, uint32_t y)
{
 8003720:	b500      	push	{lr}
 8003722:	b08d      	sub	sp, #52	; 0x34
	struct pontos_t monsterUP;
	struct pontos_t monsterDOWN;
		monsterUP.x1 = x;
		monsterUP.y1 = y;
 8003724:	e9cd 0100 	strd	r0, r1, [sp]
		monsterUP.x2 = monsterUP.x1 + 2;
 8003728:	1c83      	adds	r3, r0, #2
		monsterUP.y2 = monsterUP.y1 - 4;
		monsterUP.x3 = monsterUP.x1 + 4;
 800372a:	3004      	adds	r0, #4
		monsterUP.y3 = monsterUP.y1;
 800372c:	e9cd 0104 	strd	r0, r1, [sp, #16]
		monsterUP.x2 = monsterUP.x1 + 2;
 8003730:	9302      	str	r3, [sp, #8]
		desenha_triangulo(&monsterUP,1);
 8003732:	4668      	mov	r0, sp
		monsterUP.y2 = monsterUP.y1 - 4;
 8003734:	1f0b      	subs	r3, r1, #4
		desenha_triangulo(&monsterUP,1);
 8003736:	2101      	movs	r1, #1
		monsterUP.y2 = monsterUP.y1 - 4;
 8003738:	9303      	str	r3, [sp, #12]
		desenha_triangulo(&monsterUP,1);
 800373a:	f7ff ff52 	bl	80035e2 <_Z17desenha_trianguloP8pontos_tm>

		monsterDOWN.x1 = monsterUP.x1;
		monsterDOWN.y1 = monsterUP.y2 - 1;
		monsterDOWN.x2 = monsterUP.x2;
 800373e:	9902      	ldr	r1, [sp, #8]
		monsterDOWN.x1 = monsterUP.x1;
 8003740:	9a00      	ldr	r2, [sp, #0]
		monsterDOWN.x2 = monsterUP.x2;
 8003742:	9108      	str	r1, [sp, #32]
		monsterDOWN.y2 = monsterUP.y1 + 1;
 8003744:	9901      	ldr	r1, [sp, #4]
		monsterDOWN.y1 = monsterUP.y2 - 1;
 8003746:	9b03      	ldr	r3, [sp, #12]
		monsterDOWN.y2 = monsterUP.y1 + 1;
 8003748:	3101      	adds	r1, #1
		monsterDOWN.y1 = monsterUP.y2 - 1;
 800374a:	3b01      	subs	r3, #1
		monsterDOWN.x1 = monsterUP.x1;
 800374c:	9206      	str	r2, [sp, #24]
		monsterDOWN.y2 = monsterUP.y1 + 1;
 800374e:	9109      	str	r1, [sp, #36]	; 0x24
		monsterDOWN.x3 = monsterDOWN.x1 + 4;
 8003750:	3204      	adds	r2, #4
		monsterDOWN.y3 = monsterDOWN.y1;
		desenha_triangulo(&monsterDOWN,1);
 8003752:	2101      	movs	r1, #1
 8003754:	a806      	add	r0, sp, #24
		monsterDOWN.y1 = monsterUP.y2 - 1;
 8003756:	9307      	str	r3, [sp, #28]
		monsterDOWN.y3 = monsterDOWN.y1;
 8003758:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		desenha_triangulo(&monsterDOWN,1);
 800375c:	f7ff ff41 	bl	80035e2 <_Z17desenha_trianguloP8pontos_tm>

}
 8003760:	b00d      	add	sp, #52	; 0x34
 8003762:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003768 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003768:	4b20      	ldr	r3, [pc, #128]	; (80037ec <HAL_MspInit+0x84>)
{
 800376a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800376c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800376e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003770:	f042 0201 	orr.w	r2, r2, #1
 8003774:	619a      	str	r2, [r3, #24]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003780:	f7fd fd20 	bl	80011c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003784:	2200      	movs	r2, #0
 8003786:	f06f 000b 	mvn.w	r0, #11
 800378a:	4611      	mov	r1, r2
 800378c:	f7fd fd2c 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003790:	2200      	movs	r2, #0
 8003792:	f06f 000a 	mvn.w	r0, #10
 8003796:	4611      	mov	r1, r2
 8003798:	f7fd fd26 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800379c:	2200      	movs	r2, #0
 800379e:	f06f 0009 	mvn.w	r0, #9
 80037a2:	4611      	mov	r1, r2
 80037a4:	f7fd fd20 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80037a8:	2200      	movs	r2, #0
 80037aa:	f06f 0004 	mvn.w	r0, #4
 80037ae:	4611      	mov	r1, r2
 80037b0:	f7fd fd1a 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80037b4:	2200      	movs	r2, #0
 80037b6:	f06f 0003 	mvn.w	r0, #3
 80037ba:	4611      	mov	r1, r2
 80037bc:	f7fd fd14 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037c0:	2200      	movs	r2, #0
 80037c2:	210f      	movs	r1, #15
 80037c4:	f06f 0001 	mvn.w	r0, #1
 80037c8:	f7fd fd0e 	bl	80011e8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80037cc:	2200      	movs	r2, #0
 80037ce:	210f      	movs	r1, #15
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	f7fd fd08 	bl	80011e8 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80037d8:	4a05      	ldr	r2, [pc, #20]	; (80037f0 <HAL_MspInit+0x88>)
 80037da:	6853      	ldr	r3, [r2, #4]
 80037dc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80037e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80037e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037e6:	b003      	add	sp, #12
 80037e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40010000 	.word	0x40010000

080037f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037f4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80037f6:	6802      	ldr	r2, [r0, #0]
 80037f8:	4b1e      	ldr	r3, [pc, #120]	; (8003874 <HAL_ADC_MspInit+0x80>)
{
 80037fa:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 80037fc:	429a      	cmp	r2, r3
{
 80037fe:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 8003800:	d135      	bne.n	800386e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003802:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8003806:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800380a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800380e:	619a      	str	r2, [r3, #24]
 8003810:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003812:	2206      	movs	r2, #6
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003814:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800381c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800381e:	4816      	ldr	r0, [pc, #88]	; (8003878 <HAL_ADC_MspInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003820:	e9cd 2302 	strd	r2, r3, [sp, #8]
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003824:	2680      	movs	r6, #128	; 0x80
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003826:	f7fd fe47 	bl	80014b8 <HAL_GPIO_Init>
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800382a:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_adc1.Instance = DMA1_Channel1;
 800382e:	4c13      	ldr	r4, [pc, #76]	; (800387c <HAL_ADC_MspInit+0x88>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003830:	f44f 6000 	mov.w	r0, #2048	; 0x800
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003834:	e9c4 6203 	strd	r6, r2, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003838:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800383a:	2300      	movs	r3, #0
 800383c:	4910      	ldr	r1, [pc, #64]	; (8003880 <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800383e:	e9c4 0205 	strd	r0, r2, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003842:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003844:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003848:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800384a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800384c:	f7fd fd2e 	bl	80012ac <HAL_DMA_Init>
 8003850:	b118      	cbz	r0, 800385a <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003852:	4631      	mov	r1, r6
 8003854:	480b      	ldr	r0, [pc, #44]	; (8003884 <HAL_ADC_MspInit+0x90>)
 8003856:	f7ff fc1f 	bl	8003098 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800385a:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800385c:	2012      	movs	r0, #18
 800385e:	2200      	movs	r2, #0
 8003860:	2105      	movs	r1, #5
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003862:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003864:	f7fd fcc0 	bl	80011e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003868:	2012      	movs	r0, #18
 800386a:	f7fd fcf1 	bl	8001250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800386e:	b006      	add	sp, #24
 8003870:	bd70      	pop	{r4, r5, r6, pc}
 8003872:	bf00      	nop
 8003874:	40012400 	.word	0x40012400
 8003878:	40010800 	.word	0x40010800
 800387c:	2000354c 	.word	0x2000354c
 8003880:	40020008 	.word	0x40020008
 8003884:	08004c6a 	.word	0x08004c6a

08003888 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003888:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800388a:	4601      	mov	r1, r0
{
 800388c:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800388e:	2200      	movs	r2, #0
 8003890:	201e      	movs	r0, #30
 8003892:	f7fd fca9 	bl	80011e8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8003896:	201e      	movs	r0, #30
 8003898:	f7fd fcda 	bl	8001250 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800389c:	4b14      	ldr	r3, [pc, #80]	; (80038f0 <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800389e:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM4_CLK_ENABLE();
 80038a0:	69da      	ldr	r2, [r3, #28]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038a2:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 80038a4:	f042 0204 	orr.w	r2, r2, #4
 80038a8:	61da      	str	r2, [r3, #28]
 80038aa:	69db      	ldr	r3, [r3, #28]
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80038ac:	4c11      	ldr	r4, [pc, #68]	; (80038f4 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 80038ae:	f003 0304 	and.w	r3, r3, #4
 80038b2:	9302      	str	r3, [sp, #8]
 80038b4:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038b6:	f7fe f963 	bl	8001b80 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80038ba:	f7fe f951 	bl	8001b60 <HAL_RCC_GetPCLK1Freq>
  htim4.Instance = TIM4;
 80038be:	4b0e      	ldr	r3, [pc, #56]	; (80038f8 <HAL_InitTick+0x70>)
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80038c0:	0040      	lsls	r0, r0, #1
  htim4.Instance = TIM4;
 80038c2:	6023      	str	r3, [r4, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 80038c4:	f240 33e7 	movw	r3, #999	; 0x3e7
 80038c8:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80038ca:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <HAL_InitTick+0x74>)
 80038cc:	fbb0 f0f3 	udiv	r0, r0, r3
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 80038d0:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80038d2:	3801      	subs	r0, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 80038d4:	6060      	str	r0, [r4, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80038d6:	4620      	mov	r0, r4
  htim4.Init.ClockDivision = 0;
 80038d8:	6123      	str	r3, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038da:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80038dc:	f7fe fad0 	bl	8001e80 <HAL_TIM_Base_Init>
 80038e0:	b920      	cbnz	r0, 80038ec <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80038e2:	4620      	mov	r0, r4
 80038e4:	f7fe f9e3 	bl	8001cae <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80038e8:	b008      	add	sp, #32
 80038ea:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80038ec:	2001      	movs	r0, #1
 80038ee:	e7fb      	b.n	80038e8 <HAL_InitTick+0x60>
 80038f0:	40021000 	.word	0x40021000
 80038f4:	200037a4 	.word	0x200037a4
 80038f8:	40000800 	.word	0x40000800
 80038fc:	000f4240 	.word	0x000f4240

08003900 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003900:	4770      	bx	lr

08003902 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003902:	e7fe      	b.n	8003902 <HardFault_Handler>

08003904 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003904:	e7fe      	b.n	8003904 <MemManage_Handler>

08003906 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003906:	e7fe      	b.n	8003906 <BusFault_Handler>

08003908 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003908:	e7fe      	b.n	8003908 <UsageFault_Handler>

0800390a <DebugMon_Handler>:
 800390a:	4770      	bx	lr

0800390c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800390c:	f7fe bad4 	b.w	8001eb8 <osSystickHandler>

08003910 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003910:	4801      	ldr	r0, [pc, #4]	; (8003918 <DMA1_Channel1_IRQHandler+0x8>)
 8003912:	f7fd bd3d 	b.w	8001390 <HAL_DMA_IRQHandler>
 8003916:	bf00      	nop
 8003918:	2000354c 	.word	0x2000354c

0800391c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800391c:	4801      	ldr	r0, [pc, #4]	; (8003924 <ADC1_2_IRQHandler+0x8>)
 800391e:	f7fd b97f 	b.w	8000c20 <HAL_ADC_IRQHandler>
 8003922:	bf00      	nop
 8003924:	2000351c 	.word	0x2000351c

08003928 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003928:	4801      	ldr	r0, [pc, #4]	; (8003930 <TIM4_IRQHandler+0x8>)
 800392a:	f7fe b9cf 	b.w	8001ccc <HAL_TIM_IRQHandler>
 800392e:	bf00      	nop
 8003930:	200037a4 	.word	0x200037a4

08003934 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003934:	4b0f      	ldr	r3, [pc, #60]	; (8003974 <SystemInit+0x40>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	f042 0201 	orr.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800393e:	6859      	ldr	r1, [r3, #4]
 8003940:	4a0d      	ldr	r2, [pc, #52]	; (8003978 <SystemInit+0x44>)
 8003942:	400a      	ands	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800394c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003950:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003958:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003960:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003962:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003966:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003968:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800396c:	4b03      	ldr	r3, [pc, #12]	; (800397c <SystemInit+0x48>)
 800396e:	609a      	str	r2, [r3, #8]
#endif 
}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	40021000 	.word	0x40021000
 8003978:	f8ff0000 	.word	0xf8ff0000
 800397c:	e000ed00 	.word	0xe000ed00

08003980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003980:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003982:	e003      	b.n	800398c <LoopCopyDataInit>

08003984 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003984:	4b0b      	ldr	r3, [pc, #44]	; (80039b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003986:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003988:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800398a:	3104      	adds	r1, #4

0800398c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800398c:	480a      	ldr	r0, [pc, #40]	; (80039b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800398e:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003990:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003992:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003994:	d3f6      	bcc.n	8003984 <CopyDataInit>
  ldr r2, =_sbss
 8003996:	4a0a      	ldr	r2, [pc, #40]	; (80039c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003998:	e002      	b.n	80039a0 <LoopFillZerobss>

0800399a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800399a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800399c:	f842 3b04 	str.w	r3, [r2], #4

080039a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80039a0:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80039a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80039a4:	d3f9      	bcc.n	800399a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80039a6:	f7ff ffc5 	bl	8003934 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80039aa:	f000 f83f 	bl	8003a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80039ae:	f7ff fa9b 	bl	8002ee8 <main>
  bx lr
 80039b2:	4770      	bx	lr
  ldr r3, =_sidata
 80039b4:	08004d80 	.word	0x08004d80
  ldr r0, =_sdata
 80039b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80039bc:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80039c0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80039c4:	200037e8 	.word	0x200037e8

080039c8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80039c8:	e7fe      	b.n	80039c8 <CAN1_RX1_IRQHandler>
	...

080039cc <__assert_func>:
 80039cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80039ce:	461c      	mov	r4, r3
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <__assert_func+0x2c>)
 80039d2:	4605      	mov	r5, r0
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68d8      	ldr	r0, [r3, #12]
 80039d8:	b152      	cbz	r2, 80039f0 <__assert_func+0x24>
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <__assert_func+0x30>)
 80039dc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80039e0:	9100      	str	r1, [sp, #0]
 80039e2:	462b      	mov	r3, r5
 80039e4:	4622      	mov	r2, r4
 80039e6:	4906      	ldr	r1, [pc, #24]	; (8003a00 <__assert_func+0x34>)
 80039e8:	f000 f80e 	bl	8003a08 <fiprintf>
 80039ec:	f000 fbd0 	bl	8004190 <abort>
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <__assert_func+0x38>)
 80039f2:	461a      	mov	r2, r3
 80039f4:	e7f2      	b.n	80039dc <__assert_func+0x10>
 80039f6:	bf00      	nop
 80039f8:	2000000c 	.word	0x2000000c
 80039fc:	08004c9d 	.word	0x08004c9d
 8003a00:	08004caa 	.word	0x08004caa
 8003a04:	08004cd8 	.word	0x08004cd8

08003a08 <fiprintf>:
 8003a08:	b40e      	push	{r1, r2, r3}
 8003a0a:	b503      	push	{r0, r1, lr}
 8003a0c:	4601      	mov	r1, r0
 8003a0e:	ab03      	add	r3, sp, #12
 8003a10:	4805      	ldr	r0, [pc, #20]	; (8003a28 <fiprintf+0x20>)
 8003a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a16:	6800      	ldr	r0, [r0, #0]
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	f000 f85b 	bl	8003ad4 <_vfiprintf_r>
 8003a1e:	b002      	add	sp, #8
 8003a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a24:	b003      	add	sp, #12
 8003a26:	4770      	bx	lr
 8003a28:	2000000c 	.word	0x2000000c

08003a2c <__libc_init_array>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	2500      	movs	r5, #0
 8003a30:	4e0c      	ldr	r6, [pc, #48]	; (8003a64 <__libc_init_array+0x38>)
 8003a32:	4c0d      	ldr	r4, [pc, #52]	; (8003a68 <__libc_init_array+0x3c>)
 8003a34:	1ba4      	subs	r4, r4, r6
 8003a36:	10a4      	asrs	r4, r4, #2
 8003a38:	42a5      	cmp	r5, r4
 8003a3a:	d109      	bne.n	8003a50 <__libc_init_array+0x24>
 8003a3c:	f000 ff94 	bl	8004968 <_init>
 8003a40:	2500      	movs	r5, #0
 8003a42:	4e0a      	ldr	r6, [pc, #40]	; (8003a6c <__libc_init_array+0x40>)
 8003a44:	4c0a      	ldr	r4, [pc, #40]	; (8003a70 <__libc_init_array+0x44>)
 8003a46:	1ba4      	subs	r4, r4, r6
 8003a48:	10a4      	asrs	r4, r4, #2
 8003a4a:	42a5      	cmp	r5, r4
 8003a4c:	d105      	bne.n	8003a5a <__libc_init_array+0x2e>
 8003a4e:	bd70      	pop	{r4, r5, r6, pc}
 8003a50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a54:	4798      	blx	r3
 8003a56:	3501      	adds	r5, #1
 8003a58:	e7ee      	b.n	8003a38 <__libc_init_array+0xc>
 8003a5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a5e:	4798      	blx	r3
 8003a60:	3501      	adds	r5, #1
 8003a62:	e7f2      	b.n	8003a4a <__libc_init_array+0x1e>
 8003a64:	08004d74 	.word	0x08004d74
 8003a68:	08004d74 	.word	0x08004d74
 8003a6c:	08004d74 	.word	0x08004d74
 8003a70:	08004d7c 	.word	0x08004d7c

08003a74 <memset>:
 8003a74:	4603      	mov	r3, r0
 8003a76:	4402      	add	r2, r0
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d100      	bne.n	8003a7e <memset+0xa>
 8003a7c:	4770      	bx	lr
 8003a7e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a82:	e7f9      	b.n	8003a78 <memset+0x4>

08003a84 <__sfputc_r>:
 8003a84:	6893      	ldr	r3, [r2, #8]
 8003a86:	b410      	push	{r4}
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	6093      	str	r3, [r2, #8]
 8003a8e:	da07      	bge.n	8003aa0 <__sfputc_r+0x1c>
 8003a90:	6994      	ldr	r4, [r2, #24]
 8003a92:	42a3      	cmp	r3, r4
 8003a94:	db01      	blt.n	8003a9a <__sfputc_r+0x16>
 8003a96:	290a      	cmp	r1, #10
 8003a98:	d102      	bne.n	8003aa0 <__sfputc_r+0x1c>
 8003a9a:	bc10      	pop	{r4}
 8003a9c:	f000 bab8 	b.w	8004010 <__swbuf_r>
 8003aa0:	6813      	ldr	r3, [r2, #0]
 8003aa2:	1c58      	adds	r0, r3, #1
 8003aa4:	6010      	str	r0, [r2, #0]
 8003aa6:	7019      	strb	r1, [r3, #0]
 8003aa8:	4608      	mov	r0, r1
 8003aaa:	bc10      	pop	{r4}
 8003aac:	4770      	bx	lr

08003aae <__sfputs_r>:
 8003aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab0:	4606      	mov	r6, r0
 8003ab2:	460f      	mov	r7, r1
 8003ab4:	4614      	mov	r4, r2
 8003ab6:	18d5      	adds	r5, r2, r3
 8003ab8:	42ac      	cmp	r4, r5
 8003aba:	d101      	bne.n	8003ac0 <__sfputs_r+0x12>
 8003abc:	2000      	movs	r0, #0
 8003abe:	e007      	b.n	8003ad0 <__sfputs_r+0x22>
 8003ac0:	463a      	mov	r2, r7
 8003ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ac6:	4630      	mov	r0, r6
 8003ac8:	f7ff ffdc 	bl	8003a84 <__sfputc_r>
 8003acc:	1c43      	adds	r3, r0, #1
 8003ace:	d1f3      	bne.n	8003ab8 <__sfputs_r+0xa>
 8003ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ad4 <_vfiprintf_r>:
 8003ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad8:	460c      	mov	r4, r1
 8003ada:	b09d      	sub	sp, #116	; 0x74
 8003adc:	4617      	mov	r7, r2
 8003ade:	461d      	mov	r5, r3
 8003ae0:	4606      	mov	r6, r0
 8003ae2:	b118      	cbz	r0, 8003aec <_vfiprintf_r+0x18>
 8003ae4:	6983      	ldr	r3, [r0, #24]
 8003ae6:	b90b      	cbnz	r3, 8003aec <_vfiprintf_r+0x18>
 8003ae8:	f000 fc4a 	bl	8004380 <__sinit>
 8003aec:	4b7c      	ldr	r3, [pc, #496]	; (8003ce0 <_vfiprintf_r+0x20c>)
 8003aee:	429c      	cmp	r4, r3
 8003af0:	d158      	bne.n	8003ba4 <_vfiprintf_r+0xd0>
 8003af2:	6874      	ldr	r4, [r6, #4]
 8003af4:	89a3      	ldrh	r3, [r4, #12]
 8003af6:	0718      	lsls	r0, r3, #28
 8003af8:	d55e      	bpl.n	8003bb8 <_vfiprintf_r+0xe4>
 8003afa:	6923      	ldr	r3, [r4, #16]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d05b      	beq.n	8003bb8 <_vfiprintf_r+0xe4>
 8003b00:	2300      	movs	r3, #0
 8003b02:	9309      	str	r3, [sp, #36]	; 0x24
 8003b04:	2320      	movs	r3, #32
 8003b06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b0a:	2330      	movs	r3, #48	; 0x30
 8003b0c:	f04f 0b01 	mov.w	fp, #1
 8003b10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b14:	9503      	str	r5, [sp, #12]
 8003b16:	46b8      	mov	r8, r7
 8003b18:	4645      	mov	r5, r8
 8003b1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b1e:	b10b      	cbz	r3, 8003b24 <_vfiprintf_r+0x50>
 8003b20:	2b25      	cmp	r3, #37	; 0x25
 8003b22:	d154      	bne.n	8003bce <_vfiprintf_r+0xfa>
 8003b24:	ebb8 0a07 	subs.w	sl, r8, r7
 8003b28:	d00b      	beq.n	8003b42 <_vfiprintf_r+0x6e>
 8003b2a:	4653      	mov	r3, sl
 8003b2c:	463a      	mov	r2, r7
 8003b2e:	4621      	mov	r1, r4
 8003b30:	4630      	mov	r0, r6
 8003b32:	f7ff ffbc 	bl	8003aae <__sfputs_r>
 8003b36:	3001      	adds	r0, #1
 8003b38:	f000 80c2 	beq.w	8003cc0 <_vfiprintf_r+0x1ec>
 8003b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b3e:	4453      	add	r3, sl
 8003b40:	9309      	str	r3, [sp, #36]	; 0x24
 8003b42:	f898 3000 	ldrb.w	r3, [r8]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 80ba 	beq.w	8003cc0 <_vfiprintf_r+0x1ec>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b56:	9304      	str	r3, [sp, #16]
 8003b58:	9307      	str	r3, [sp, #28]
 8003b5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b5e:	931a      	str	r3, [sp, #104]	; 0x68
 8003b60:	46a8      	mov	r8, r5
 8003b62:	2205      	movs	r2, #5
 8003b64:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003b68:	485e      	ldr	r0, [pc, #376]	; (8003ce4 <_vfiprintf_r+0x210>)
 8003b6a:	f000 fcf7 	bl	800455c <memchr>
 8003b6e:	9b04      	ldr	r3, [sp, #16]
 8003b70:	bb78      	cbnz	r0, 8003bd2 <_vfiprintf_r+0xfe>
 8003b72:	06d9      	lsls	r1, r3, #27
 8003b74:	bf44      	itt	mi
 8003b76:	2220      	movmi	r2, #32
 8003b78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b7c:	071a      	lsls	r2, r3, #28
 8003b7e:	bf44      	itt	mi
 8003b80:	222b      	movmi	r2, #43	; 0x2b
 8003b82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b86:	782a      	ldrb	r2, [r5, #0]
 8003b88:	2a2a      	cmp	r2, #42	; 0x2a
 8003b8a:	d02a      	beq.n	8003be2 <_vfiprintf_r+0x10e>
 8003b8c:	46a8      	mov	r8, r5
 8003b8e:	2000      	movs	r0, #0
 8003b90:	250a      	movs	r5, #10
 8003b92:	9a07      	ldr	r2, [sp, #28]
 8003b94:	4641      	mov	r1, r8
 8003b96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b9a:	3b30      	subs	r3, #48	; 0x30
 8003b9c:	2b09      	cmp	r3, #9
 8003b9e:	d969      	bls.n	8003c74 <_vfiprintf_r+0x1a0>
 8003ba0:	b360      	cbz	r0, 8003bfc <_vfiprintf_r+0x128>
 8003ba2:	e024      	b.n	8003bee <_vfiprintf_r+0x11a>
 8003ba4:	4b50      	ldr	r3, [pc, #320]	; (8003ce8 <_vfiprintf_r+0x214>)
 8003ba6:	429c      	cmp	r4, r3
 8003ba8:	d101      	bne.n	8003bae <_vfiprintf_r+0xda>
 8003baa:	68b4      	ldr	r4, [r6, #8]
 8003bac:	e7a2      	b.n	8003af4 <_vfiprintf_r+0x20>
 8003bae:	4b4f      	ldr	r3, [pc, #316]	; (8003cec <_vfiprintf_r+0x218>)
 8003bb0:	429c      	cmp	r4, r3
 8003bb2:	bf08      	it	eq
 8003bb4:	68f4      	ldreq	r4, [r6, #12]
 8003bb6:	e79d      	b.n	8003af4 <_vfiprintf_r+0x20>
 8003bb8:	4621      	mov	r1, r4
 8003bba:	4630      	mov	r0, r6
 8003bbc:	f000 fa7a 	bl	80040b4 <__swsetup_r>
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	d09d      	beq.n	8003b00 <_vfiprintf_r+0x2c>
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	b01d      	add	sp, #116	; 0x74
 8003bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bce:	46a8      	mov	r8, r5
 8003bd0:	e7a2      	b.n	8003b18 <_vfiprintf_r+0x44>
 8003bd2:	4a44      	ldr	r2, [pc, #272]	; (8003ce4 <_vfiprintf_r+0x210>)
 8003bd4:	4645      	mov	r5, r8
 8003bd6:	1a80      	subs	r0, r0, r2
 8003bd8:	fa0b f000 	lsl.w	r0, fp, r0
 8003bdc:	4318      	orrs	r0, r3
 8003bde:	9004      	str	r0, [sp, #16]
 8003be0:	e7be      	b.n	8003b60 <_vfiprintf_r+0x8c>
 8003be2:	9a03      	ldr	r2, [sp, #12]
 8003be4:	1d11      	adds	r1, r2, #4
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	9103      	str	r1, [sp, #12]
 8003bea:	2a00      	cmp	r2, #0
 8003bec:	db01      	blt.n	8003bf2 <_vfiprintf_r+0x11e>
 8003bee:	9207      	str	r2, [sp, #28]
 8003bf0:	e004      	b.n	8003bfc <_vfiprintf_r+0x128>
 8003bf2:	4252      	negs	r2, r2
 8003bf4:	f043 0302 	orr.w	r3, r3, #2
 8003bf8:	9207      	str	r2, [sp, #28]
 8003bfa:	9304      	str	r3, [sp, #16]
 8003bfc:	f898 3000 	ldrb.w	r3, [r8]
 8003c00:	2b2e      	cmp	r3, #46	; 0x2e
 8003c02:	d10e      	bne.n	8003c22 <_vfiprintf_r+0x14e>
 8003c04:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003c08:	2b2a      	cmp	r3, #42	; 0x2a
 8003c0a:	d138      	bne.n	8003c7e <_vfiprintf_r+0x1aa>
 8003c0c:	9b03      	ldr	r3, [sp, #12]
 8003c0e:	f108 0802 	add.w	r8, r8, #2
 8003c12:	1d1a      	adds	r2, r3, #4
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	9203      	str	r2, [sp, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bfb8      	it	lt
 8003c1c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c20:	9305      	str	r3, [sp, #20]
 8003c22:	4d33      	ldr	r5, [pc, #204]	; (8003cf0 <_vfiprintf_r+0x21c>)
 8003c24:	2203      	movs	r2, #3
 8003c26:	f898 1000 	ldrb.w	r1, [r8]
 8003c2a:	4628      	mov	r0, r5
 8003c2c:	f000 fc96 	bl	800455c <memchr>
 8003c30:	b140      	cbz	r0, 8003c44 <_vfiprintf_r+0x170>
 8003c32:	2340      	movs	r3, #64	; 0x40
 8003c34:	1b40      	subs	r0, r0, r5
 8003c36:	fa03 f000 	lsl.w	r0, r3, r0
 8003c3a:	9b04      	ldr	r3, [sp, #16]
 8003c3c:	f108 0801 	add.w	r8, r8, #1
 8003c40:	4303      	orrs	r3, r0
 8003c42:	9304      	str	r3, [sp, #16]
 8003c44:	f898 1000 	ldrb.w	r1, [r8]
 8003c48:	2206      	movs	r2, #6
 8003c4a:	482a      	ldr	r0, [pc, #168]	; (8003cf4 <_vfiprintf_r+0x220>)
 8003c4c:	f108 0701 	add.w	r7, r8, #1
 8003c50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c54:	f000 fc82 	bl	800455c <memchr>
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	d037      	beq.n	8003ccc <_vfiprintf_r+0x1f8>
 8003c5c:	4b26      	ldr	r3, [pc, #152]	; (8003cf8 <_vfiprintf_r+0x224>)
 8003c5e:	bb1b      	cbnz	r3, 8003ca8 <_vfiprintf_r+0x1d4>
 8003c60:	9b03      	ldr	r3, [sp, #12]
 8003c62:	3307      	adds	r3, #7
 8003c64:	f023 0307 	bic.w	r3, r3, #7
 8003c68:	3308      	adds	r3, #8
 8003c6a:	9303      	str	r3, [sp, #12]
 8003c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c6e:	444b      	add	r3, r9
 8003c70:	9309      	str	r3, [sp, #36]	; 0x24
 8003c72:	e750      	b.n	8003b16 <_vfiprintf_r+0x42>
 8003c74:	fb05 3202 	mla	r2, r5, r2, r3
 8003c78:	2001      	movs	r0, #1
 8003c7a:	4688      	mov	r8, r1
 8003c7c:	e78a      	b.n	8003b94 <_vfiprintf_r+0xc0>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	250a      	movs	r5, #10
 8003c82:	4619      	mov	r1, r3
 8003c84:	f108 0801 	add.w	r8, r8, #1
 8003c88:	9305      	str	r3, [sp, #20]
 8003c8a:	4640      	mov	r0, r8
 8003c8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c90:	3a30      	subs	r2, #48	; 0x30
 8003c92:	2a09      	cmp	r2, #9
 8003c94:	d903      	bls.n	8003c9e <_vfiprintf_r+0x1ca>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0c3      	beq.n	8003c22 <_vfiprintf_r+0x14e>
 8003c9a:	9105      	str	r1, [sp, #20]
 8003c9c:	e7c1      	b.n	8003c22 <_vfiprintf_r+0x14e>
 8003c9e:	fb05 2101 	mla	r1, r5, r1, r2
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	4680      	mov	r8, r0
 8003ca6:	e7f0      	b.n	8003c8a <_vfiprintf_r+0x1b6>
 8003ca8:	ab03      	add	r3, sp, #12
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	4622      	mov	r2, r4
 8003cae:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <_vfiprintf_r+0x228>)
 8003cb0:	a904      	add	r1, sp, #16
 8003cb2:	4630      	mov	r0, r6
 8003cb4:	f3af 8000 	nop.w
 8003cb8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003cbc:	4681      	mov	r9, r0
 8003cbe:	d1d5      	bne.n	8003c6c <_vfiprintf_r+0x198>
 8003cc0:	89a3      	ldrh	r3, [r4, #12]
 8003cc2:	065b      	lsls	r3, r3, #25
 8003cc4:	f53f af7e 	bmi.w	8003bc4 <_vfiprintf_r+0xf0>
 8003cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cca:	e77d      	b.n	8003bc8 <_vfiprintf_r+0xf4>
 8003ccc:	ab03      	add	r3, sp, #12
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	4622      	mov	r2, r4
 8003cd2:	4b0a      	ldr	r3, [pc, #40]	; (8003cfc <_vfiprintf_r+0x228>)
 8003cd4:	a904      	add	r1, sp, #16
 8003cd6:	4630      	mov	r0, r6
 8003cd8:	f000 f888 	bl	8003dec <_printf_i>
 8003cdc:	e7ec      	b.n	8003cb8 <_vfiprintf_r+0x1e4>
 8003cde:	bf00      	nop
 8003ce0:	08004d34 	.word	0x08004d34
 8003ce4:	08004ce0 	.word	0x08004ce0
 8003ce8:	08004d54 	.word	0x08004d54
 8003cec:	08004d14 	.word	0x08004d14
 8003cf0:	08004ce6 	.word	0x08004ce6
 8003cf4:	08004cea 	.word	0x08004cea
 8003cf8:	00000000 	.word	0x00000000
 8003cfc:	08003aaf 	.word	0x08003aaf

08003d00 <_printf_common>:
 8003d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d04:	4691      	mov	r9, r2
 8003d06:	461f      	mov	r7, r3
 8003d08:	688a      	ldr	r2, [r1, #8]
 8003d0a:	690b      	ldr	r3, [r1, #16]
 8003d0c:	4606      	mov	r6, r0
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	bfb8      	it	lt
 8003d12:	4613      	movlt	r3, r2
 8003d14:	f8c9 3000 	str.w	r3, [r9]
 8003d18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d1c:	460c      	mov	r4, r1
 8003d1e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d22:	b112      	cbz	r2, 8003d2a <_printf_common+0x2a>
 8003d24:	3301      	adds	r3, #1
 8003d26:	f8c9 3000 	str.w	r3, [r9]
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	0699      	lsls	r1, r3, #26
 8003d2e:	bf42      	ittt	mi
 8003d30:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d34:	3302      	addmi	r3, #2
 8003d36:	f8c9 3000 	strmi.w	r3, [r9]
 8003d3a:	6825      	ldr	r5, [r4, #0]
 8003d3c:	f015 0506 	ands.w	r5, r5, #6
 8003d40:	d107      	bne.n	8003d52 <_printf_common+0x52>
 8003d42:	f104 0a19 	add.w	sl, r4, #25
 8003d46:	68e3      	ldr	r3, [r4, #12]
 8003d48:	f8d9 2000 	ldr.w	r2, [r9]
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	42ab      	cmp	r3, r5
 8003d50:	dc29      	bgt.n	8003da6 <_printf_common+0xa6>
 8003d52:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d56:	6822      	ldr	r2, [r4, #0]
 8003d58:	3300      	adds	r3, #0
 8003d5a:	bf18      	it	ne
 8003d5c:	2301      	movne	r3, #1
 8003d5e:	0692      	lsls	r2, r2, #26
 8003d60:	d42e      	bmi.n	8003dc0 <_printf_common+0xc0>
 8003d62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d66:	4639      	mov	r1, r7
 8003d68:	4630      	mov	r0, r6
 8003d6a:	47c0      	blx	r8
 8003d6c:	3001      	adds	r0, #1
 8003d6e:	d021      	beq.n	8003db4 <_printf_common+0xb4>
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	68e5      	ldr	r5, [r4, #12]
 8003d74:	f003 0306 	and.w	r3, r3, #6
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	bf18      	it	ne
 8003d7c:	2500      	movne	r5, #0
 8003d7e:	f8d9 2000 	ldr.w	r2, [r9]
 8003d82:	f04f 0900 	mov.w	r9, #0
 8003d86:	bf08      	it	eq
 8003d88:	1aad      	subeq	r5, r5, r2
 8003d8a:	68a3      	ldr	r3, [r4, #8]
 8003d8c:	6922      	ldr	r2, [r4, #16]
 8003d8e:	bf08      	it	eq
 8003d90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d94:	4293      	cmp	r3, r2
 8003d96:	bfc4      	itt	gt
 8003d98:	1a9b      	subgt	r3, r3, r2
 8003d9a:	18ed      	addgt	r5, r5, r3
 8003d9c:	341a      	adds	r4, #26
 8003d9e:	454d      	cmp	r5, r9
 8003da0:	d11a      	bne.n	8003dd8 <_printf_common+0xd8>
 8003da2:	2000      	movs	r0, #0
 8003da4:	e008      	b.n	8003db8 <_printf_common+0xb8>
 8003da6:	2301      	movs	r3, #1
 8003da8:	4652      	mov	r2, sl
 8003daa:	4639      	mov	r1, r7
 8003dac:	4630      	mov	r0, r6
 8003dae:	47c0      	blx	r8
 8003db0:	3001      	adds	r0, #1
 8003db2:	d103      	bne.n	8003dbc <_printf_common+0xbc>
 8003db4:	f04f 30ff 	mov.w	r0, #4294967295
 8003db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dbc:	3501      	adds	r5, #1
 8003dbe:	e7c2      	b.n	8003d46 <_printf_common+0x46>
 8003dc0:	2030      	movs	r0, #48	; 0x30
 8003dc2:	18e1      	adds	r1, r4, r3
 8003dc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dce:	4422      	add	r2, r4
 8003dd0:	3302      	adds	r3, #2
 8003dd2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dd6:	e7c4      	b.n	8003d62 <_printf_common+0x62>
 8003dd8:	2301      	movs	r3, #1
 8003dda:	4622      	mov	r2, r4
 8003ddc:	4639      	mov	r1, r7
 8003dde:	4630      	mov	r0, r6
 8003de0:	47c0      	blx	r8
 8003de2:	3001      	adds	r0, #1
 8003de4:	d0e6      	beq.n	8003db4 <_printf_common+0xb4>
 8003de6:	f109 0901 	add.w	r9, r9, #1
 8003dea:	e7d8      	b.n	8003d9e <_printf_common+0x9e>

08003dec <_printf_i>:
 8003dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003df0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003df4:	460c      	mov	r4, r1
 8003df6:	7e09      	ldrb	r1, [r1, #24]
 8003df8:	b085      	sub	sp, #20
 8003dfa:	296e      	cmp	r1, #110	; 0x6e
 8003dfc:	4617      	mov	r7, r2
 8003dfe:	4606      	mov	r6, r0
 8003e00:	4698      	mov	r8, r3
 8003e02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003e04:	f000 80b3 	beq.w	8003f6e <_printf_i+0x182>
 8003e08:	d822      	bhi.n	8003e50 <_printf_i+0x64>
 8003e0a:	2963      	cmp	r1, #99	; 0x63
 8003e0c:	d036      	beq.n	8003e7c <_printf_i+0x90>
 8003e0e:	d80a      	bhi.n	8003e26 <_printf_i+0x3a>
 8003e10:	2900      	cmp	r1, #0
 8003e12:	f000 80b9 	beq.w	8003f88 <_printf_i+0x19c>
 8003e16:	2958      	cmp	r1, #88	; 0x58
 8003e18:	f000 8083 	beq.w	8003f22 <_printf_i+0x136>
 8003e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e20:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003e24:	e032      	b.n	8003e8c <_printf_i+0xa0>
 8003e26:	2964      	cmp	r1, #100	; 0x64
 8003e28:	d001      	beq.n	8003e2e <_printf_i+0x42>
 8003e2a:	2969      	cmp	r1, #105	; 0x69
 8003e2c:	d1f6      	bne.n	8003e1c <_printf_i+0x30>
 8003e2e:	6820      	ldr	r0, [r4, #0]
 8003e30:	6813      	ldr	r3, [r2, #0]
 8003e32:	0605      	lsls	r5, r0, #24
 8003e34:	f103 0104 	add.w	r1, r3, #4
 8003e38:	d52a      	bpl.n	8003e90 <_printf_i+0xa4>
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6011      	str	r1, [r2, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	da03      	bge.n	8003e4a <_printf_i+0x5e>
 8003e42:	222d      	movs	r2, #45	; 0x2d
 8003e44:	425b      	negs	r3, r3
 8003e46:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e4a:	486f      	ldr	r0, [pc, #444]	; (8004008 <_printf_i+0x21c>)
 8003e4c:	220a      	movs	r2, #10
 8003e4e:	e039      	b.n	8003ec4 <_printf_i+0xd8>
 8003e50:	2973      	cmp	r1, #115	; 0x73
 8003e52:	f000 809d 	beq.w	8003f90 <_printf_i+0x1a4>
 8003e56:	d808      	bhi.n	8003e6a <_printf_i+0x7e>
 8003e58:	296f      	cmp	r1, #111	; 0x6f
 8003e5a:	d020      	beq.n	8003e9e <_printf_i+0xb2>
 8003e5c:	2970      	cmp	r1, #112	; 0x70
 8003e5e:	d1dd      	bne.n	8003e1c <_printf_i+0x30>
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	f043 0320 	orr.w	r3, r3, #32
 8003e66:	6023      	str	r3, [r4, #0]
 8003e68:	e003      	b.n	8003e72 <_printf_i+0x86>
 8003e6a:	2975      	cmp	r1, #117	; 0x75
 8003e6c:	d017      	beq.n	8003e9e <_printf_i+0xb2>
 8003e6e:	2978      	cmp	r1, #120	; 0x78
 8003e70:	d1d4      	bne.n	8003e1c <_printf_i+0x30>
 8003e72:	2378      	movs	r3, #120	; 0x78
 8003e74:	4865      	ldr	r0, [pc, #404]	; (800400c <_printf_i+0x220>)
 8003e76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e7a:	e055      	b.n	8003f28 <_printf_i+0x13c>
 8003e7c:	6813      	ldr	r3, [r2, #0]
 8003e7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e82:	1d19      	adds	r1, r3, #4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6011      	str	r1, [r2, #0]
 8003e88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e08c      	b.n	8003faa <_printf_i+0x1be>
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e96:	6011      	str	r1, [r2, #0]
 8003e98:	bf18      	it	ne
 8003e9a:	b21b      	sxthne	r3, r3
 8003e9c:	e7cf      	b.n	8003e3e <_printf_i+0x52>
 8003e9e:	6813      	ldr	r3, [r2, #0]
 8003ea0:	6825      	ldr	r5, [r4, #0]
 8003ea2:	1d18      	adds	r0, r3, #4
 8003ea4:	6010      	str	r0, [r2, #0]
 8003ea6:	0628      	lsls	r0, r5, #24
 8003ea8:	d501      	bpl.n	8003eae <_printf_i+0xc2>
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	e002      	b.n	8003eb4 <_printf_i+0xc8>
 8003eae:	0668      	lsls	r0, r5, #25
 8003eb0:	d5fb      	bpl.n	8003eaa <_printf_i+0xbe>
 8003eb2:	881b      	ldrh	r3, [r3, #0]
 8003eb4:	296f      	cmp	r1, #111	; 0x6f
 8003eb6:	bf14      	ite	ne
 8003eb8:	220a      	movne	r2, #10
 8003eba:	2208      	moveq	r2, #8
 8003ebc:	4852      	ldr	r0, [pc, #328]	; (8004008 <_printf_i+0x21c>)
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ec4:	6865      	ldr	r5, [r4, #4]
 8003ec6:	2d00      	cmp	r5, #0
 8003ec8:	60a5      	str	r5, [r4, #8]
 8003eca:	f2c0 8095 	blt.w	8003ff8 <_printf_i+0x20c>
 8003ece:	6821      	ldr	r1, [r4, #0]
 8003ed0:	f021 0104 	bic.w	r1, r1, #4
 8003ed4:	6021      	str	r1, [r4, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d13d      	bne.n	8003f56 <_printf_i+0x16a>
 8003eda:	2d00      	cmp	r5, #0
 8003edc:	f040 808e 	bne.w	8003ffc <_printf_i+0x210>
 8003ee0:	4665      	mov	r5, ip
 8003ee2:	2a08      	cmp	r2, #8
 8003ee4:	d10b      	bne.n	8003efe <_printf_i+0x112>
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	07db      	lsls	r3, r3, #31
 8003eea:	d508      	bpl.n	8003efe <_printf_i+0x112>
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	6862      	ldr	r2, [r4, #4]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	bfde      	ittt	le
 8003ef4:	2330      	movle	r3, #48	; 0x30
 8003ef6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003efa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003efe:	ebac 0305 	sub.w	r3, ip, r5
 8003f02:	6123      	str	r3, [r4, #16]
 8003f04:	f8cd 8000 	str.w	r8, [sp]
 8003f08:	463b      	mov	r3, r7
 8003f0a:	aa03      	add	r2, sp, #12
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4630      	mov	r0, r6
 8003f10:	f7ff fef6 	bl	8003d00 <_printf_common>
 8003f14:	3001      	adds	r0, #1
 8003f16:	d14d      	bne.n	8003fb4 <_printf_i+0x1c8>
 8003f18:	f04f 30ff 	mov.w	r0, #4294967295
 8003f1c:	b005      	add	sp, #20
 8003f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f22:	4839      	ldr	r0, [pc, #228]	; (8004008 <_printf_i+0x21c>)
 8003f24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003f28:	6813      	ldr	r3, [r2, #0]
 8003f2a:	6821      	ldr	r1, [r4, #0]
 8003f2c:	1d1d      	adds	r5, r3, #4
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6015      	str	r5, [r2, #0]
 8003f32:	060a      	lsls	r2, r1, #24
 8003f34:	d50b      	bpl.n	8003f4e <_printf_i+0x162>
 8003f36:	07ca      	lsls	r2, r1, #31
 8003f38:	bf44      	itt	mi
 8003f3a:	f041 0120 	orrmi.w	r1, r1, #32
 8003f3e:	6021      	strmi	r1, [r4, #0]
 8003f40:	b91b      	cbnz	r3, 8003f4a <_printf_i+0x15e>
 8003f42:	6822      	ldr	r2, [r4, #0]
 8003f44:	f022 0220 	bic.w	r2, r2, #32
 8003f48:	6022      	str	r2, [r4, #0]
 8003f4a:	2210      	movs	r2, #16
 8003f4c:	e7b7      	b.n	8003ebe <_printf_i+0xd2>
 8003f4e:	064d      	lsls	r5, r1, #25
 8003f50:	bf48      	it	mi
 8003f52:	b29b      	uxthmi	r3, r3
 8003f54:	e7ef      	b.n	8003f36 <_printf_i+0x14a>
 8003f56:	4665      	mov	r5, ip
 8003f58:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f5c:	fb02 3311 	mls	r3, r2, r1, r3
 8003f60:	5cc3      	ldrb	r3, [r0, r3]
 8003f62:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f66:	460b      	mov	r3, r1
 8003f68:	2900      	cmp	r1, #0
 8003f6a:	d1f5      	bne.n	8003f58 <_printf_i+0x16c>
 8003f6c:	e7b9      	b.n	8003ee2 <_printf_i+0xf6>
 8003f6e:	6813      	ldr	r3, [r2, #0]
 8003f70:	6825      	ldr	r5, [r4, #0]
 8003f72:	1d18      	adds	r0, r3, #4
 8003f74:	6961      	ldr	r1, [r4, #20]
 8003f76:	6010      	str	r0, [r2, #0]
 8003f78:	0628      	lsls	r0, r5, #24
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	d501      	bpl.n	8003f82 <_printf_i+0x196>
 8003f7e:	6019      	str	r1, [r3, #0]
 8003f80:	e002      	b.n	8003f88 <_printf_i+0x19c>
 8003f82:	066a      	lsls	r2, r5, #25
 8003f84:	d5fb      	bpl.n	8003f7e <_printf_i+0x192>
 8003f86:	8019      	strh	r1, [r3, #0]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4665      	mov	r5, ip
 8003f8c:	6123      	str	r3, [r4, #16]
 8003f8e:	e7b9      	b.n	8003f04 <_printf_i+0x118>
 8003f90:	6813      	ldr	r3, [r2, #0]
 8003f92:	1d19      	adds	r1, r3, #4
 8003f94:	6011      	str	r1, [r2, #0]
 8003f96:	681d      	ldr	r5, [r3, #0]
 8003f98:	6862      	ldr	r2, [r4, #4]
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	f000 fadd 	bl	800455c <memchr>
 8003fa2:	b108      	cbz	r0, 8003fa8 <_printf_i+0x1bc>
 8003fa4:	1b40      	subs	r0, r0, r5
 8003fa6:	6060      	str	r0, [r4, #4]
 8003fa8:	6863      	ldr	r3, [r4, #4]
 8003faa:	6123      	str	r3, [r4, #16]
 8003fac:	2300      	movs	r3, #0
 8003fae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fb2:	e7a7      	b.n	8003f04 <_printf_i+0x118>
 8003fb4:	6923      	ldr	r3, [r4, #16]
 8003fb6:	462a      	mov	r2, r5
 8003fb8:	4639      	mov	r1, r7
 8003fba:	4630      	mov	r0, r6
 8003fbc:	47c0      	blx	r8
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d0aa      	beq.n	8003f18 <_printf_i+0x12c>
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	079b      	lsls	r3, r3, #30
 8003fc6:	d413      	bmi.n	8003ff0 <_printf_i+0x204>
 8003fc8:	68e0      	ldr	r0, [r4, #12]
 8003fca:	9b03      	ldr	r3, [sp, #12]
 8003fcc:	4298      	cmp	r0, r3
 8003fce:	bfb8      	it	lt
 8003fd0:	4618      	movlt	r0, r3
 8003fd2:	e7a3      	b.n	8003f1c <_printf_i+0x130>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	464a      	mov	r2, r9
 8003fd8:	4639      	mov	r1, r7
 8003fda:	4630      	mov	r0, r6
 8003fdc:	47c0      	blx	r8
 8003fde:	3001      	adds	r0, #1
 8003fe0:	d09a      	beq.n	8003f18 <_printf_i+0x12c>
 8003fe2:	3501      	adds	r5, #1
 8003fe4:	68e3      	ldr	r3, [r4, #12]
 8003fe6:	9a03      	ldr	r2, [sp, #12]
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	42ab      	cmp	r3, r5
 8003fec:	dcf2      	bgt.n	8003fd4 <_printf_i+0x1e8>
 8003fee:	e7eb      	b.n	8003fc8 <_printf_i+0x1dc>
 8003ff0:	2500      	movs	r5, #0
 8003ff2:	f104 0919 	add.w	r9, r4, #25
 8003ff6:	e7f5      	b.n	8003fe4 <_printf_i+0x1f8>
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1ac      	bne.n	8003f56 <_printf_i+0x16a>
 8003ffc:	7803      	ldrb	r3, [r0, #0]
 8003ffe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004002:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004006:	e76c      	b.n	8003ee2 <_printf_i+0xf6>
 8004008:	08004cf1 	.word	0x08004cf1
 800400c:	08004d02 	.word	0x08004d02

08004010 <__swbuf_r>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	460e      	mov	r6, r1
 8004014:	4614      	mov	r4, r2
 8004016:	4605      	mov	r5, r0
 8004018:	b118      	cbz	r0, 8004022 <__swbuf_r+0x12>
 800401a:	6983      	ldr	r3, [r0, #24]
 800401c:	b90b      	cbnz	r3, 8004022 <__swbuf_r+0x12>
 800401e:	f000 f9af 	bl	8004380 <__sinit>
 8004022:	4b21      	ldr	r3, [pc, #132]	; (80040a8 <__swbuf_r+0x98>)
 8004024:	429c      	cmp	r4, r3
 8004026:	d12a      	bne.n	800407e <__swbuf_r+0x6e>
 8004028:	686c      	ldr	r4, [r5, #4]
 800402a:	69a3      	ldr	r3, [r4, #24]
 800402c:	60a3      	str	r3, [r4, #8]
 800402e:	89a3      	ldrh	r3, [r4, #12]
 8004030:	071a      	lsls	r2, r3, #28
 8004032:	d52e      	bpl.n	8004092 <__swbuf_r+0x82>
 8004034:	6923      	ldr	r3, [r4, #16]
 8004036:	b363      	cbz	r3, 8004092 <__swbuf_r+0x82>
 8004038:	6923      	ldr	r3, [r4, #16]
 800403a:	6820      	ldr	r0, [r4, #0]
 800403c:	b2f6      	uxtb	r6, r6
 800403e:	1ac0      	subs	r0, r0, r3
 8004040:	6963      	ldr	r3, [r4, #20]
 8004042:	4637      	mov	r7, r6
 8004044:	4283      	cmp	r3, r0
 8004046:	dc04      	bgt.n	8004052 <__swbuf_r+0x42>
 8004048:	4621      	mov	r1, r4
 800404a:	4628      	mov	r0, r5
 800404c:	f000 f92e 	bl	80042ac <_fflush_r>
 8004050:	bb28      	cbnz	r0, 800409e <__swbuf_r+0x8e>
 8004052:	68a3      	ldr	r3, [r4, #8]
 8004054:	3001      	adds	r0, #1
 8004056:	3b01      	subs	r3, #1
 8004058:	60a3      	str	r3, [r4, #8]
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	6022      	str	r2, [r4, #0]
 8004060:	701e      	strb	r6, [r3, #0]
 8004062:	6963      	ldr	r3, [r4, #20]
 8004064:	4283      	cmp	r3, r0
 8004066:	d004      	beq.n	8004072 <__swbuf_r+0x62>
 8004068:	89a3      	ldrh	r3, [r4, #12]
 800406a:	07db      	lsls	r3, r3, #31
 800406c:	d519      	bpl.n	80040a2 <__swbuf_r+0x92>
 800406e:	2e0a      	cmp	r6, #10
 8004070:	d117      	bne.n	80040a2 <__swbuf_r+0x92>
 8004072:	4621      	mov	r1, r4
 8004074:	4628      	mov	r0, r5
 8004076:	f000 f919 	bl	80042ac <_fflush_r>
 800407a:	b190      	cbz	r0, 80040a2 <__swbuf_r+0x92>
 800407c:	e00f      	b.n	800409e <__swbuf_r+0x8e>
 800407e:	4b0b      	ldr	r3, [pc, #44]	; (80040ac <__swbuf_r+0x9c>)
 8004080:	429c      	cmp	r4, r3
 8004082:	d101      	bne.n	8004088 <__swbuf_r+0x78>
 8004084:	68ac      	ldr	r4, [r5, #8]
 8004086:	e7d0      	b.n	800402a <__swbuf_r+0x1a>
 8004088:	4b09      	ldr	r3, [pc, #36]	; (80040b0 <__swbuf_r+0xa0>)
 800408a:	429c      	cmp	r4, r3
 800408c:	bf08      	it	eq
 800408e:	68ec      	ldreq	r4, [r5, #12]
 8004090:	e7cb      	b.n	800402a <__swbuf_r+0x1a>
 8004092:	4621      	mov	r1, r4
 8004094:	4628      	mov	r0, r5
 8004096:	f000 f80d 	bl	80040b4 <__swsetup_r>
 800409a:	2800      	cmp	r0, #0
 800409c:	d0cc      	beq.n	8004038 <__swbuf_r+0x28>
 800409e:	f04f 37ff 	mov.w	r7, #4294967295
 80040a2:	4638      	mov	r0, r7
 80040a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040a6:	bf00      	nop
 80040a8:	08004d34 	.word	0x08004d34
 80040ac:	08004d54 	.word	0x08004d54
 80040b0:	08004d14 	.word	0x08004d14

080040b4 <__swsetup_r>:
 80040b4:	4b32      	ldr	r3, [pc, #200]	; (8004180 <__swsetup_r+0xcc>)
 80040b6:	b570      	push	{r4, r5, r6, lr}
 80040b8:	681d      	ldr	r5, [r3, #0]
 80040ba:	4606      	mov	r6, r0
 80040bc:	460c      	mov	r4, r1
 80040be:	b125      	cbz	r5, 80040ca <__swsetup_r+0x16>
 80040c0:	69ab      	ldr	r3, [r5, #24]
 80040c2:	b913      	cbnz	r3, 80040ca <__swsetup_r+0x16>
 80040c4:	4628      	mov	r0, r5
 80040c6:	f000 f95b 	bl	8004380 <__sinit>
 80040ca:	4b2e      	ldr	r3, [pc, #184]	; (8004184 <__swsetup_r+0xd0>)
 80040cc:	429c      	cmp	r4, r3
 80040ce:	d10f      	bne.n	80040f0 <__swsetup_r+0x3c>
 80040d0:	686c      	ldr	r4, [r5, #4]
 80040d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	0715      	lsls	r5, r2, #28
 80040da:	d42c      	bmi.n	8004136 <__swsetup_r+0x82>
 80040dc:	06d0      	lsls	r0, r2, #27
 80040de:	d411      	bmi.n	8004104 <__swsetup_r+0x50>
 80040e0:	2209      	movs	r2, #9
 80040e2:	6032      	str	r2, [r6, #0]
 80040e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e8:	81a3      	strh	r3, [r4, #12]
 80040ea:	f04f 30ff 	mov.w	r0, #4294967295
 80040ee:	e03e      	b.n	800416e <__swsetup_r+0xba>
 80040f0:	4b25      	ldr	r3, [pc, #148]	; (8004188 <__swsetup_r+0xd4>)
 80040f2:	429c      	cmp	r4, r3
 80040f4:	d101      	bne.n	80040fa <__swsetup_r+0x46>
 80040f6:	68ac      	ldr	r4, [r5, #8]
 80040f8:	e7eb      	b.n	80040d2 <__swsetup_r+0x1e>
 80040fa:	4b24      	ldr	r3, [pc, #144]	; (800418c <__swsetup_r+0xd8>)
 80040fc:	429c      	cmp	r4, r3
 80040fe:	bf08      	it	eq
 8004100:	68ec      	ldreq	r4, [r5, #12]
 8004102:	e7e6      	b.n	80040d2 <__swsetup_r+0x1e>
 8004104:	0751      	lsls	r1, r2, #29
 8004106:	d512      	bpl.n	800412e <__swsetup_r+0x7a>
 8004108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800410a:	b141      	cbz	r1, 800411e <__swsetup_r+0x6a>
 800410c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004110:	4299      	cmp	r1, r3
 8004112:	d002      	beq.n	800411a <__swsetup_r+0x66>
 8004114:	4630      	mov	r0, r6
 8004116:	f000 fa2f 	bl	8004578 <_free_r>
 800411a:	2300      	movs	r3, #0
 800411c:	6363      	str	r3, [r4, #52]	; 0x34
 800411e:	89a3      	ldrh	r3, [r4, #12]
 8004120:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004124:	81a3      	strh	r3, [r4, #12]
 8004126:	2300      	movs	r3, #0
 8004128:	6063      	str	r3, [r4, #4]
 800412a:	6923      	ldr	r3, [r4, #16]
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	89a3      	ldrh	r3, [r4, #12]
 8004130:	f043 0308 	orr.w	r3, r3, #8
 8004134:	81a3      	strh	r3, [r4, #12]
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	b94b      	cbnz	r3, 800414e <__swsetup_r+0x9a>
 800413a:	89a3      	ldrh	r3, [r4, #12]
 800413c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004144:	d003      	beq.n	800414e <__swsetup_r+0x9a>
 8004146:	4621      	mov	r1, r4
 8004148:	4630      	mov	r0, r6
 800414a:	f000 f9c7 	bl	80044dc <__smakebuf_r>
 800414e:	89a2      	ldrh	r2, [r4, #12]
 8004150:	f012 0301 	ands.w	r3, r2, #1
 8004154:	d00c      	beq.n	8004170 <__swsetup_r+0xbc>
 8004156:	2300      	movs	r3, #0
 8004158:	60a3      	str	r3, [r4, #8]
 800415a:	6963      	ldr	r3, [r4, #20]
 800415c:	425b      	negs	r3, r3
 800415e:	61a3      	str	r3, [r4, #24]
 8004160:	6923      	ldr	r3, [r4, #16]
 8004162:	b953      	cbnz	r3, 800417a <__swsetup_r+0xc6>
 8004164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004168:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800416c:	d1ba      	bne.n	80040e4 <__swsetup_r+0x30>
 800416e:	bd70      	pop	{r4, r5, r6, pc}
 8004170:	0792      	lsls	r2, r2, #30
 8004172:	bf58      	it	pl
 8004174:	6963      	ldrpl	r3, [r4, #20]
 8004176:	60a3      	str	r3, [r4, #8]
 8004178:	e7f2      	b.n	8004160 <__swsetup_r+0xac>
 800417a:	2000      	movs	r0, #0
 800417c:	e7f7      	b.n	800416e <__swsetup_r+0xba>
 800417e:	bf00      	nop
 8004180:	2000000c 	.word	0x2000000c
 8004184:	08004d34 	.word	0x08004d34
 8004188:	08004d54 	.word	0x08004d54
 800418c:	08004d14 	.word	0x08004d14

08004190 <abort>:
 8004190:	b508      	push	{r3, lr}
 8004192:	2006      	movs	r0, #6
 8004194:	f000 face 	bl	8004734 <raise>
 8004198:	2001      	movs	r0, #1
 800419a:	f000 fbe3 	bl	8004964 <_exit>
	...

080041a0 <__sflush_r>:
 80041a0:	898a      	ldrh	r2, [r1, #12]
 80041a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041a6:	4605      	mov	r5, r0
 80041a8:	0710      	lsls	r0, r2, #28
 80041aa:	460c      	mov	r4, r1
 80041ac:	d458      	bmi.n	8004260 <__sflush_r+0xc0>
 80041ae:	684b      	ldr	r3, [r1, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	dc05      	bgt.n	80041c0 <__sflush_r+0x20>
 80041b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	dc02      	bgt.n	80041c0 <__sflush_r+0x20>
 80041ba:	2000      	movs	r0, #0
 80041bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041c2:	2e00      	cmp	r6, #0
 80041c4:	d0f9      	beq.n	80041ba <__sflush_r+0x1a>
 80041c6:	2300      	movs	r3, #0
 80041c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80041cc:	682f      	ldr	r7, [r5, #0]
 80041ce:	6a21      	ldr	r1, [r4, #32]
 80041d0:	602b      	str	r3, [r5, #0]
 80041d2:	d032      	beq.n	800423a <__sflush_r+0x9a>
 80041d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041d6:	89a3      	ldrh	r3, [r4, #12]
 80041d8:	075a      	lsls	r2, r3, #29
 80041da:	d505      	bpl.n	80041e8 <__sflush_r+0x48>
 80041dc:	6863      	ldr	r3, [r4, #4]
 80041de:	1ac0      	subs	r0, r0, r3
 80041e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041e2:	b10b      	cbz	r3, 80041e8 <__sflush_r+0x48>
 80041e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041e6:	1ac0      	subs	r0, r0, r3
 80041e8:	2300      	movs	r3, #0
 80041ea:	4602      	mov	r2, r0
 80041ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041ee:	6a21      	ldr	r1, [r4, #32]
 80041f0:	4628      	mov	r0, r5
 80041f2:	47b0      	blx	r6
 80041f4:	1c43      	adds	r3, r0, #1
 80041f6:	89a3      	ldrh	r3, [r4, #12]
 80041f8:	d106      	bne.n	8004208 <__sflush_r+0x68>
 80041fa:	6829      	ldr	r1, [r5, #0]
 80041fc:	291d      	cmp	r1, #29
 80041fe:	d848      	bhi.n	8004292 <__sflush_r+0xf2>
 8004200:	4a29      	ldr	r2, [pc, #164]	; (80042a8 <__sflush_r+0x108>)
 8004202:	40ca      	lsrs	r2, r1
 8004204:	07d6      	lsls	r6, r2, #31
 8004206:	d544      	bpl.n	8004292 <__sflush_r+0xf2>
 8004208:	2200      	movs	r2, #0
 800420a:	6062      	str	r2, [r4, #4]
 800420c:	6922      	ldr	r2, [r4, #16]
 800420e:	04d9      	lsls	r1, r3, #19
 8004210:	6022      	str	r2, [r4, #0]
 8004212:	d504      	bpl.n	800421e <__sflush_r+0x7e>
 8004214:	1c42      	adds	r2, r0, #1
 8004216:	d101      	bne.n	800421c <__sflush_r+0x7c>
 8004218:	682b      	ldr	r3, [r5, #0]
 800421a:	b903      	cbnz	r3, 800421e <__sflush_r+0x7e>
 800421c:	6560      	str	r0, [r4, #84]	; 0x54
 800421e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004220:	602f      	str	r7, [r5, #0]
 8004222:	2900      	cmp	r1, #0
 8004224:	d0c9      	beq.n	80041ba <__sflush_r+0x1a>
 8004226:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800422a:	4299      	cmp	r1, r3
 800422c:	d002      	beq.n	8004234 <__sflush_r+0x94>
 800422e:	4628      	mov	r0, r5
 8004230:	f000 f9a2 	bl	8004578 <_free_r>
 8004234:	2000      	movs	r0, #0
 8004236:	6360      	str	r0, [r4, #52]	; 0x34
 8004238:	e7c0      	b.n	80041bc <__sflush_r+0x1c>
 800423a:	2301      	movs	r3, #1
 800423c:	4628      	mov	r0, r5
 800423e:	47b0      	blx	r6
 8004240:	1c41      	adds	r1, r0, #1
 8004242:	d1c8      	bne.n	80041d6 <__sflush_r+0x36>
 8004244:	682b      	ldr	r3, [r5, #0]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0c5      	beq.n	80041d6 <__sflush_r+0x36>
 800424a:	2b1d      	cmp	r3, #29
 800424c:	d001      	beq.n	8004252 <__sflush_r+0xb2>
 800424e:	2b16      	cmp	r3, #22
 8004250:	d101      	bne.n	8004256 <__sflush_r+0xb6>
 8004252:	602f      	str	r7, [r5, #0]
 8004254:	e7b1      	b.n	80041ba <__sflush_r+0x1a>
 8004256:	89a3      	ldrh	r3, [r4, #12]
 8004258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800425c:	81a3      	strh	r3, [r4, #12]
 800425e:	e7ad      	b.n	80041bc <__sflush_r+0x1c>
 8004260:	690f      	ldr	r7, [r1, #16]
 8004262:	2f00      	cmp	r7, #0
 8004264:	d0a9      	beq.n	80041ba <__sflush_r+0x1a>
 8004266:	0793      	lsls	r3, r2, #30
 8004268:	bf18      	it	ne
 800426a:	2300      	movne	r3, #0
 800426c:	680e      	ldr	r6, [r1, #0]
 800426e:	bf08      	it	eq
 8004270:	694b      	ldreq	r3, [r1, #20]
 8004272:	eba6 0807 	sub.w	r8, r6, r7
 8004276:	600f      	str	r7, [r1, #0]
 8004278:	608b      	str	r3, [r1, #8]
 800427a:	f1b8 0f00 	cmp.w	r8, #0
 800427e:	dd9c      	ble.n	80041ba <__sflush_r+0x1a>
 8004280:	4643      	mov	r3, r8
 8004282:	463a      	mov	r2, r7
 8004284:	6a21      	ldr	r1, [r4, #32]
 8004286:	4628      	mov	r0, r5
 8004288:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800428a:	47b0      	blx	r6
 800428c:	2800      	cmp	r0, #0
 800428e:	dc06      	bgt.n	800429e <__sflush_r+0xfe>
 8004290:	89a3      	ldrh	r3, [r4, #12]
 8004292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004296:	81a3      	strh	r3, [r4, #12]
 8004298:	f04f 30ff 	mov.w	r0, #4294967295
 800429c:	e78e      	b.n	80041bc <__sflush_r+0x1c>
 800429e:	4407      	add	r7, r0
 80042a0:	eba8 0800 	sub.w	r8, r8, r0
 80042a4:	e7e9      	b.n	800427a <__sflush_r+0xda>
 80042a6:	bf00      	nop
 80042a8:	20400001 	.word	0x20400001

080042ac <_fflush_r>:
 80042ac:	b538      	push	{r3, r4, r5, lr}
 80042ae:	690b      	ldr	r3, [r1, #16]
 80042b0:	4605      	mov	r5, r0
 80042b2:	460c      	mov	r4, r1
 80042b4:	b1db      	cbz	r3, 80042ee <_fflush_r+0x42>
 80042b6:	b118      	cbz	r0, 80042c0 <_fflush_r+0x14>
 80042b8:	6983      	ldr	r3, [r0, #24]
 80042ba:	b90b      	cbnz	r3, 80042c0 <_fflush_r+0x14>
 80042bc:	f000 f860 	bl	8004380 <__sinit>
 80042c0:	4b0c      	ldr	r3, [pc, #48]	; (80042f4 <_fflush_r+0x48>)
 80042c2:	429c      	cmp	r4, r3
 80042c4:	d109      	bne.n	80042da <_fflush_r+0x2e>
 80042c6:	686c      	ldr	r4, [r5, #4]
 80042c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042cc:	b17b      	cbz	r3, 80042ee <_fflush_r+0x42>
 80042ce:	4621      	mov	r1, r4
 80042d0:	4628      	mov	r0, r5
 80042d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042d6:	f7ff bf63 	b.w	80041a0 <__sflush_r>
 80042da:	4b07      	ldr	r3, [pc, #28]	; (80042f8 <_fflush_r+0x4c>)
 80042dc:	429c      	cmp	r4, r3
 80042de:	d101      	bne.n	80042e4 <_fflush_r+0x38>
 80042e0:	68ac      	ldr	r4, [r5, #8]
 80042e2:	e7f1      	b.n	80042c8 <_fflush_r+0x1c>
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <_fflush_r+0x50>)
 80042e6:	429c      	cmp	r4, r3
 80042e8:	bf08      	it	eq
 80042ea:	68ec      	ldreq	r4, [r5, #12]
 80042ec:	e7ec      	b.n	80042c8 <_fflush_r+0x1c>
 80042ee:	2000      	movs	r0, #0
 80042f0:	bd38      	pop	{r3, r4, r5, pc}
 80042f2:	bf00      	nop
 80042f4:	08004d34 	.word	0x08004d34
 80042f8:	08004d54 	.word	0x08004d54
 80042fc:	08004d14 	.word	0x08004d14

08004300 <std>:
 8004300:	2300      	movs	r3, #0
 8004302:	b510      	push	{r4, lr}
 8004304:	4604      	mov	r4, r0
 8004306:	e9c0 3300 	strd	r3, r3, [r0]
 800430a:	6083      	str	r3, [r0, #8]
 800430c:	8181      	strh	r1, [r0, #12]
 800430e:	6643      	str	r3, [r0, #100]	; 0x64
 8004310:	81c2      	strh	r2, [r0, #14]
 8004312:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004316:	6183      	str	r3, [r0, #24]
 8004318:	4619      	mov	r1, r3
 800431a:	2208      	movs	r2, #8
 800431c:	305c      	adds	r0, #92	; 0x5c
 800431e:	f7ff fba9 	bl	8003a74 <memset>
 8004322:	4b05      	ldr	r3, [pc, #20]	; (8004338 <std+0x38>)
 8004324:	6224      	str	r4, [r4, #32]
 8004326:	6263      	str	r3, [r4, #36]	; 0x24
 8004328:	4b04      	ldr	r3, [pc, #16]	; (800433c <std+0x3c>)
 800432a:	62a3      	str	r3, [r4, #40]	; 0x28
 800432c:	4b04      	ldr	r3, [pc, #16]	; (8004340 <std+0x40>)
 800432e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <std+0x44>)
 8004332:	6323      	str	r3, [r4, #48]	; 0x30
 8004334:	bd10      	pop	{r4, pc}
 8004336:	bf00      	nop
 8004338:	0800476d 	.word	0x0800476d
 800433c:	0800478f 	.word	0x0800478f
 8004340:	080047c7 	.word	0x080047c7
 8004344:	080047eb 	.word	0x080047eb

08004348 <_cleanup_r>:
 8004348:	4901      	ldr	r1, [pc, #4]	; (8004350 <_cleanup_r+0x8>)
 800434a:	f000 b885 	b.w	8004458 <_fwalk_reent>
 800434e:	bf00      	nop
 8004350:	080042ad 	.word	0x080042ad

08004354 <__sfmoreglue>:
 8004354:	b570      	push	{r4, r5, r6, lr}
 8004356:	2568      	movs	r5, #104	; 0x68
 8004358:	1e4a      	subs	r2, r1, #1
 800435a:	4355      	muls	r5, r2
 800435c:	460e      	mov	r6, r1
 800435e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004362:	f000 f955 	bl	8004610 <_malloc_r>
 8004366:	4604      	mov	r4, r0
 8004368:	b140      	cbz	r0, 800437c <__sfmoreglue+0x28>
 800436a:	2100      	movs	r1, #0
 800436c:	e9c0 1600 	strd	r1, r6, [r0]
 8004370:	300c      	adds	r0, #12
 8004372:	60a0      	str	r0, [r4, #8]
 8004374:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004378:	f7ff fb7c 	bl	8003a74 <memset>
 800437c:	4620      	mov	r0, r4
 800437e:	bd70      	pop	{r4, r5, r6, pc}

08004380 <__sinit>:
 8004380:	6983      	ldr	r3, [r0, #24]
 8004382:	b510      	push	{r4, lr}
 8004384:	4604      	mov	r4, r0
 8004386:	bb33      	cbnz	r3, 80043d6 <__sinit+0x56>
 8004388:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800438c:	6503      	str	r3, [r0, #80]	; 0x50
 800438e:	4b12      	ldr	r3, [pc, #72]	; (80043d8 <__sinit+0x58>)
 8004390:	4a12      	ldr	r2, [pc, #72]	; (80043dc <__sinit+0x5c>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6282      	str	r2, [r0, #40]	; 0x28
 8004396:	4298      	cmp	r0, r3
 8004398:	bf04      	itt	eq
 800439a:	2301      	moveq	r3, #1
 800439c:	6183      	streq	r3, [r0, #24]
 800439e:	f000 f81f 	bl	80043e0 <__sfp>
 80043a2:	6060      	str	r0, [r4, #4]
 80043a4:	4620      	mov	r0, r4
 80043a6:	f000 f81b 	bl	80043e0 <__sfp>
 80043aa:	60a0      	str	r0, [r4, #8]
 80043ac:	4620      	mov	r0, r4
 80043ae:	f000 f817 	bl	80043e0 <__sfp>
 80043b2:	2200      	movs	r2, #0
 80043b4:	60e0      	str	r0, [r4, #12]
 80043b6:	2104      	movs	r1, #4
 80043b8:	6860      	ldr	r0, [r4, #4]
 80043ba:	f7ff ffa1 	bl	8004300 <std>
 80043be:	2201      	movs	r2, #1
 80043c0:	2109      	movs	r1, #9
 80043c2:	68a0      	ldr	r0, [r4, #8]
 80043c4:	f7ff ff9c 	bl	8004300 <std>
 80043c8:	2202      	movs	r2, #2
 80043ca:	2112      	movs	r1, #18
 80043cc:	68e0      	ldr	r0, [r4, #12]
 80043ce:	f7ff ff97 	bl	8004300 <std>
 80043d2:	2301      	movs	r3, #1
 80043d4:	61a3      	str	r3, [r4, #24]
 80043d6:	bd10      	pop	{r4, pc}
 80043d8:	08004cdc 	.word	0x08004cdc
 80043dc:	08004349 	.word	0x08004349

080043e0 <__sfp>:
 80043e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e2:	4b1b      	ldr	r3, [pc, #108]	; (8004450 <__sfp+0x70>)
 80043e4:	4607      	mov	r7, r0
 80043e6:	681e      	ldr	r6, [r3, #0]
 80043e8:	69b3      	ldr	r3, [r6, #24]
 80043ea:	b913      	cbnz	r3, 80043f2 <__sfp+0x12>
 80043ec:	4630      	mov	r0, r6
 80043ee:	f7ff ffc7 	bl	8004380 <__sinit>
 80043f2:	3648      	adds	r6, #72	; 0x48
 80043f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80043f8:	3b01      	subs	r3, #1
 80043fa:	d503      	bpl.n	8004404 <__sfp+0x24>
 80043fc:	6833      	ldr	r3, [r6, #0]
 80043fe:	b133      	cbz	r3, 800440e <__sfp+0x2e>
 8004400:	6836      	ldr	r6, [r6, #0]
 8004402:	e7f7      	b.n	80043f4 <__sfp+0x14>
 8004404:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004408:	b16d      	cbz	r5, 8004426 <__sfp+0x46>
 800440a:	3468      	adds	r4, #104	; 0x68
 800440c:	e7f4      	b.n	80043f8 <__sfp+0x18>
 800440e:	2104      	movs	r1, #4
 8004410:	4638      	mov	r0, r7
 8004412:	f7ff ff9f 	bl	8004354 <__sfmoreglue>
 8004416:	6030      	str	r0, [r6, #0]
 8004418:	2800      	cmp	r0, #0
 800441a:	d1f1      	bne.n	8004400 <__sfp+0x20>
 800441c:	230c      	movs	r3, #12
 800441e:	4604      	mov	r4, r0
 8004420:	603b      	str	r3, [r7, #0]
 8004422:	4620      	mov	r0, r4
 8004424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004426:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <__sfp+0x74>)
 8004428:	6665      	str	r5, [r4, #100]	; 0x64
 800442a:	e9c4 5500 	strd	r5, r5, [r4]
 800442e:	60a5      	str	r5, [r4, #8]
 8004430:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004434:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004438:	2208      	movs	r2, #8
 800443a:	4629      	mov	r1, r5
 800443c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004440:	f7ff fb18 	bl	8003a74 <memset>
 8004444:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004448:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800444c:	e7e9      	b.n	8004422 <__sfp+0x42>
 800444e:	bf00      	nop
 8004450:	08004cdc 	.word	0x08004cdc
 8004454:	ffff0001 	.word	0xffff0001

08004458 <_fwalk_reent>:
 8004458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800445c:	4680      	mov	r8, r0
 800445e:	4689      	mov	r9, r1
 8004460:	2600      	movs	r6, #0
 8004462:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004466:	b914      	cbnz	r4, 800446e <_fwalk_reent+0x16>
 8004468:	4630      	mov	r0, r6
 800446a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800446e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004472:	3f01      	subs	r7, #1
 8004474:	d501      	bpl.n	800447a <_fwalk_reent+0x22>
 8004476:	6824      	ldr	r4, [r4, #0]
 8004478:	e7f5      	b.n	8004466 <_fwalk_reent+0xe>
 800447a:	89ab      	ldrh	r3, [r5, #12]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d907      	bls.n	8004490 <_fwalk_reent+0x38>
 8004480:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004484:	3301      	adds	r3, #1
 8004486:	d003      	beq.n	8004490 <_fwalk_reent+0x38>
 8004488:	4629      	mov	r1, r5
 800448a:	4640      	mov	r0, r8
 800448c:	47c8      	blx	r9
 800448e:	4306      	orrs	r6, r0
 8004490:	3568      	adds	r5, #104	; 0x68
 8004492:	e7ee      	b.n	8004472 <_fwalk_reent+0x1a>

08004494 <__swhatbuf_r>:
 8004494:	b570      	push	{r4, r5, r6, lr}
 8004496:	460e      	mov	r6, r1
 8004498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800449c:	b096      	sub	sp, #88	; 0x58
 800449e:	2900      	cmp	r1, #0
 80044a0:	4614      	mov	r4, r2
 80044a2:	461d      	mov	r5, r3
 80044a4:	da07      	bge.n	80044b6 <__swhatbuf_r+0x22>
 80044a6:	2300      	movs	r3, #0
 80044a8:	602b      	str	r3, [r5, #0]
 80044aa:	89b3      	ldrh	r3, [r6, #12]
 80044ac:	061a      	lsls	r2, r3, #24
 80044ae:	d410      	bmi.n	80044d2 <__swhatbuf_r+0x3e>
 80044b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044b4:	e00e      	b.n	80044d4 <__swhatbuf_r+0x40>
 80044b6:	466a      	mov	r2, sp
 80044b8:	f000 f9be 	bl	8004838 <_fstat_r>
 80044bc:	2800      	cmp	r0, #0
 80044be:	dbf2      	blt.n	80044a6 <__swhatbuf_r+0x12>
 80044c0:	9a01      	ldr	r2, [sp, #4]
 80044c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80044c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80044ca:	425a      	negs	r2, r3
 80044cc:	415a      	adcs	r2, r3
 80044ce:	602a      	str	r2, [r5, #0]
 80044d0:	e7ee      	b.n	80044b0 <__swhatbuf_r+0x1c>
 80044d2:	2340      	movs	r3, #64	; 0x40
 80044d4:	2000      	movs	r0, #0
 80044d6:	6023      	str	r3, [r4, #0]
 80044d8:	b016      	add	sp, #88	; 0x58
 80044da:	bd70      	pop	{r4, r5, r6, pc}

080044dc <__smakebuf_r>:
 80044dc:	898b      	ldrh	r3, [r1, #12]
 80044de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80044e0:	079d      	lsls	r5, r3, #30
 80044e2:	4606      	mov	r6, r0
 80044e4:	460c      	mov	r4, r1
 80044e6:	d507      	bpl.n	80044f8 <__smakebuf_r+0x1c>
 80044e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80044ec:	6023      	str	r3, [r4, #0]
 80044ee:	6123      	str	r3, [r4, #16]
 80044f0:	2301      	movs	r3, #1
 80044f2:	6163      	str	r3, [r4, #20]
 80044f4:	b002      	add	sp, #8
 80044f6:	bd70      	pop	{r4, r5, r6, pc}
 80044f8:	ab01      	add	r3, sp, #4
 80044fa:	466a      	mov	r2, sp
 80044fc:	f7ff ffca 	bl	8004494 <__swhatbuf_r>
 8004500:	9900      	ldr	r1, [sp, #0]
 8004502:	4605      	mov	r5, r0
 8004504:	4630      	mov	r0, r6
 8004506:	f000 f883 	bl	8004610 <_malloc_r>
 800450a:	b948      	cbnz	r0, 8004520 <__smakebuf_r+0x44>
 800450c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004510:	059a      	lsls	r2, r3, #22
 8004512:	d4ef      	bmi.n	80044f4 <__smakebuf_r+0x18>
 8004514:	f023 0303 	bic.w	r3, r3, #3
 8004518:	f043 0302 	orr.w	r3, r3, #2
 800451c:	81a3      	strh	r3, [r4, #12]
 800451e:	e7e3      	b.n	80044e8 <__smakebuf_r+0xc>
 8004520:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <__smakebuf_r+0x7c>)
 8004522:	62b3      	str	r3, [r6, #40]	; 0x28
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	6020      	str	r0, [r4, #0]
 8004528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800452c:	81a3      	strh	r3, [r4, #12]
 800452e:	9b00      	ldr	r3, [sp, #0]
 8004530:	6120      	str	r0, [r4, #16]
 8004532:	6163      	str	r3, [r4, #20]
 8004534:	9b01      	ldr	r3, [sp, #4]
 8004536:	b15b      	cbz	r3, 8004550 <__smakebuf_r+0x74>
 8004538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800453c:	4630      	mov	r0, r6
 800453e:	f000 f98d 	bl	800485c <_isatty_r>
 8004542:	b128      	cbz	r0, 8004550 <__smakebuf_r+0x74>
 8004544:	89a3      	ldrh	r3, [r4, #12]
 8004546:	f023 0303 	bic.w	r3, r3, #3
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	81a3      	strh	r3, [r4, #12]
 8004550:	89a3      	ldrh	r3, [r4, #12]
 8004552:	431d      	orrs	r5, r3
 8004554:	81a5      	strh	r5, [r4, #12]
 8004556:	e7cd      	b.n	80044f4 <__smakebuf_r+0x18>
 8004558:	08004349 	.word	0x08004349

0800455c <memchr>:
 800455c:	b510      	push	{r4, lr}
 800455e:	b2c9      	uxtb	r1, r1
 8004560:	4402      	add	r2, r0
 8004562:	4290      	cmp	r0, r2
 8004564:	4603      	mov	r3, r0
 8004566:	d101      	bne.n	800456c <memchr+0x10>
 8004568:	2300      	movs	r3, #0
 800456a:	e003      	b.n	8004574 <memchr+0x18>
 800456c:	781c      	ldrb	r4, [r3, #0]
 800456e:	3001      	adds	r0, #1
 8004570:	428c      	cmp	r4, r1
 8004572:	d1f6      	bne.n	8004562 <memchr+0x6>
 8004574:	4618      	mov	r0, r3
 8004576:	bd10      	pop	{r4, pc}

08004578 <_free_r>:
 8004578:	b538      	push	{r3, r4, r5, lr}
 800457a:	4605      	mov	r5, r0
 800457c:	2900      	cmp	r1, #0
 800457e:	d043      	beq.n	8004608 <_free_r+0x90>
 8004580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004584:	1f0c      	subs	r4, r1, #4
 8004586:	2b00      	cmp	r3, #0
 8004588:	bfb8      	it	lt
 800458a:	18e4      	addlt	r4, r4, r3
 800458c:	f000 f988 	bl	80048a0 <__malloc_lock>
 8004590:	4a1e      	ldr	r2, [pc, #120]	; (800460c <_free_r+0x94>)
 8004592:	6813      	ldr	r3, [r2, #0]
 8004594:	4610      	mov	r0, r2
 8004596:	b933      	cbnz	r3, 80045a6 <_free_r+0x2e>
 8004598:	6063      	str	r3, [r4, #4]
 800459a:	6014      	str	r4, [r2, #0]
 800459c:	4628      	mov	r0, r5
 800459e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045a2:	f000 b97e 	b.w	80048a2 <__malloc_unlock>
 80045a6:	42a3      	cmp	r3, r4
 80045a8:	d90b      	bls.n	80045c2 <_free_r+0x4a>
 80045aa:	6821      	ldr	r1, [r4, #0]
 80045ac:	1862      	adds	r2, r4, r1
 80045ae:	4293      	cmp	r3, r2
 80045b0:	bf01      	itttt	eq
 80045b2:	681a      	ldreq	r2, [r3, #0]
 80045b4:	685b      	ldreq	r3, [r3, #4]
 80045b6:	1852      	addeq	r2, r2, r1
 80045b8:	6022      	streq	r2, [r4, #0]
 80045ba:	6063      	str	r3, [r4, #4]
 80045bc:	6004      	str	r4, [r0, #0]
 80045be:	e7ed      	b.n	800459c <_free_r+0x24>
 80045c0:	4613      	mov	r3, r2
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	b10a      	cbz	r2, 80045ca <_free_r+0x52>
 80045c6:	42a2      	cmp	r2, r4
 80045c8:	d9fa      	bls.n	80045c0 <_free_r+0x48>
 80045ca:	6819      	ldr	r1, [r3, #0]
 80045cc:	1858      	adds	r0, r3, r1
 80045ce:	42a0      	cmp	r0, r4
 80045d0:	d10b      	bne.n	80045ea <_free_r+0x72>
 80045d2:	6820      	ldr	r0, [r4, #0]
 80045d4:	4401      	add	r1, r0
 80045d6:	1858      	adds	r0, r3, r1
 80045d8:	4282      	cmp	r2, r0
 80045da:	6019      	str	r1, [r3, #0]
 80045dc:	d1de      	bne.n	800459c <_free_r+0x24>
 80045de:	6810      	ldr	r0, [r2, #0]
 80045e0:	6852      	ldr	r2, [r2, #4]
 80045e2:	4401      	add	r1, r0
 80045e4:	6019      	str	r1, [r3, #0]
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	e7d8      	b.n	800459c <_free_r+0x24>
 80045ea:	d902      	bls.n	80045f2 <_free_r+0x7a>
 80045ec:	230c      	movs	r3, #12
 80045ee:	602b      	str	r3, [r5, #0]
 80045f0:	e7d4      	b.n	800459c <_free_r+0x24>
 80045f2:	6820      	ldr	r0, [r4, #0]
 80045f4:	1821      	adds	r1, r4, r0
 80045f6:	428a      	cmp	r2, r1
 80045f8:	bf01      	itttt	eq
 80045fa:	6811      	ldreq	r1, [r2, #0]
 80045fc:	6852      	ldreq	r2, [r2, #4]
 80045fe:	1809      	addeq	r1, r1, r0
 8004600:	6021      	streq	r1, [r4, #0]
 8004602:	6062      	str	r2, [r4, #4]
 8004604:	605c      	str	r4, [r3, #4]
 8004606:	e7c9      	b.n	800459c <_free_r+0x24>
 8004608:	bd38      	pop	{r3, r4, r5, pc}
 800460a:	bf00      	nop
 800460c:	20003794 	.word	0x20003794

08004610 <_malloc_r>:
 8004610:	b570      	push	{r4, r5, r6, lr}
 8004612:	1ccd      	adds	r5, r1, #3
 8004614:	f025 0503 	bic.w	r5, r5, #3
 8004618:	3508      	adds	r5, #8
 800461a:	2d0c      	cmp	r5, #12
 800461c:	bf38      	it	cc
 800461e:	250c      	movcc	r5, #12
 8004620:	2d00      	cmp	r5, #0
 8004622:	4606      	mov	r6, r0
 8004624:	db01      	blt.n	800462a <_malloc_r+0x1a>
 8004626:	42a9      	cmp	r1, r5
 8004628:	d903      	bls.n	8004632 <_malloc_r+0x22>
 800462a:	230c      	movs	r3, #12
 800462c:	6033      	str	r3, [r6, #0]
 800462e:	2000      	movs	r0, #0
 8004630:	bd70      	pop	{r4, r5, r6, pc}
 8004632:	f000 f935 	bl	80048a0 <__malloc_lock>
 8004636:	4a21      	ldr	r2, [pc, #132]	; (80046bc <_malloc_r+0xac>)
 8004638:	6814      	ldr	r4, [r2, #0]
 800463a:	4621      	mov	r1, r4
 800463c:	b991      	cbnz	r1, 8004664 <_malloc_r+0x54>
 800463e:	4c20      	ldr	r4, [pc, #128]	; (80046c0 <_malloc_r+0xb0>)
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	b91b      	cbnz	r3, 800464c <_malloc_r+0x3c>
 8004644:	4630      	mov	r0, r6
 8004646:	f000 f83d 	bl	80046c4 <_sbrk_r>
 800464a:	6020      	str	r0, [r4, #0]
 800464c:	4629      	mov	r1, r5
 800464e:	4630      	mov	r0, r6
 8004650:	f000 f838 	bl	80046c4 <_sbrk_r>
 8004654:	1c43      	adds	r3, r0, #1
 8004656:	d124      	bne.n	80046a2 <_malloc_r+0x92>
 8004658:	230c      	movs	r3, #12
 800465a:	4630      	mov	r0, r6
 800465c:	6033      	str	r3, [r6, #0]
 800465e:	f000 f920 	bl	80048a2 <__malloc_unlock>
 8004662:	e7e4      	b.n	800462e <_malloc_r+0x1e>
 8004664:	680b      	ldr	r3, [r1, #0]
 8004666:	1b5b      	subs	r3, r3, r5
 8004668:	d418      	bmi.n	800469c <_malloc_r+0x8c>
 800466a:	2b0b      	cmp	r3, #11
 800466c:	d90f      	bls.n	800468e <_malloc_r+0x7e>
 800466e:	600b      	str	r3, [r1, #0]
 8004670:	18cc      	adds	r4, r1, r3
 8004672:	50cd      	str	r5, [r1, r3]
 8004674:	4630      	mov	r0, r6
 8004676:	f000 f914 	bl	80048a2 <__malloc_unlock>
 800467a:	f104 000b 	add.w	r0, r4, #11
 800467e:	1d23      	adds	r3, r4, #4
 8004680:	f020 0007 	bic.w	r0, r0, #7
 8004684:	1ac3      	subs	r3, r0, r3
 8004686:	d0d3      	beq.n	8004630 <_malloc_r+0x20>
 8004688:	425a      	negs	r2, r3
 800468a:	50e2      	str	r2, [r4, r3]
 800468c:	e7d0      	b.n	8004630 <_malloc_r+0x20>
 800468e:	684b      	ldr	r3, [r1, #4]
 8004690:	428c      	cmp	r4, r1
 8004692:	bf16      	itet	ne
 8004694:	6063      	strne	r3, [r4, #4]
 8004696:	6013      	streq	r3, [r2, #0]
 8004698:	460c      	movne	r4, r1
 800469a:	e7eb      	b.n	8004674 <_malloc_r+0x64>
 800469c:	460c      	mov	r4, r1
 800469e:	6849      	ldr	r1, [r1, #4]
 80046a0:	e7cc      	b.n	800463c <_malloc_r+0x2c>
 80046a2:	1cc4      	adds	r4, r0, #3
 80046a4:	f024 0403 	bic.w	r4, r4, #3
 80046a8:	42a0      	cmp	r0, r4
 80046aa:	d005      	beq.n	80046b8 <_malloc_r+0xa8>
 80046ac:	1a21      	subs	r1, r4, r0
 80046ae:	4630      	mov	r0, r6
 80046b0:	f000 f808 	bl	80046c4 <_sbrk_r>
 80046b4:	3001      	adds	r0, #1
 80046b6:	d0cf      	beq.n	8004658 <_malloc_r+0x48>
 80046b8:	6025      	str	r5, [r4, #0]
 80046ba:	e7db      	b.n	8004674 <_malloc_r+0x64>
 80046bc:	20003794 	.word	0x20003794
 80046c0:	20003798 	.word	0x20003798

080046c4 <_sbrk_r>:
 80046c4:	b538      	push	{r3, r4, r5, lr}
 80046c6:	2300      	movs	r3, #0
 80046c8:	4c05      	ldr	r4, [pc, #20]	; (80046e0 <_sbrk_r+0x1c>)
 80046ca:	4605      	mov	r5, r0
 80046cc:	4608      	mov	r0, r1
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	f000 f932 	bl	8004938 <_sbrk>
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d102      	bne.n	80046de <_sbrk_r+0x1a>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	b103      	cbz	r3, 80046de <_sbrk_r+0x1a>
 80046dc:	602b      	str	r3, [r5, #0]
 80046de:	bd38      	pop	{r3, r4, r5, pc}
 80046e0:	200037e4 	.word	0x200037e4

080046e4 <_raise_r>:
 80046e4:	291f      	cmp	r1, #31
 80046e6:	b538      	push	{r3, r4, r5, lr}
 80046e8:	4604      	mov	r4, r0
 80046ea:	460d      	mov	r5, r1
 80046ec:	d904      	bls.n	80046f8 <_raise_r+0x14>
 80046ee:	2316      	movs	r3, #22
 80046f0:	6003      	str	r3, [r0, #0]
 80046f2:	f04f 30ff 	mov.w	r0, #4294967295
 80046f6:	bd38      	pop	{r3, r4, r5, pc}
 80046f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80046fa:	b112      	cbz	r2, 8004702 <_raise_r+0x1e>
 80046fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004700:	b94b      	cbnz	r3, 8004716 <_raise_r+0x32>
 8004702:	4620      	mov	r0, r4
 8004704:	f000 f830 	bl	8004768 <_getpid_r>
 8004708:	462a      	mov	r2, r5
 800470a:	4601      	mov	r1, r0
 800470c:	4620      	mov	r0, r4
 800470e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004712:	f000 b817 	b.w	8004744 <_kill_r>
 8004716:	2b01      	cmp	r3, #1
 8004718:	d00a      	beq.n	8004730 <_raise_r+0x4c>
 800471a:	1c59      	adds	r1, r3, #1
 800471c:	d103      	bne.n	8004726 <_raise_r+0x42>
 800471e:	2316      	movs	r3, #22
 8004720:	6003      	str	r3, [r0, #0]
 8004722:	2001      	movs	r0, #1
 8004724:	e7e7      	b.n	80046f6 <_raise_r+0x12>
 8004726:	2400      	movs	r4, #0
 8004728:	4628      	mov	r0, r5
 800472a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800472e:	4798      	blx	r3
 8004730:	2000      	movs	r0, #0
 8004732:	e7e0      	b.n	80046f6 <_raise_r+0x12>

08004734 <raise>:
 8004734:	4b02      	ldr	r3, [pc, #8]	; (8004740 <raise+0xc>)
 8004736:	4601      	mov	r1, r0
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	f7ff bfd3 	b.w	80046e4 <_raise_r>
 800473e:	bf00      	nop
 8004740:	2000000c 	.word	0x2000000c

08004744 <_kill_r>:
 8004744:	b538      	push	{r3, r4, r5, lr}
 8004746:	2300      	movs	r3, #0
 8004748:	4c06      	ldr	r4, [pc, #24]	; (8004764 <_kill_r+0x20>)
 800474a:	4605      	mov	r5, r0
 800474c:	4608      	mov	r0, r1
 800474e:	4611      	mov	r1, r2
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	f000 f8d9 	bl	8004908 <_kill>
 8004756:	1c43      	adds	r3, r0, #1
 8004758:	d102      	bne.n	8004760 <_kill_r+0x1c>
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	b103      	cbz	r3, 8004760 <_kill_r+0x1c>
 800475e:	602b      	str	r3, [r5, #0]
 8004760:	bd38      	pop	{r3, r4, r5, pc}
 8004762:	bf00      	nop
 8004764:	200037e4 	.word	0x200037e4

08004768 <_getpid_r>:
 8004768:	f000 b8be 	b.w	80048e8 <_getpid>

0800476c <__sread>:
 800476c:	b510      	push	{r4, lr}
 800476e:	460c      	mov	r4, r1
 8004770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004774:	f000 f896 	bl	80048a4 <_read_r>
 8004778:	2800      	cmp	r0, #0
 800477a:	bfab      	itete	ge
 800477c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800477e:	89a3      	ldrhlt	r3, [r4, #12]
 8004780:	181b      	addge	r3, r3, r0
 8004782:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004786:	bfac      	ite	ge
 8004788:	6563      	strge	r3, [r4, #84]	; 0x54
 800478a:	81a3      	strhlt	r3, [r4, #12]
 800478c:	bd10      	pop	{r4, pc}

0800478e <__swrite>:
 800478e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004792:	461f      	mov	r7, r3
 8004794:	898b      	ldrh	r3, [r1, #12]
 8004796:	4605      	mov	r5, r0
 8004798:	05db      	lsls	r3, r3, #23
 800479a:	460c      	mov	r4, r1
 800479c:	4616      	mov	r6, r2
 800479e:	d505      	bpl.n	80047ac <__swrite+0x1e>
 80047a0:	2302      	movs	r3, #2
 80047a2:	2200      	movs	r2, #0
 80047a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047a8:	f000 f868 	bl	800487c <_lseek_r>
 80047ac:	89a3      	ldrh	r3, [r4, #12]
 80047ae:	4632      	mov	r2, r6
 80047b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047b4:	81a3      	strh	r3, [r4, #12]
 80047b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ba:	463b      	mov	r3, r7
 80047bc:	4628      	mov	r0, r5
 80047be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047c2:	f000 b817 	b.w	80047f4 <_write_r>

080047c6 <__sseek>:
 80047c6:	b510      	push	{r4, lr}
 80047c8:	460c      	mov	r4, r1
 80047ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ce:	f000 f855 	bl	800487c <_lseek_r>
 80047d2:	1c43      	adds	r3, r0, #1
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	bf15      	itete	ne
 80047d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80047da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047e2:	81a3      	strheq	r3, [r4, #12]
 80047e4:	bf18      	it	ne
 80047e6:	81a3      	strhne	r3, [r4, #12]
 80047e8:	bd10      	pop	{r4, pc}

080047ea <__sclose>:
 80047ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ee:	f000 b813 	b.w	8004818 <_close_r>
	...

080047f4 <_write_r>:
 80047f4:	b538      	push	{r3, r4, r5, lr}
 80047f6:	4605      	mov	r5, r0
 80047f8:	4608      	mov	r0, r1
 80047fa:	4611      	mov	r1, r2
 80047fc:	2200      	movs	r2, #0
 80047fe:	4c05      	ldr	r4, [pc, #20]	; (8004814 <_write_r+0x20>)
 8004800:	6022      	str	r2, [r4, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	f000 f8a6 	bl	8004954 <_write>
 8004808:	1c43      	adds	r3, r0, #1
 800480a:	d102      	bne.n	8004812 <_write_r+0x1e>
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	b103      	cbz	r3, 8004812 <_write_r+0x1e>
 8004810:	602b      	str	r3, [r5, #0]
 8004812:	bd38      	pop	{r3, r4, r5, pc}
 8004814:	200037e4 	.word	0x200037e4

08004818 <_close_r>:
 8004818:	b538      	push	{r3, r4, r5, lr}
 800481a:	2300      	movs	r3, #0
 800481c:	4c05      	ldr	r4, [pc, #20]	; (8004834 <_close_r+0x1c>)
 800481e:	4605      	mov	r5, r0
 8004820:	4608      	mov	r0, r1
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	f000 f850 	bl	80048c8 <_close>
 8004828:	1c43      	adds	r3, r0, #1
 800482a:	d102      	bne.n	8004832 <_close_r+0x1a>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	b103      	cbz	r3, 8004832 <_close_r+0x1a>
 8004830:	602b      	str	r3, [r5, #0]
 8004832:	bd38      	pop	{r3, r4, r5, pc}
 8004834:	200037e4 	.word	0x200037e4

08004838 <_fstat_r>:
 8004838:	b538      	push	{r3, r4, r5, lr}
 800483a:	2300      	movs	r3, #0
 800483c:	4c06      	ldr	r4, [pc, #24]	; (8004858 <_fstat_r+0x20>)
 800483e:	4605      	mov	r5, r0
 8004840:	4608      	mov	r0, r1
 8004842:	4611      	mov	r1, r2
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	f000 f847 	bl	80048d8 <_fstat>
 800484a:	1c43      	adds	r3, r0, #1
 800484c:	d102      	bne.n	8004854 <_fstat_r+0x1c>
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	b103      	cbz	r3, 8004854 <_fstat_r+0x1c>
 8004852:	602b      	str	r3, [r5, #0]
 8004854:	bd38      	pop	{r3, r4, r5, pc}
 8004856:	bf00      	nop
 8004858:	200037e4 	.word	0x200037e4

0800485c <_isatty_r>:
 800485c:	b538      	push	{r3, r4, r5, lr}
 800485e:	2300      	movs	r3, #0
 8004860:	4c05      	ldr	r4, [pc, #20]	; (8004878 <_isatty_r+0x1c>)
 8004862:	4605      	mov	r5, r0
 8004864:	4608      	mov	r0, r1
 8004866:	6023      	str	r3, [r4, #0]
 8004868:	f000 f846 	bl	80048f8 <_isatty>
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	d102      	bne.n	8004876 <_isatty_r+0x1a>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	b103      	cbz	r3, 8004876 <_isatty_r+0x1a>
 8004874:	602b      	str	r3, [r5, #0]
 8004876:	bd38      	pop	{r3, r4, r5, pc}
 8004878:	200037e4 	.word	0x200037e4

0800487c <_lseek_r>:
 800487c:	b538      	push	{r3, r4, r5, lr}
 800487e:	4605      	mov	r5, r0
 8004880:	4608      	mov	r0, r1
 8004882:	4611      	mov	r1, r2
 8004884:	2200      	movs	r2, #0
 8004886:	4c05      	ldr	r4, [pc, #20]	; (800489c <_lseek_r+0x20>)
 8004888:	6022      	str	r2, [r4, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	f000 f844 	bl	8004918 <_lseek>
 8004890:	1c43      	adds	r3, r0, #1
 8004892:	d102      	bne.n	800489a <_lseek_r+0x1e>
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	b103      	cbz	r3, 800489a <_lseek_r+0x1e>
 8004898:	602b      	str	r3, [r5, #0]
 800489a:	bd38      	pop	{r3, r4, r5, pc}
 800489c:	200037e4 	.word	0x200037e4

080048a0 <__malloc_lock>:
 80048a0:	4770      	bx	lr

080048a2 <__malloc_unlock>:
 80048a2:	4770      	bx	lr

080048a4 <_read_r>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	4605      	mov	r5, r0
 80048a8:	4608      	mov	r0, r1
 80048aa:	4611      	mov	r1, r2
 80048ac:	2200      	movs	r2, #0
 80048ae:	4c05      	ldr	r4, [pc, #20]	; (80048c4 <_read_r+0x20>)
 80048b0:	6022      	str	r2, [r4, #0]
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 f838 	bl	8004928 <_read>
 80048b8:	1c43      	adds	r3, r0, #1
 80048ba:	d102      	bne.n	80048c2 <_read_r+0x1e>
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	b103      	cbz	r3, 80048c2 <_read_r+0x1e>
 80048c0:	602b      	str	r3, [r5, #0]
 80048c2:	bd38      	pop	{r3, r4, r5, pc}
 80048c4:	200037e4 	.word	0x200037e4

080048c8 <_close>:
 80048c8:	2258      	movs	r2, #88	; 0x58
 80048ca:	4b02      	ldr	r3, [pc, #8]	; (80048d4 <_close+0xc>)
 80048cc:	f04f 30ff 	mov.w	r0, #4294967295
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	4770      	bx	lr
 80048d4:	200037e4 	.word	0x200037e4

080048d8 <_fstat>:
 80048d8:	2258      	movs	r2, #88	; 0x58
 80048da:	4b02      	ldr	r3, [pc, #8]	; (80048e4 <_fstat+0xc>)
 80048dc:	f04f 30ff 	mov.w	r0, #4294967295
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	4770      	bx	lr
 80048e4:	200037e4 	.word	0x200037e4

080048e8 <_getpid>:
 80048e8:	2258      	movs	r2, #88	; 0x58
 80048ea:	4b02      	ldr	r3, [pc, #8]	; (80048f4 <_getpid+0xc>)
 80048ec:	f04f 30ff 	mov.w	r0, #4294967295
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	4770      	bx	lr
 80048f4:	200037e4 	.word	0x200037e4

080048f8 <_isatty>:
 80048f8:	2258      	movs	r2, #88	; 0x58
 80048fa:	4b02      	ldr	r3, [pc, #8]	; (8004904 <_isatty+0xc>)
 80048fc:	2000      	movs	r0, #0
 80048fe:	601a      	str	r2, [r3, #0]
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	200037e4 	.word	0x200037e4

08004908 <_kill>:
 8004908:	2258      	movs	r2, #88	; 0x58
 800490a:	4b02      	ldr	r3, [pc, #8]	; (8004914 <_kill+0xc>)
 800490c:	f04f 30ff 	mov.w	r0, #4294967295
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	4770      	bx	lr
 8004914:	200037e4 	.word	0x200037e4

08004918 <_lseek>:
 8004918:	2258      	movs	r2, #88	; 0x58
 800491a:	4b02      	ldr	r3, [pc, #8]	; (8004924 <_lseek+0xc>)
 800491c:	f04f 30ff 	mov.w	r0, #4294967295
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	4770      	bx	lr
 8004924:	200037e4 	.word	0x200037e4

08004928 <_read>:
 8004928:	2258      	movs	r2, #88	; 0x58
 800492a:	4b02      	ldr	r3, [pc, #8]	; (8004934 <_read+0xc>)
 800492c:	f04f 30ff 	mov.w	r0, #4294967295
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	4770      	bx	lr
 8004934:	200037e4 	.word	0x200037e4

08004938 <_sbrk>:
 8004938:	4b04      	ldr	r3, [pc, #16]	; (800494c <_sbrk+0x14>)
 800493a:	4602      	mov	r2, r0
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	b909      	cbnz	r1, 8004944 <_sbrk+0xc>
 8004940:	4903      	ldr	r1, [pc, #12]	; (8004950 <_sbrk+0x18>)
 8004942:	6019      	str	r1, [r3, #0]
 8004944:	6818      	ldr	r0, [r3, #0]
 8004946:	4402      	add	r2, r0
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	4770      	bx	lr
 800494c:	2000379c 	.word	0x2000379c
 8004950:	200037e8 	.word	0x200037e8

08004954 <_write>:
 8004954:	2258      	movs	r2, #88	; 0x58
 8004956:	4b02      	ldr	r3, [pc, #8]	; (8004960 <_write+0xc>)
 8004958:	f04f 30ff 	mov.w	r0, #4294967295
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	4770      	bx	lr
 8004960:	200037e4 	.word	0x200037e4

08004964 <_exit>:
 8004964:	e7fe      	b.n	8004964 <_exit>
	...

08004968 <_init>:
 8004968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496a:	bf00      	nop
 800496c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496e:	bc08      	pop	{r3}
 8004970:	469e      	mov	lr, r3
 8004972:	4770      	bx	lr

08004974 <_fini>:
 8004974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004976:	bf00      	nop
 8004978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497a:	bc08      	pop	{r3}
 800497c:	469e      	mov	lr, r3
 800497e:	4770      	bx	lr
