 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 22:15:21 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          754
Number of nets:                          2596
Number of cells:                         1822
Number of combinational cells:           1430
Number of sequential cells:               354
Number of macros/black boxes:               0
Number of buf/inv:                        246
Number of references:                      16

Combinational area:              13497.925938
Buf/Inv area:                      944.890120
Noncombinational area:            8844.077091
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22342.003029
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------
SYS_TOP                           22342.0030    100.0     29.4175     0.0000  0.0000  SYS_TOP
ALU_U0                             5551.6706     24.8   1023.7290   440.0858  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16
ALU_U0/add_43                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0
ALU_U0/div_52                      1434.3973      6.4   1434.3973     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0
ALU_U0/mult_49                     2155.7144      9.6   1914.4909     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0
ALU_U0/mult_49/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1
ALU_U0/sub_46                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0
CLKDIV_MUX_U0                        74.1321      0.3     74.1321     0.0000  0.0000  CLKDIV_MUX_WIDTH4
CLK_GATE_U0                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
Clk_Div_U0                          740.1443      3.3    441.2625   207.0992  0.0000  Clk_Div_0
Clk_Div_U0/add_44                    91.7826      0.4     91.7826     0.0000  0.0000  Clk_Div_0_DW01_inc_0
Clk_Div_U1                          740.1443      3.3    441.2625   207.0992  0.0000  Clk_Div_1
Clk_Div_U1/add_44                    91.7826      0.4     91.7826     0.0000  0.0000  Clk_Div_1_DW01_inc_0
DATA_SYNC_U0                        395.3712      1.8     84.7224   310.6488  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
FIFO_U0                            4080.7956     18.3     12.9437     0.0000  0.0000  FIFO_DATA_WIDTH8
FIFO_U0/DF_SYNC_U0                  207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_0
FIFO_U0/DF_SYNC_U1                  207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_1
FIFO_U0/FIFO_MEM_CNTRL_U0          2875.8548     12.9   1219.0612  1656.7936  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8
FIFO_U0/FIFO_RD_U0                  387.1343      1.7    204.7458   182.3885  0.0000  FIFO_RD
FIFO_U0/FIFO_WR_U0                  390.6644      1.7    209.4526   181.2118  0.0000  FIFO_WR
PULSE_GEN_U0                         57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN
RST_SYNC_U0                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
RST_SYNC_U1                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
RegFile_U0                         6081.1856     27.2   2534.6119  3546.5738  0.0000  RegFile_WIDTH8_DEPTH16_ADDR4
SYS_CTRL_U0                         987.2513      4.4    780.1521   207.0992  0.0000  SYS_CTRL
UART_U0                            3460.6747     15.5      7.0602     0.0000  0.0000  UART
UART_U0/U0_UART_RX                 2220.4329      9.9      7.0602     0.0000  0.0000  UART_RX
UART_U0/U0_UART_RX/FSM_u0           475.3868      2.1    397.7246    77.6622  0.0000  UART_RX_FSM
UART_U0/U0_UART_RX/data_sampling_u0
                                    543.6354      2.4    440.0858   103.5496  0.0000  data_sampling
UART_U0/U0_UART_RX/desarilzer_u0    390.6644      1.7    183.5652   207.0992  0.0000  desarilzer
UART_U0/U0_UART_RX/edge_bit_counter_u0
                                    668.3656      3.0    409.4916   258.8740  0.0000  edge_bit_counter
UART_U0/U0_UART_RX/parity_check_u0
                                    114.1399      0.5    114.1399     0.0000  0.0000  parity_check
UART_U0/U0_UART_RX/start_check_u0     5.8835      0.0      5.8835     0.0000  0.0000  start_check
UART_U0/U0_UART_RX/stop_check_u0     15.2971      0.1     15.2971     0.0000  0.0000  stop_check
UART_U0/U0_UART_TX                 1233.1816      5.5      7.0602     0.0000  0.0000  UART_TX
UART_U0/U0_UART_TX/MUX               36.4777      0.2     36.4777     0.0000  0.0000  MUX_4x1
UART_U0/U0_UART_TX/PAR_calc         431.8489      1.9    198.8623   232.9866  0.0000  Parity_Calc
UART_U0/U0_UART_TX/Serializer       582.4665      2.6    244.7536   337.7129  0.0000  serializer
UART_U0/U0_UART_TX/fsm              175.3283      0.8     97.6661    77.6622  0.0000  UART_TX_FSM
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------
Total                                                  13497.9259  8844.0771  0.0000

1
