{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 16:46:18 2016 " "Info: Processing started: Mon Feb 08 16:46:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_aff -c reg_aff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_aff -c reg_aff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg\[1\] ai\[1\] clk -0.148 ns register " "Info: tsu for register \"reg\[1\]\" (data pin = \"ai\[1\]\", clock pin = \"clk\") is -0.148 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.457 ns + Longest pin register " "Info: + Longest pin to register delay is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns ai\[1\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'ai\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ai[1] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.545 ns) 3.361 ns mux_out~1 2 COMB LCCOMB_X23_Y11_N10 2 " "Info: 2: + IC(1.790 ns) + CELL(0.545 ns) = 3.361 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'mux_out~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { ai[1] mux_out~1 } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.457 ns reg\[1\] 3 REG LCFF_X23_Y11_N11 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.457 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 7; REG Node = 'reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mux_out~1 reg[1] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 48.22 % ) " "Info: Total cell delay = 1.667 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.790 ns ( 51.78 % ) " "Info: Total interconnect delay = 1.790 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { ai[1] mux_out~1 reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { ai[1] {} ai[1]~combout {} mux_out~1 {} reg[1] {} } { 0.000ns 0.000ns 1.790ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.567 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.602 ns) 3.567 ns reg\[1\] 2 REG LCFF_X23_Y11_N11 7 " "Info: 2: + IC(2.091 ns) + CELL(0.602 ns) = 3.567 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 7; REG Node = 'reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk reg[1] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 41.38 % ) " "Info: Total cell delay = 1.476 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 58.62 % ) " "Info: Total interconnect delay = 2.091 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[1] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { ai[1] mux_out~1 reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { ai[1] {} ai[1]~combout {} mux_out~1 {} reg[1] {} } { 0.000ns 0.000ns 1.790ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[1] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk g reg\[1\] 11.108 ns register " "Info: tco from clock \"clk\" to destination pin \"g\" through register \"reg\[1\]\" is 11.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.567 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.602 ns) 3.567 ns reg\[1\] 2 REG LCFF_X23_Y11_N11 7 " "Info: 2: + IC(2.091 ns) + CELL(0.602 ns) = 3.567 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 7; REG Node = 'reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk reg[1] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 41.38 % ) " "Info: Total cell delay = 1.476 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 58.62 % ) " "Info: Total interconnect delay = 2.091 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[1] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.264 ns + Longest register pin " "Info: + Longest register to pin delay is 7.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[1\] 1 REG LCFF_X23_Y11_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N11; Fanout = 7; REG Node = 'reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[1] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.521 ns) 1.167 ns bin2seven:u1\|Mux6~0 2 COMB LCCOMB_X23_Y11_N28 1 " "Info: 2: + IC(0.646 ns) + CELL(0.521 ns) = 1.167 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 1; COMB Node = 'bin2seven:u1\|Mux6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { reg[1] bin2seven:u1|Mux6~0 } "NODE_NAME" } } { "bin2seven.vhd" "" { Text "U:/Exercice5_VHDL/bin2seven.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.247 ns) + CELL(2.850 ns) 7.264 ns g 3 PIN PIN_E2 0 " "Info: 3: + IC(3.247 ns) + CELL(2.850 ns) = 7.264 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'g'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { bin2seven:u1|Mux6~0 g } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.371 ns ( 46.41 % ) " "Info: Total cell delay = 3.371 ns ( 46.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 53.59 % ) " "Info: Total interconnect delay = 3.893 ns ( 53.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { reg[1] bin2seven:u1|Mux6~0 g } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { reg[1] {} bin2seven:u1|Mux6~0 {} g {} } { 0.000ns 0.646ns 3.247ns } { 0.000ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[1] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { reg[1] bin2seven:u1|Mux6~0 g } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { reg[1] {} bin2seven:u1|Mux6~0 {} g {} } { 0.000ns 0.646ns 3.247ns } { 0.000ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "canal bin\[2\] 9.086 ns Longest " "Info: Longest tpd from source pin \"canal\" to destination pin \"bin\[2\]\" is 9.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns canal 1 PIN PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; PIN Node = 'canal'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.319 ns) 3.069 ns mux_out~2 2 COMB LCCOMB_X23_Y11_N20 2 " "Info: 2: + IC(1.724 ns) + CELL(0.319 ns) = 3.069 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'mux_out~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { canal mux_out~2 } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.177 ns) + CELL(2.840 ns) 9.086 ns bin\[2\] 3 PIN PIN_U19 0 " "Info: 3: + IC(3.177 ns) + CELL(2.840 ns) = 9.086 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'bin\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { mux_out~2 bin[2] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.185 ns ( 46.06 % ) " "Info: Total cell delay = 4.185 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 53.94 % ) " "Info: Total interconnect delay = 4.901 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.086 ns" { canal mux_out~2 bin[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.086 ns" { canal {} canal~combout {} mux_out~2 {} bin[2] {} } { 0.000ns 0.000ns 1.724ns 3.177ns } { 0.000ns 1.026ns 0.319ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg\[3\] ai\[3\] clk 1.203 ns register " "Info: th for register \"reg\[3\]\" (data pin = \"ai\[3\]\", clock pin = \"clk\") is 1.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.567 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.602 ns) 3.567 ns reg\[3\] 2 REG LCFF_X23_Y11_N7 7 " "Info: 2: + IC(2.091 ns) + CELL(0.602 ns) = 3.567 ns; Loc. = LCFF_X23_Y11_N7; Fanout = 7; REG Node = 'reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk reg[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 41.38 % ) " "Info: Total cell delay = 1.476 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 58.62 % ) " "Info: Total interconnect delay = 2.091 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[3] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.650 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns ai\[3\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'ai\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ai[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.178 ns) 2.554 ns mux_out~3 2 COMB LCCOMB_X23_Y11_N6 2 " "Info: 2: + IC(1.370 ns) + CELL(0.178 ns) = 2.554 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'mux_out~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ai[3] mux_out~3 } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.650 ns reg\[3\] 3 REG LCFF_X23_Y11_N7 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.650 ns; Loc. = LCFF_X23_Y11_N7; Fanout = 7; REG Node = 'reg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mux_out~3 reg[3] } "NODE_NAME" } } { "reg_aff.vhd" "" { Text "U:/Exercice5_VHDL/reg_aff.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 48.30 % ) " "Info: Total cell delay = 1.280 ns ( 48.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 51.70 % ) " "Info: Total interconnect delay = 1.370 ns ( 51.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ai[3] mux_out~3 reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ai[3] {} ai[3]~combout {} mux_out~3 {} reg[3] {} } { 0.000ns 0.000ns 1.370ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { clk reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.567 ns" { clk {} clk~combout {} reg[3] {} } { 0.000ns 0.000ns 2.091ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ai[3] mux_out~3 reg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ai[3] {} ai[3]~combout {} mux_out~3 {} reg[3] {} } { 0.000ns 0.000ns 1.370ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 16:46:19 2016 " "Info: Processing ended: Mon Feb 08 16:46:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
