Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b4c2d67692f748e39581a442c15026a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifting_register_test_test_behav xil_defaultlib.shifting_register_test_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shifting_register_test
Compiling module xil_defaultlib.cyclic_shifting_register
Compiling module xil_defaultlib.shifting_register_test_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot shifting_register_test_test_behav
