<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=280&section=header&text=Durgesh%20%20Dongre&fontSize=70&animation=fadeIn&fontAlignY=38&desc=M.Tech%20Electrical%20Engineering%20|%20IIT%20Kanpur&descAlignY=58&descSize=25" width="100%"/>
</p>

<p align="center">
  <a href="https://github.com/durgesh1029">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=24&pause=1000&color=36BCF7&center=true&vCenter=true&width=600&lines=VLSI+%26+Digital+IC+Design;Hardware-Software+Co-Design;Federated+Learning+Researcher;RTL+Verification+Expert" alt="Typing SVG" />
  </a>
</p>

---

### ğŸ’« About Me & Research Focus

I am an M.Tech student at **IIT Kanpur** specializing in the intersection of hardware efficiency and intelligent algorithms. My research and projects emphasize **Hardware-Software Co-Design**, specifically optimizing AI workloads for resource-constrained hardware.

- ğŸ”¬ **M.Tech Thesis:** Developing communication-efficient **Fed-Cyclic** and **Fed-Star** algorithms. I focus on optimizing on-device model aggregation to reduce **SoC-level bandwidth requirements** and power consumption.
- ğŸŒ± **Growth Path:** Mastering **Universal Verification Methodology (UVM)**, **Static Timing Analysis (STA)**, and Advanced **SystemVerilog** for robust RTL verification.
- ğŸ« **Academic:** Pursuing M.Tech in Electrical Engineering at **IIT Kanpur**.
- âœ‰ï¸ **Gmail:** [durgesh24@iitk.ac.in](mailto:durgesh24@iitk.ac.in) | [durgeshdon121@gmail.com](mailto:durgeshdon121@gmail.com)

---

<h2 align="center">ğŸ› ï¸ Technical Toolbox</h2>

**Languages:** Verilog HDL, SystemVerilog, C, Python, MATLAB, PLC Programming, LaTeX.  
**Software & Tools:** Cadence Virtuoso (GPDK 180nm), Xilinx Vivado, ModelSim, MATPOWER, Simulink, Arduino, VS Code, Git/GitHub.

---

<h2 align="center">ğŸš€ Key Projects</h2>

### ğŸ”Œ Digital Logic & VLSI (Hardware Focused)

<details open>
<summary><b>View Details</b></summary>
<br>

- **Synchronous 3-bit Up-Down Counter:** Designed using JK Flip-Flops; verified excitation logic and circuit timing via Verilog testbenches.
- **CMOS Inverter Design (GPDK 180nm):** Performed DC/AC analysis using **Cadence Virtuoso** to optimize switching characteristics and minimize delays.
- **Hierarchical 16:1 Multiplexer:** Structural modeling in Verilog by instantiating 2:1 MUX modules into multi-stage architectures.
- **Digital Logic Gate Simulator:** Developed a C-based simulator for AND, OR, and XOR gates to verify Boolean functional accuracy.

</details>

### ğŸ§  AI, ML & Data Science (Software Focused)

<details>
<summary><b>View Details</b></summary>
<br>

- **Deepfake Detection (ISTVT):** Developed an attention-based Video Transformer achieving **90% accuracy** on the FaceForensics++ dataset.
- **Sentiment Analysis (Russia-Ukraine Conflict):** Analyzed **0.7M tweets** using RoBERTa and SVC to achieve **86.7% accuracy**.
- **Teaching Assistant:** Currently serving as a TA for **Computer Vision and Deep Learning (EE655)**.

</details>

### âš¡ Power Systems & Energy

<details>
<summary><b>View Details</b></summary>
<br>

- **IEEE 9-Bus System Optimization:** Framework using **MATPOWER** to maximize PV penetration and minimize grid losses.
- **Thermoelectric Generator (TEG):** Hardware prototype with a Boost Converter harvesting waste heat for **5W LED** power generation.

</details>

---

<h2 align="center">ğŸ“Š Activity & Performance</h2>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=durgesh1029&show_icons=true&theme=radical&hide_border=false" width="48%"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=durgesh1029&theme=radical&hide_border=false" width="48%"/>
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=durgesh1029&layout=compact&theme=radical&hide_border=false" width="50%"/>
</p>

---

<h2 align="center">ğŸ¤ Let's Connect</h2>

<p align="center">
  <a href="https://www.linkedin.com/in/durgesh-dongre">
    <img src="https://img.shields.io/static/v1?style=for-the-badge&message=LinkedIn&color=0077B5&logo=LinkedIn&logoColor=FFFFFF&label=" alt="LinkedIn"/>
  </a>
  <a href="mailto:durgesh24@iitk.ac.in">
    <img src="https://img.shields.io/static/v1?style=for-the-badge&message=Email&color=D14836&logo=Gmail&logoColor=FFFFFF&label=" alt="Email"/>
  </a>
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=durgesh1029&color=blueviolet&style=flat-square&label=VISITOR+COUNT" alt="Views"/>
</p>
