

================================================================
== Vitis HLS Report for 'fpadd503_58_60'
================================================================
* Date:           Tue May 20 14:30:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57|  0.570 us|  0.570 us|   57|   57|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_58_60_Pipeline_VITIS_LOOP_23_1_fu_36  |fpadd503_58_60_Pipeline_VITIS_LOOP_23_1  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_58_60_Pipeline_VITIS_LOOP_28_2_fu_48  |fpadd503_58_60_Pipeline_VITIS_LOOP_28_2  |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_58_60_Pipeline_VITIS_LOOP_34_3_fu_61  |fpadd503_58_60_Pipeline_VITIS_LOOP_34_3  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_1_offset"   --->   Operation 7 'read' 'c_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_0_offset"   --->   Operation 8 'read' 'c_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%carry_loc = alloca i32 1"   --->   Operation 9 'alloca' 'carry_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.32ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_23_1, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_23_1, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 12 [2/2] (2.32ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1, i1 %carry_loc, i64 %p503x2_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1, i1 %carry_loc, i64 %p503x2_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%carry_loc_load = load i1 %carry_loc"   --->   Operation 14 'load' 'carry_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [2/2] (2.32ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_34_3, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1, i1 %carry_loc_load, i64 %p503x2_1"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.58.60_Pipeline_VITIS_LOOP_34_3, i1 %c_0_offset_read, i64 %c_0, i1 %c_1_offset_read, i64 %c_1, i1 %carry_loc_load, i64 %p503x2_1"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/generic/fp_generic.c:37]   --->   Operation 17 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_1_offset_read (read  ) [ 0011111]
c_0_offset_read (read  ) [ 0011111]
carry_loc       (alloca) [ 0011110]
call_ln0        (call  ) [ 0000000]
call_ln0        (call  ) [ 0000000]
carry_loc_load  (load  ) [ 0000001]
call_ln0        (call  ) [ 0000000]
ret_ln37        (ret   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p503x2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.58.60_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.58.60_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.58.60_Pipeline_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="carry_loc_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_loc/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="c_1_offset_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_offset_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="c_0_offset_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_offset_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_fpadd503_58_60_Pipeline_VITIS_LOOP_23_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="64" slack="0"/>
<pin id="40" dir="0" index="3" bw="1" slack="0"/>
<pin id="41" dir="0" index="4" bw="64" slack="0"/>
<pin id="42" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fpadd503_58_60_Pipeline_VITIS_LOOP_28_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="2"/>
<pin id="51" dir="0" index="2" bw="64" slack="0"/>
<pin id="52" dir="0" index="3" bw="1" slack="2"/>
<pin id="53" dir="0" index="4" bw="64" slack="0"/>
<pin id="54" dir="0" index="5" bw="1" slack="2"/>
<pin id="55" dir="0" index="6" bw="64" slack="0"/>
<pin id="56" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fpadd503_58_60_Pipeline_VITIS_LOOP_34_3_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="4"/>
<pin id="64" dir="0" index="2" bw="64" slack="0"/>
<pin id="65" dir="0" index="3" bw="1" slack="4"/>
<pin id="66" dir="0" index="4" bw="64" slack="0"/>
<pin id="67" dir="0" index="5" bw="1" slack="0"/>
<pin id="68" dir="0" index="6" bw="64" slack="0"/>
<pin id="69" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="carry_loc_load_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="4"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_loc_load/5 "/>
</bind>
</comp>

<comp id="78" class="1005" name="c_1_offset_read_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_1_offset_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="c_0_offset_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_0_offset_read "/>
</bind>
</comp>

<comp id="92" class="1005" name="carry_loc_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="2"/>
<pin id="94" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="46"><net_src comp="24" pin="2"/><net_sink comp="36" pin=3"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="61" pin=4"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="61" pin=6"/></net>

<net id="77"><net_src comp="74" pin="1"/><net_sink comp="61" pin=5"/></net>

<net id="81"><net_src comp="24" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="48" pin=3"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="88"><net_src comp="30" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="95"><net_src comp="20" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="48" pin=5"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {1 2 3 4 5 6 }
	Port: c_1 | {1 2 3 4 5 6 }
 - Input state : 
	Port: fpadd503.58.60 : c_0 | {1 2 3 4 5 6 }
	Port: fpadd503.58.60 : c_0_offset | {1 }
	Port: fpadd503.58.60 : c_1 | {1 2 3 4 5 6 }
	Port: fpadd503.58.60 : c_1_offset | {1 }
	Port: fpadd503.58.60 : p503x2_1 | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          | grp_fpadd503_58_60_Pipeline_VITIS_LOOP_23_1_fu_36 |  3.176  |   210   |   636   |
|   call   | grp_fpadd503_58_60_Pipeline_VITIS_LOOP_28_2_fu_48 |  6.352  |   150   |   665   |
|          | grp_fpadd503_58_60_Pipeline_VITIS_LOOP_34_3_fu_61 |  4.764  |   341   |   711   |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |             c_1_offset_read_read_fu_24            |    0    |    0    |    0    |
|          |             c_0_offset_read_read_fu_30            |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  14.292 |   701   |   2012  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|c_0_offset_read_reg_85|    1   |
|c_1_offset_read_reg_78|    1   |
|   carry_loc_reg_92   |    1   |
+----------------------+--------+
|         Total        |    3   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fpadd503_58_60_Pipeline_VITIS_LOOP_23_1_fu_36 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpadd503_58_60_Pipeline_VITIS_LOOP_23_1_fu_36 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |    4   ||  3.176  ||    0    ||    18   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |   701  |  2012  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   704  |  2030  |
+-----------+--------+--------+--------+
