// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_dct_1d2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_address0,
        src_ce0,
        src_q0,
        tmp_2,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        tmp_21
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_st4_fsm_3 = 5'b1000;
parameter    ap_ST_st5_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] src_address0;
output   src_ce0;
input  [15:0] src_q0;
input  [3:0] tmp_2;
output  [5:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [15:0] dst_d0;
input  [3:0] tmp_21;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_ce0;
reg dst_ce0;
reg dst_we0;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
wire   [5:0] dct_coeff_table_address0;
reg    dct_coeff_table_ce0;
wire   [14:0] dct_coeff_table_q0;
wire   [7:0] tmp_18_cast_fu_137_p1;
reg   [7:0] tmp_18_cast_reg_262;
wire   [7:0] tmp_20_cast_fu_149_p1;
reg   [7:0] tmp_20_cast_reg_267;
wire   [3:0] k_1_fu_159_p2;
reg   [3:0] k_1_reg_275;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_64;
reg   [5:0] dst_addr_reg_280;
wire   [0:0] exitcond1_fu_153_p2;
wire   [7:0] tmp_24_cast_fu_187_p1;
reg   [7:0] tmp_24_cast_reg_285;
wire   [3:0] n_1_fu_197_p2;
reg   [3:0] n_1_reg_293;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_81;
wire   [0:0] exitcond_fu_191_p2;
reg  signed [14:0] dct_coeff_table_load_reg_308;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_96;
reg  signed [15:0] src_load_reg_313;
wire  signed [31:0] grp_fu_254_p3;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_106;
reg   [3:0] k_reg_95;
reg   [3:0] n_reg_106;
reg   [31:0] tmp1_reg_117;
wire   [63:0] tmp_22_cast_fu_174_p1;
wire   [63:0] tmp_25_cast_fu_212_p1;
wire   [63:0] tmp_26_cast_fu_222_p1;
wire   [6:0] tmp_6_fu_129_p3;
wire   [6:0] tmp_8_fu_141_p3;
wire   [7:0] tmp_cast_fu_165_p1;
wire   [7:0] tmp_9_fu_169_p2;
wire   [6:0] tmp_10_fu_179_p3;
wire   [7:0] tmp_8_cast_fu_203_p1;
wire   [7:0] tmp_11_fu_207_p2;
wire   [7:0] tmp_12_fu_217_p2;
wire   [28:0] tmp_fu_227_p1;
wire   [28:0] tmp_s_fu_231_p2;
reg   [4:0] ap_NS_fsm;


dct_dct_1d2_dct_coeff_table #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dct_coeff_table_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_address0 ),
    .ce0( dct_coeff_table_ce0 ),
    .q0( dct_coeff_table_q0 )
);

dct_mac_muladd_15s_16s_32ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dct_mac_muladd_15s_16s_32ns_32_1_U1(
    .din0( dct_coeff_table_load_reg_308 ),
    .din1( src_load_reg_313 ),
    .din2( tmp1_reg_117 ),
    .dout( grp_fu_254_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond_fu_191_p2))) begin
        k_reg_95 <= k_1_reg_275;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        k_reg_95 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        n_reg_106 <= n_1_reg_293;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_153_p2 == ap_const_lv1_0))) begin
        n_reg_106 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp1_reg_117 <= grp_fu_254_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_153_p2 == ap_const_lv1_0))) begin
        tmp1_reg_117 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dct_coeff_table_load_reg_308 <= dct_coeff_table_q0;
        src_load_reg_313 <= src_q0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_153_p2 == ap_const_lv1_0))) begin
        dst_addr_reg_280 <= tmp_22_cast_fu_174_p1;
        tmp_24_cast_reg_285[6 : 3] <= tmp_24_cast_fu_187_p1[6 : 3];
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        k_1_reg_275 <= k_1_fu_159_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        n_1_reg_293 <= n_1_fu_197_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_18_cast_reg_262[6 : 3] <= tmp_18_cast_fu_137_p1[6 : 3];
        tmp_20_cast_reg_267[6 : 3] <= tmp_20_cast_fu_149_p1[6 : 3];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_153_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_153_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_153_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_153_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_64) begin
    if (ap_sig_bdd_64) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_81) begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_96) begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_106) begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// dct_coeff_table_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        dct_coeff_table_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_ce0 = ap_const_logic_0;
    end
end

/// dst_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        dst_ce0 = ap_const_logic_1;
    end else begin
        dst_ce0 = ap_const_logic_0;
    end
end

/// dst_we0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or exitcond_fu_191_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond_fu_191_p2))) begin
        dst_we0 = ap_const_logic_1;
    end else begin
        dst_we0 = ap_const_logic_0;
    end
end

/// src_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        src_ce0 = ap_const_logic_1;
    end else begin
        src_ce0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond1_fu_153_p2 or exitcond_fu_191_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_153_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_191_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_106 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_64 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_64 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_96 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign dct_coeff_table_address0 = tmp_26_cast_fu_222_p1;
assign dst_address0 = dst_addr_reg_280;
assign dst_d0 = {{tmp_s_fu_231_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
assign exitcond1_fu_153_p2 = (k_reg_95 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_fu_191_p2 = (n_reg_106 == ap_const_lv4_8? 1'b1: 1'b0);
assign k_1_fu_159_p2 = (k_reg_95 + ap_const_lv4_1);
assign n_1_fu_197_p2 = (n_reg_106 + ap_const_lv4_1);
assign src_address0 = tmp_25_cast_fu_212_p1;
assign tmp_10_fu_179_p3 = {{k_reg_95}, {ap_const_lv3_0}};
assign tmp_11_fu_207_p2 = (tmp_20_cast_reg_267 + tmp_8_cast_fu_203_p1);
assign tmp_12_fu_217_p2 = (tmp_24_cast_reg_285 + tmp_8_cast_fu_203_p1);
assign tmp_18_cast_fu_137_p1 = tmp_6_fu_129_p3;
assign tmp_20_cast_fu_149_p1 = tmp_8_fu_141_p3;
assign tmp_22_cast_fu_174_p1 = tmp_9_fu_169_p2;
assign tmp_24_cast_fu_187_p1 = tmp_10_fu_179_p3;
assign tmp_25_cast_fu_212_p1 = tmp_11_fu_207_p2;
assign tmp_26_cast_fu_222_p1 = tmp_12_fu_217_p2;
assign tmp_6_fu_129_p3 = {{tmp_21}, {ap_const_lv3_0}};
assign tmp_8_cast_fu_203_p1 = n_reg_106;
assign tmp_8_fu_141_p3 = {{tmp_2}, {ap_const_lv3_0}};
assign tmp_9_fu_169_p2 = (tmp_cast_fu_165_p1 + tmp_18_cast_reg_262);
assign tmp_cast_fu_165_p1 = k_reg_95;
assign tmp_fu_227_p1 = tmp1_reg_117[28:0];
assign tmp_s_fu_231_p2 = (ap_const_lv29_1000 + tmp_fu_227_p1);
always @ (posedge ap_clk) begin
    tmp_18_cast_reg_262[2:0] <= 3'b000;
    tmp_18_cast_reg_262[7] <= 1'b0;
    tmp_20_cast_reg_267[2:0] <= 3'b000;
    tmp_20_cast_reg_267[7] <= 1'b0;
    tmp_24_cast_reg_285[2:0] <= 3'b000;
    tmp_24_cast_reg_285[7] <= 1'b0;
end



endmodule //dct_dct_1d2

