
---------- Begin Simulation Statistics ----------
final_tick                               2062115433720                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 646427                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641688                       # Number of bytes of host memory used
host_op_rate                                  1196066                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1589.95                       # Real time elapsed on the host
host_tick_rate                             1296966386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1901689036                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.062115                       # Number of seconds simulated
sim_ticks                                2062115433720                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.967843                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.032157                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199130736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6403359.113995                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              192727376.886005                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        215582369                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1848891315                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  237732525                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          494                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  154763543                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2407                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1414620291                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6192538840                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6192538840                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1112331519                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          556730367                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    175334735                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              21730290                       # Number of float alu accesses
system.cpu1.num_fp_insts                     21730290                       # number of float instructions
system.cpu1.num_fp_register_reads            19908444                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           14036840                       # number of times the floating registers were written
system.cpu1.num_func_calls                   16446915                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1826159272                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1826159272                       # number of integer instructions
system.cpu1.num_int_register_reads         3632267493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1465443469                       # number of times the integer registers were written
system.cpu1.num_load_insts                  237732464                       # Number of load instructions
system.cpu1.num_mem_refs                    392496002                       # number of memory refs
system.cpu1.num_store_insts                 154763538                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             14567543      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1425164457     77.08%     77.87% # Class of executed instruction
system.cpu1.op_class::IntMult                 2365421      0.13%     78.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                  5630131      0.30%     78.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3392193      0.18%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1457411      0.08%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  524728      0.03%     78.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2740097      0.15%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             313781      0.02%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              52090      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::MemRead               233507385     12.63%     91.40% # Class of executed instruction
system.cpu1.op_class::MemWrite              147606644      7.98%     99.38% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            4225079      0.23%     99.61% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7156894      0.39%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1848891315                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  673                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       203971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        670558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     89246829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    178494617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            595                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             352827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20952                       # Transaction distribution
system.membus.trans_dist::CleanEvict           183019                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113760                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        352827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1137145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1137145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1137145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31202496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31202496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31202496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            466587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  466587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              466587                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1081462812                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2495206546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37813815                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37813815                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37813815                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37813815                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84217.850780                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84217.850780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84217.850780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84217.850780                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37514781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37514781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37514781                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37514781                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83551.850780                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83551.850780                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83551.850780                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83551.850780                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37813815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37813815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84217.850780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84217.850780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37514781                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37514781                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83551.850780                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83551.850780                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.326333                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.326333                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29493262881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29493262881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29493262881                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29493262881                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84771.217423                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84771.217423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84771.217423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84771.217423                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          522                       # number of writebacks
system.cpu0.dcache.writebacks::total              522                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29261550825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29261550825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29261550825                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29261550825                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84105.217423                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84105.217423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84105.217423                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84105.217423                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29482494993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29482494993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84802.666378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84802.666378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29250953433                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29250953433                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84136.666378                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84136.666378                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     10767888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10767888                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42062.062500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42062.062500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10597392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10597392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41396.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41396.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1414347261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1414347261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1414347261                       # number of overall hits
system.cpu1.icache.overall_hits::total     1414347261                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       273030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       273030                       # number of overall misses
system.cpu1.icache.overall_misses::total       273030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2839560930                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2839560930                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2839560930                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2839560930                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10400.179211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10400.179211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10400.179211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10400.179211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       272518                       # number of writebacks
system.cpu1.icache.writebacks::total           272518                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       273030                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       273030                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2657722950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2657722950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2657722950                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2657722950                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9734.179211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9734.179211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9734.179211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9734.179211                       # average overall mshr miss latency
system.cpu1.icache.replacements                272518                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2839560930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2839560930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10400.179211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10400.179211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2657722950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2657722950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9734.179211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9734.179211                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986530                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1414620291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5181.189946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986530                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11317235358                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11317235358                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    303869675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       303869675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    303869675                       # number of overall hits
system.cpu1.dcache.overall_hits::total      303869675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     88626393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      88626393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     88626393                       # number of overall misses
system.cpu1.dcache.overall_misses::total     88626393                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 914943421053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 914943421053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 914943421053                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 914943421053                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10323.599890                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10323.599890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10323.599890                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10323.599890                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     59871316                       # number of writebacks
system.cpu1.dcache.writebacks::total         59871316                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     88626393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     88626393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 855918243315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 855918243315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 855918243315                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 855918243315                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  9657.599890                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9657.599890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  9657.599890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9657.599890                       # average overall mshr miss latency
system.cpu1.dcache.replacements              88626385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 670946360688                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 670946360688                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10313.275504                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10313.275504                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 627618683070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 627618683070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9647.275504                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9647.275504                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 243997060365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 243997060365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 10352.096892                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10352.096892                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 228299560245                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 228299560245                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  9686.096892                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9686.096892                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          392496068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         88626393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.428659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3228594937                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3228594937                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              271531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            88509212                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88781201                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             271531                       # number of overall hits
system.l2.overall_hits::.cpu1.data           88509212                       # number of overall hits
system.l2.overall_hits::total                88781201                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            117181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 466587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1499                       # number of overall misses
system.l2.overall_misses::.cpu1.data           117181                       # number of overall misses
system.l2.overall_misses::total                466587                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37059570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28904154579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124441767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9771461091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38837117007                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37059570                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28904154579                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124441767                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9771461091                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38837117007                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          273030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        88626393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             89247788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         273030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       88626393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            89247788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82538.017817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83187.477563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83016.522348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83387.759884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83236.603264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82538.017817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83187.477563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83016.522348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83387.759884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83236.603264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20952                       # number of writebacks
system.l2.writebacks::total                     20952                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       117181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            466587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       117181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           466587                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33994843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26532343236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114213640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8971581898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35652133617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33994843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26532343236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114213640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8971581898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35652133617                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005228                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75712.345212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76361.296145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76193.222148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76561.745488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76410.473539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75712.345212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76361.296145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76193.222148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76561.745488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76410.473539                       # average overall mshr miss latency
system.l2.replacements                         204563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     59871838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         59871838                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     59871838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     59871838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       272536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           272536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         23456177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              23456316                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         113643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9145512                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9469653867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9478799379                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23569820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23570076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.457031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78166.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83328.087669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83322.779351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       113643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8346192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8693925329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8702271521                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71334.974359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76502.075174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76496.760909                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst        271531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37059570                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124441767                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161501337                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       273030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         273479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82538.017817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83016.522348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82906.230493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33994843                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114213640                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148208483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75712.345212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76193.222148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76082.383470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65053035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65053354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          350879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28895009067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    301807224                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29196816291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65056573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65404233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83189.168762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85304.472583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83210.497895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       350879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26523997044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    277656569                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26801653613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76362.989235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78478.397117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76384.319418                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259068.014490                       # Cycle average of tags in use
system.l2.tags.total_refs                   178494614                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    466707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    382.455403                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.602096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      281.812650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    223818.055521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      817.812170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    34107.732053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.853798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988266                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2856380579                       # Number of tag accesses
system.l2.tags.data_accesses               2856380579                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         95936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7499584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29861568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        95936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1340928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1340928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         117181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10783738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            46523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3636840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14481036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        46523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         650268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               650268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         650268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10783738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           46523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3636840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15131304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    117154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.897855199064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1482757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9285694211                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1554577920                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17446761731                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19902.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37394.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  464290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       487450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       487450    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       487450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     367.047994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.078992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7150.991541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         1259     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           11      0.87%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-258047            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              994     78.21%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              277     21.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29859840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1336960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29861568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1340928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2062065611259                       # Total gap between requests
system.mem_ctrls.avgGap                    4229539.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        95936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7497856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1336960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13935.204368341807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10783737.726982867345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 46523.098770922865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3636002.076990458649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648343.918161827023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       117181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16377853                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  12990461291                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55445442                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4384477145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111999674057993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36476.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37387.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36988.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37416.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5345536180.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         379909215.503737                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         670685884.293517                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        639880729.286705                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       24399716.208000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     179003045733.757843                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     45716389270.681389                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     641513924577.039917                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       867948235133.557617                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        420.901867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1958549469904                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  92698900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10867063816                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         380208615.695734                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         671214440.786318                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        639847814.457906                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       24880963.632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     179003045733.757843                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     45720314304.039841                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     641511214909.333618                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       867950726788.488403                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        420.903075                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1958540815685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  92698900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10875718035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2062115433720                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65677712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     59892790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       272536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29286066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        273479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65404233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       818578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    265879171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             267742405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     34915072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   9503853376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9561098368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          204563                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1340928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89452351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89451756    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    595      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89452351                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        99494860545                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       88537766607                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         272757634                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349265932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
