{"vcs1":{"timestamp_begin":1751078017.112872548, "rt":0.32, "ut":0.20, "st":0.08}}
{"vcselab":{"timestamp_begin":1751078017.512751308, "rt":0.21, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1751078017.773624106, "rt":0.09, "ut":0.06, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751078016.806537592}
{"VCS_COMP_START_TIME": 1751078016.806537592}
{"VCS_COMP_END_TIME": 1751078018.119151829}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2900618}}
{"stitch_vcselab": {"peak_mem": 2900658}}
