/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [9:0] _06_;
  reg [11:0] _07_;
  wire [8:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_43z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[0] ? in_data[1] : in_data[63]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? in_data[47] : in_data[42]);
  assign celloutsig_0_4z = !(in_data[65] ? in_data[46] : in_data[63]);
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_4z);
  assign celloutsig_0_72z = !(celloutsig_0_45z[0] ? celloutsig_0_45z[5] : _00_);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? in_data[15] : celloutsig_0_3z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[0] ? celloutsig_1_0z[3] : in_data[110]);
  assign celloutsig_1_2z = !(in_data[188] ? celloutsig_1_1z : celloutsig_1_0z[3]);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z[5] : celloutsig_1_2z);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_0z[4] : celloutsig_1_1z);
  assign celloutsig_1_8z = !(celloutsig_1_5z ? celloutsig_1_3z[8] : celloutsig_1_0z[3]);
  assign celloutsig_1_10z = !(celloutsig_1_7z[1] ? celloutsig_1_7z[1] : celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_5z ? celloutsig_1_4z : celloutsig_1_8z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_12z = !(in_data[45] ? celloutsig_0_3z : celloutsig_0_1z);
  assign celloutsig_0_14z = !(celloutsig_0_4z ? in_data[90] : celloutsig_0_5z[12]);
  assign celloutsig_0_19z = !(celloutsig_0_18z[2] ? celloutsig_0_18z[1] : celloutsig_0_13z[1]);
  assign celloutsig_0_21z = !(_05_ ? _04_ : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_7z ? celloutsig_0_15z[1] : celloutsig_0_15z[0]);
  assign celloutsig_0_23z = !(in_data[78] ? celloutsig_0_22z : celloutsig_0_14z);
  assign celloutsig_0_24z = !(celloutsig_0_13z[1] ? celloutsig_0_19z : celloutsig_0_14z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 12'h000;
    else _07_ <= { celloutsig_0_14z, celloutsig_0_0z, _06_[9:7], _03_, _06_[5:3], _04_, _06_[1], _00_ };
  reg [3:0] _31_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _31_ <= 4'h0;
    else _31_ <= { _07_[10:8], celloutsig_0_6z };
  assign out_data[3:0] = _31_;
  reg [8:0] _32_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _32_ <= 9'h000;
    else _32_ <= celloutsig_0_5z[9:1];
  assign { _08_[8], _05_, _01_, _08_[5:4], _02_, _08_[2:0] } = _32_;
  reg [9:0] _33_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _33_ <= 10'h000;
    else _33_ <= { in_data[25:18], celloutsig_0_1z, celloutsig_0_0z };
  assign { _06_[9:7], _03_, _06_[5:3], _04_, _06_[1], _00_ } = _33_;
  assign celloutsig_0_43z = celloutsig_0_6z ? { in_data[69:65], celloutsig_0_19z } : { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_45z = celloutsig_0_24z ? { _06_[3], _04_, _06_[1], _00_, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_21z } : { celloutsig_0_15z[2:1], celloutsig_0_43z, celloutsig_0_15z };
  assign celloutsig_0_5z = _00_ ? { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, _06_[9:7], _03_, _06_[5:3], _04_, _06_[1], 1'h1 } : in_data[91:79];
  assign celloutsig_1_0z = in_data[168] ? in_data[133:127] : in_data[123:117];
  assign celloutsig_1_3z = in_data[117] ? { in_data[187:181], celloutsig_1_1z, celloutsig_1_1z } : { in_data[137:136], celloutsig_1_0z };
  assign celloutsig_1_6z[3:1] = celloutsig_1_1z ? celloutsig_1_3z[8:6] : celloutsig_1_0z[3:1];
  assign celloutsig_1_7z = celloutsig_1_1z ? { celloutsig_1_6z[3:1], celloutsig_1_2z } : in_data[173:170];
  assign celloutsig_0_8z[19:1] = celloutsig_0_6z ? { celloutsig_0_5z[8:1], celloutsig_0_3z, _06_[9:7], _03_, _06_[5:3], _04_, _06_[1], _00_ } : { celloutsig_0_5z[2:0], celloutsig_0_5z, 1'h0, celloutsig_0_4z, 1'h0 };
  assign celloutsig_1_9z = celloutsig_1_8z ? in_data[136:120] : { celloutsig_1_0z[4:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_10z ? celloutsig_1_6z[3:1] : celloutsig_1_9z[9:7];
  assign celloutsig_0_13z = celloutsig_0_1z ? { celloutsig_0_8z[11:10], celloutsig_0_0z, celloutsig_0_12z } : celloutsig_0_5z[5:2];
  assign celloutsig_0_15z = in_data[58] ? { celloutsig_0_13z[3], celloutsig_0_14z, celloutsig_0_0z } : { in_data[78], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_7z ? celloutsig_0_13z[3:1] : { _04_, _06_[1], _00_ };
  assign { _06_[6], _06_[2], _06_[0] } = { _03_, _04_, _00_ };
  assign { _08_[7:6], _08_[3] } = { _05_, _01_, _02_ };
  assign celloutsig_0_8z[0] = celloutsig_0_7z;
  assign celloutsig_1_6z[0] = celloutsig_1_2z;
  assign { out_data[128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
