/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [11:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[172] | ~(in_data[122]);
  assign celloutsig_1_5z = _00_ | ~(celloutsig_1_1z[5]);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_11z[1:0], celloutsig_0_4z };
  reg [11:0] _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 12'h000;
    else _06_ <= { in_data[158:148], celloutsig_1_0z };
  assign { _02_[11:7], _00_, _02_[5:0] } = _06_;
  assign celloutsig_0_4z = in_data[27:15] == { in_data[13:8], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[85:79], celloutsig_0_2z, celloutsig_0_3z } == { celloutsig_0_2z[3:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z } == { celloutsig_0_2z[4:2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_18z = in_data[53:45] == { celloutsig_0_10z[0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_4z[7:5], celloutsig_1_10z } > celloutsig_1_2z[6:3];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } > { in_data[6:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_6z[3:1] > celloutsig_0_10z[3:1];
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_0z } > { celloutsig_0_2z[2:0], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, _01_ };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z } > celloutsig_0_2z[4:2];
  assign celloutsig_1_6z = { in_data[165:151], celloutsig_1_0z, celloutsig_1_0z } > in_data[134:118];
  assign celloutsig_0_1z = { in_data[64:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < in_data[84:70];
  assign celloutsig_1_18z = { in_data[161:143], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_16z } | { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[90:88], celloutsig_0_4z, celloutsig_0_4z } | in_data[13:9];
  assign celloutsig_1_9z = { celloutsig_1_4z[6:2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z } | { _02_[10:7], _00_, _02_[5:3] };
  assign celloutsig_1_12z = { celloutsig_1_2z[1:0], celloutsig_1_7z, celloutsig_1_2z } | { celloutsig_1_9z[3], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_1_8z = celloutsig_1_7z & celloutsig_1_4z[5];
  assign celloutsig_0_0z = ^ in_data[94:91];
  assign celloutsig_0_13z = ^ { celloutsig_0_11z[10:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, _01_, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_7z = ^ { celloutsig_1_2z[5:4], celloutsig_1_2z };
  assign celloutsig_1_10z = ^ celloutsig_1_1z[5:3];
  assign celloutsig_0_3z = ^ { in_data[29:17], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = ^ celloutsig_1_9z[5:1];
  assign celloutsig_1_14z = ^ celloutsig_1_2z[7:3];
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z } << { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[164:149] << in_data[120:105];
  assign celloutsig_1_4z = { celloutsig_1_2z[7:1], celloutsig_1_0z } << celloutsig_1_1z[13:6];
  assign celloutsig_1_19z = celloutsig_1_9z[4:1] ^ { celloutsig_1_18z[4], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_10z = in_data[76:73] ^ { celloutsig_0_2z[3:1], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_2z[3:0] ^ { celloutsig_0_6z[4:2], celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[44:40] ^ { in_data[16:14], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[10:3] ^ celloutsig_1_1z[12:5];
  assign _02_[6] = _00_;
  assign { out_data[149:128], out_data[99:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
