#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 10 18:48:56 2019
# Process ID: 25364
# Current directory: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23276 C:\Users\olivi\OneDrive\Documents\Undergrad\Senior\Spring 2019\COEN 4710 - Computer Hardware\Full Adder\Full Adder.xpr
# Log file: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/vivado.log
# Journal file: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 904.211 ; gain = 59.773
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xa7a12tcpg238-2I
current_run [get_runs synth_2]
set_property part xc7a35tcpg236-1 [current_project]
launch_runs synth_2 -jobs 4
[Wed Apr 10 18:52:20 2019] Launched synth_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed Apr 10 18:53:15 2019] Launched impl_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Apr 10 18:55:27 2019] Launched impl_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/impl_2/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Adder/Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Adder/Adder.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc}}
reset_run synth_2
launch_runs synth_2 -jobs 4
[Wed Apr 10 19:01:06 2019] Launched synth_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed Apr 10 19:02:39 2019] Launched impl_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/impl_2/runme.log
open_run impl_2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1737.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1737.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1860.645 ; gain = 898.484
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Apr 10 19:05:07 2019] Launched impl_2...
Run output will be captured here: C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 20:14:18 2019...
