/*
 * Copyright 2018,2020 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __DT_BINDINGS_CLOCK_S32GEN1_H
#define __DT_BINDINGS_CLOCK_S32GEN1_H

#define	S32GEN1_CLK_DUMMY			0
#define	S32GEN1_CLK_FIRC			1
#define	S32GEN1_CLK_SIRC			2
#define	S32GEN1_CLK_FXOSC			3
#define	S32GEN1_CLK_SXOSC			4
/* ARM PLL */
#define	S32GEN1_CLK_ARMPLL_SRC_SEL		5
#define	S32GEN1_CLK_ARMPLL_VCO			6
#define	S32GEN1_CLK_ARMPLL_PHI0			7
#define	S32GEN1_CLK_ARMPLL_PHI1			8
#define	S32GEN1_CLK_ARMPLL_DFS1			9
#define	S32GEN1_CLK_ARMPLL_DFS2			10
#define	S32GEN1_CLK_ARMPLL_DFS3			11
#define	S32GEN1_CLK_ARMPLL_DFS4			12
#define	S32GEN1_CLK_ARMPLL_DFS5			13
#define	S32GEN1_CLK_ARMPLL_DFS6			14
/* PERIPH PLL */
#define	S32GEN1_CLK_PERIPHPLL_SRC_SEL		15
#define	S32GEN1_CLK_PERIPHPLL_VCO		16
#define	S32GEN1_CLK_PERIPHPLL_PHI0		17
#define	S32GEN1_CLK_PERIPHPLL_PHI1		18
#define	S32GEN1_CLK_PERIPHPLL_PHI2		19
#define	S32GEN1_CLK_PERIPHPLL_PHI3		20
#define	S32GEN1_CLK_PERIPHPLL_PHI4		21
#define	S32GEN1_CLK_PERIPHPLL_PHI5		22
#define	S32GEN1_CLK_PERIPHPLL_PHI6		23
#define	S32GEN1_CLK_PERIPHPLL_PHI7		24
#define	S32GEN1_CLK_PERIPHPLL_DFS1		25
#define	S32GEN1_CLK_PERIPHPLL_DFS2		26
#define	S32GEN1_CLK_PERIPHPLL_DFS3		27
#define	S32GEN1_CLK_PERIPHPLL_DFS4		28
#define	S32GEN1_CLK_PERIPHPLL_DFS5		29
#define	S32GEN1_CLK_PERIPHPLL_DFS6		30
/* DDR PLL */
#define	S32GEN1_CLK_DDRPLL_SRC_SEL		31
#define	S32GEN1_CLK_DDRPLL_VCO			32
#define	S32GEN1_CLK_DDRPLL_PHI0			33
/* ACCEL PLL */
#define	S32GEN1_CLK_ACCELPLL_SRC_SEL		34
#define	S32GEN1_CLK_ACCELPLL_VCO		35
#define	S32GEN1_CLK_ACCELPLL_PHI0		36
#define	S32GEN1_CLK_ACCELPLL_PHI1		37
/* Cores Clock */
#define	S32GEN1_CLK_CORES_SEL			38
#define	S32GEN1_CLK_CORE			39
#define	S32GEN1_CLK_CORE2			40
#define	S32GEN1_CLK_COREDBG			41
/* LINFLEX Clock */
#define	S32GEN1_CLK_LIN_BAUD			42
#define	S32GEN1_CLK_LIN				43
/* DSPI Clock*/
#define S32GEN1_CLK_DSPI                        44
/* XBAR Clock */
#define S32GEN1_CLK_XBAR_SEL			45
#define S32GEN1_CLK_XBAR			46
#define S32GEN1_CLK_XBAR_DIV2			47
#define S32GEN1_CLK_XBAR_DIV3			48
#define S32GEN1_CLK_XBAR_DIV4			49
#define S32GEN1_CLK_XBAR_DIV6			50
/* SDHC Clock */
#define S32GEN1_CLK_SDHC_SEL			51
#define S32GEN1_CLK_SDHC			52
/* CAN Clock */
#define	S32GEN1_CLK_CAN				53
/* DDR Clock */
#define	S32GEN1_CLK_DDR				54
/* GMAC Clock */
#define	S32GEN1_CLK_GMAC_0_TX_SEL		55
#define	S32GEN1_CLK_GMAC_0_TX			56
#define	S32GEN1_CLK_GMAC_0_RX_SEL		57
#define	S32GEN1_CLK_GMAC_0_RX			58
/* A53 Clock */
#define	S32GEN1_CLK_A53				59
#define	S32GEN1_CLK_A53_DIV2			60
#define	S32GEN1_CLK_A53_DIV10			61
/* QSPI Clock*/
#define S32GEN1_CLK_QSPI_SEL			62
#define S32GEN1_CLK_QSPI_2X			63
#define S32GEN1_CLK_QSPI_1X			64
/* ACCEL_3 (SPT) Clock */
#define S32GEN1_CLK_ACCEL_3			65
#define S32GEN1_CLK_ACCEL_3_DIV3		66
/* ACCEL_4 (LAX) Clock */
#define S32GEN1_CLK_ACCEL_4			67
/* SerDes Clocks */
#define	S32GEN1_CLK_SERDES_INT_REF		68
#define	S32GEN1_CLK_SERDES_EXT_REF		69
#define	S32GEN1_CLK_SERDES_0_LANE_0		70
#define	S32GEN1_CLK_SERDES_0_LANE_1		71
#define	S32GEN1_CLK_SERDES_1_LANE_0		72
#define	S32GEN1_CLK_SERDES_1_LANE_1		73
/* PFE Clocks */
#define	S32GEN1_CLK_PFE_PE_SEL			74
#define	S32GEN1_CLK_PFE_PE			75
#define	S32GEN1_CLK_PFE_SYS			76
#define	S32GEN1_CLK_PFE_EMAC_0_TX_SEL		77
#define	S32GEN1_CLK_PFE_EMAC_0_TX		78
#define	S32GEN1_CLK_PFE_EMAC_0_RX_SEL		79
#define	S32GEN1_CLK_PFE_EMAC_0_RX		80
#define	S32GEN1_CLK_PFE_EMAC_1_TX_SEL		81
#define	S32GEN1_CLK_PFE_EMAC_1_TX		82
#define	S32GEN1_CLK_PFE_EMAC_1_RX_SEL		83
#define	S32GEN1_CLK_PFE_EMAC_1_RX		84
#define	S32GEN1_CLK_PFE_EMAC_2_TX_SEL		85
#define	S32GEN1_CLK_PFE_EMAC_2_TX		86
#define	S32GEN1_CLK_PFE_EMAC_2_RX_SEL		87
#define	S32GEN1_CLK_PFE_EMAC_2_RX		88
/* PER Clock */
#define	S32GEN1_CLK_PER_SEL			89
#define	S32GEN1_CLK_PER				90
/* FTM clocks */
#define	S32GEN1_CLK_FTM0_REF_SEL		91
#define	S32GEN1_CLK_FTM0_REF			92
#define	S32GEN1_CLK_FTM1_REF_SEL		93
#define	S32GEN1_CLK_FTM1_REF			94
/* GMAC1 Clock */
#define	S32GEN1_CLK_GMAC_1_TX_SEL		95
#define	S32GEN1_CLK_GMAC_1_TX			96
/* Partition blocks */
#define S32GEN1_CLK_SDHC_PART_BLOCK		97
#define S32GEN1_CLK_DDR_PART_BLOCK		98
#define S32GEN1_CLK_PFE0_TX_PART_BLOCK		99
#define S32GEN1_CLK_PFE1_TX_PART_BLOCK		100
#define S32GEN1_CLK_PFE2_TX_PART_BLOCK		101
#define S32GEN1_CLK_PFE_SYS_PART_BLOCK		102

#define	S32GEN1_CLK_END				103
#endif /* __DT_BINDINGS_CLOCK_S32GEN1_H */
