#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct  5 21:12:32 2022
# Process ID: 21972
# Current directory: H:/XILINX/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13048 H:\XILINX\project_1\project_1.xpr
# Log file: H:/XILINX/project_1/vivado.log
# Journal file: H:/XILINX/project_1\vivado.jou
# Running On: DESKTOP-4M0OQRD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17004 MB
#-----------------------------------------------------------
start_gui
open_project H:/XILINX/project_1/project_1.xpr
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ent_AND [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close [ open H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd w ]
add_files H:/XILINX/project_1/project_1.srcs/sources_1/new/Basic_Logic_Gates.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Basic_Logic_Gates [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
set_property top Basic_Logic_Gates [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source Basic_Logic_Gates.tcl
close_sim
set_property top ent_AND [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source ent_AND.tcl
add_force {/ent_AND/A} -radix hex {1 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run all
add_force {/ent_AND/B} -radix hex {1 0ns}
run all
run all
add_force {/ent_AND/B} -radix bin {0 0ns}
add_force {/ent_AND/A} -radix bin {1 0ns}
run all
add_force {/ent_AND/A} -radix hex {1 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run all
add_force {/ent_AND/B} -radix hex {1 0ns}
run all
add_force {/ent_AND/A} -radix hex {1 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
run all
add_force {/ent_AND/A} -radix bin {00 0ns}
add_force {/ent_AND/B} -radix bin {01 0ns}
run all
run all
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
add_files -fileset sim_1 -norecurse H:/XILINX/project_1/ent_AND_behav.wcfg
set_property xsim.view H:/XILINX/project_1/ent_AND_behav.wcfg [get_filesets sim_1]
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
run all
add_force {/ent_AND/A} -radix hex {1 0ns}
run all
run all
run all
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
run all
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run 100 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 100 ns
run 500 ns
relaunch_sim
add_force {/ent_AND/A} -radix hex {0 0ns}
add_force {/ent_AND/B} -radix hex {0 0ns}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
run 500 ns
add_force {/ent_AND/B} -radix hex {1 0ns}
run 500 ns
add_force {/ent_AND/A} -radix hex {1 0ns}
run 500 ns
add_force {/ent_AND/B} -radix hex {0 0ns}
run 500 ns
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
save_wave_config {H:/XILINX/project_1/ent_AND_behav.wcfg}
close_sim
