/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng,99.65,95.89,0.61,12.71,64.29,29.09,0.00,2036.419
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit,2.80,0.84,0.09,0.35,22.86,0.00,0.00,23.044
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU,97.83,93.20,0.52,12.32,41.43,29.09,0.00,1910.142
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl,1.36,0.83,0.45,0.47,0.00,0.00,0.00,4.332
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController,1.07,0.69,0.00,0.30,0.00,0.00,0.00,3.979
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo,0.04,0.02,0.00,0.01,0.36,0.00,0.00,0.331
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble,0.07,0.06,0.00,0.00,0.00,0.00,0.00,0.205
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b,3.87,3.54,0.00,0.00,0.00,0.00,0.00,57.897
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram,0.00,0.00,0.00,0.00,5.36,0.00,0.00,2.085
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent,0.04,0.02,0.00,0.00,0.00,0.00,0.00,0.162
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul,1.65,1.49,0.00,0.05,0.00,0.91,0.00,26.825
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add,1.38,1.20,0.00,0.00,0.00,0.00,0.00,13.834
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div,4.67,4.17,0.00,0.00,0.00,0.00,0.00,64.957
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo,0.04,0.02,0.00,0.01,0.71,0.00,0.00,0.466
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add,2.88,2.51,0.00,0.12,0.00,0.91,0.00,36.005
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a,0.00,0.00,0.00,0.00,0.00,0.91,0.00,1.862
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize,0.11,0.09,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm,0.44,0.38,0.00,0.00,0.00,0.00,0.00,1.329
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess,0.06,0.04,0.00,0.00,0.00,0.00,0.00,0.115
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram,0.00,0.00,0.00,0.00,10.36,0.00,0.00,4.120
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo,1.45,0.05,0.00,0.02,1.43,0.00,0.00,1.004
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round,0.21,0.14,0.00,0.00,0.00,0.00,0.00,0.324
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift,0.47,0.41,0.00,0.00,0.00,0.00,0.00,2.653
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special,0.10,0.09,0.00,0.00,0.00,0.00,0.00,0.270
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram,0.05,0.00,0.14,0.03,0.00,0.00,0.00,0.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo,0.53,0.51,0.00,0.14,20.36,0.00,0.00,9.311
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit,6.79,1.58,0.09,0.40,43.21,0.00,0.00,48.120
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl,1.71,1.04,0.61,0.58,0.00,0.00,0.00,5.301
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController,1.14,0.70,0.00,0.33,0.00,0.00,0.00,3.985
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo,0.04,0.02,0.00,0.01,0.36,0.00,0.00,0.332
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram,0.00,0.00,0.00,0.00,20.36,0.00,0.00,8.637
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo,2.81,0.08,0.00,0.02,1.43,0.00,0.00,1.216
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram,0.05,0.00,0.14,0.03,0.00,0.00,0.00,0.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo,1.34,1.13,0.00,0.16,40.71,0.00,0.00,23.883
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng,33.11,28.30,0.57,3.92,19.29,7.27,0.00,543.583
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit,1.14,0.35,0.09,0.31,7.86,0.00,0.00,7.037
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU,30.84,26.79,0.48,3.23,11.43,7.27,0.00,527.288
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl,1.03,0.69,0.29,0.31,0.00,0.00,0.00,3.183
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController,1.11,0.69,0.00,0.28,0.00,0.00,0.00,4.373
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo,0.04,0.02,0.00,0.01,0.36,0.00,0.00,0.330
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul,1.36,1.20,0.00,0.06,0.00,0.91,0.00,18.562
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add,2.88,2.51,0.00,0.12,0.00,0.91,0.00,36.005
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram,0.00,0.00,0.00,0.00,2.86,0.00,0.00,1.192
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo,0.59,0.03,0.00,0.02,1.43,0.00,0.00,0.728
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram,0.05,0.00,0.14,0.03,0.00,0.00,0.00,0.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo,0.17,0.14,0.00,0.14,5.36,0.00,0.00,2.221
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu,0.42,0.34,0.00,0.00,0.00,0.00,0.00,1.094
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift,0.95,0.84,0.00,0.06,0.00,0.00,0.00,3.706
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor,0.39,0.14,0.00,0.07,0.00,0.00,0.00,0.383
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache,2.62,2.14,0,0.11,7.14,0.00,0.00,4.858
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode,1.95,1.15,0.00,0.27,0.00,0.00,0.00,4.270
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute,7.27,5.75,0.00,1.48,0.00,0.00,0.00,38.473
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem,2.96,2.43,0,0.23,7.14,0.00,0.00,5.403
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply,0.33,0.29,0.00,0.13,0.00,0.00,0.00,0.820
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank,5.31,3.28,0.00,1.60,0.00,0.00,0.00,4.874
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full,0.65,0.59,0.00,0.00,0.00,0.00,0.00,2.023
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick,0.33,0.29,0.00,0.00,0.00,0.00,0.00,0.654
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back,0.09,0,0.00,0.00,0.00,0.00,0.00,0.116
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8,0.00,0.00,0.00,0.00,1.43,0.00,0.00,0.459
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.192
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm,25.51,19.37,0.40,3.41,0.00,10.00,0.00,243.712
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27,0.05,0.05,0.00,0.00,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter,0.29,0.24,0.00,0.08,0.00,0.00,0.00,0.985
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new,0.38,0.29,0.00,0.09,0.00,0.00,0.00,1.227
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new,0.14,0.12,0.00,0.05,0.00,0.00,0.00,0.507
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/delay5,0.08,0.00,0.00,0.00,0.00,0.00,0.00,0.112
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/except,0.08,0.06,0.00,0.02,0.00,0.00,0.00,0.129
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add,1.23,0.95,0.00,0.18,0.00,0.00,0.00,9.868
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul,1.44,1.08,0.00,0.17,0.00,0.91,0.00,19.970
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2,0.03,0.00,0.00,0.00,0.00,0.91,0.00,1.778
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm,2.16,1.85,0.00,0.11,0.00,0.00,0.00,11.034
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm,0.53,0.45,0.00,0.10,0.00,0.00,0.00,2.251
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul,0.17,0.14,0.00,0.02,0.00,0.00,0.00,0.889
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder,0.08,0.08,0.00,0.00,0.00,0.00,0.00,0.204
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/blob_merge,11.42,9.97,0.00,0.93,0.00,0.00,0.00,3.073
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider,0.35,0.29,0.00,0.00,0.00,0.00,0.00,3.996
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop,3.32,1.27,0.18,0.52,0.00,0.00,0.00,1.773
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller,1.33,0.50,0.00,0.15,0.00,0.00,0.00,0.787
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler,0.25,0.15,0.00,0.04,0.00,0.00,0.00,0.291
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle,0.03,0,0.00,0,0.00,0.00,0.00,0.106
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface,0.16,0.02,0.00,0.01,0.00,0.00,0.00,0.216
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter,0.02,0.01,0.00,0,0.00,0.00,0.00,0.123
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface,0.95,0.02,0.00,0,0.00,0.00,0.00,0.489
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit,0.38,0.23,0.00,0.06,0.00,0.00,0.00,0.244
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram,0.00,0.00,0.00,0.00,2.86,0.00,0.00,1.121
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack,1.08,0.91,0.00,0.49,0.00,0.00,0.00,2.747
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/spram,0.05,0.00,0.00,0.00,0.00,0.00,0.00,0.131
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock,0.07,0,0.18,0.06,0.00,0.00,0.00,0.129
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller,0.68,0.23,0.00,0.16,0.00,0.00,0.00,0.412
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller,0.26,0.04,0.18,0.08,0.00,0.00,0.00,0.344
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/ch_intrinsics,0.20,0.06,0.00,0.01,0.00,0.00,0.00,0.334
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller,0.10,0.04,0.05,0.02,0.00,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/diffeq1,0.79,0.72,0.00,0.14,0.00,4.09,0.00,19.624
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/diffeq2,0.45,0.41,0.00,0.12,0.00,4.09,0.00,14.952
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer,26.76,22.23,0,2.77,64.64,47.27,0.00,275.669
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT,0.11,0.09,0.00,0.00,0.00,0.00,0.00,0.136
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2,0.11,0.09,0.00,0.00,0.00,0.00,0.00,0.147
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub,0.34,0.27,0.02,0.11,0.00,0.00,0.00,1.981
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule,0.08,0.07,0.00,0.00,0.00,0.00,0.00,0.225
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1,0.03,0.02,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2,0.03,0.02,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule,0.06,0.05,0.00,0.00,0.00,0.00,0.00,0.225
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule,0.02,0.02,0.00,0.00,0.00,0.00,0.00,0.121
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1,0.05,0.05,0.00,0,0.00,0.00,0.00,0.182
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2,0.05,0.03,0.00,0.00,0.00,0.00,0.00,0.162
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule,0.07,0.04,0.00,0.00,0.00,0.00,0.00,0.137
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule,0.05,0.04,0.00,0.00,0.00,0.00,0.00,0.151
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align,0.07,0.06,0.00,0.00,0.00,0.00,0.00,0.162
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t,0.02,0.01,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift,0.09,0.06,0.00,0.00,0.00,0.00,0.00,0.226
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t,0.14,0.13,0.00,0.00,0.00,0.00,0.00,0.383
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator,0.17,0.15,0.00,0,0.00,0.00,0.00,0.402
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram,0.00,0.00,0.00,0.00,20.36,0.00,0.00,8.272
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.234
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t,0.00,0.00,0.00,0.00,10.36,0.00,0.00,3.984
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception,0.05,0.02,0.00,0.00,0.00,0.00,0.00,0.126
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit,0.22,0.17,0.00,0.02,0.00,0.45,0.00,1.790
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out,0.05,0.04,0.00,0.00,0.00,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.137
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub,0.10,0.09,0.00,0.00,0.00,0.00,0.00,0.407
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16,0.20,0.14,0.00,0.00,0.00,0.00,0.00,0.419
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16,0.20,0.18,0.00,0.00,0.00,0.00,0.00,0.982
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit,0.80,0.60,0,0.14,0.36,0.00,0.00,5.475
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.140
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree,0.70,0.63,0.00,0.09,0.00,0.00,0.00,2.716
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub,0.29,0.24,0.00,0.00,0.00,0.00,0.00,1.022
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp,0.92,0.69,0.00,0.08,0.00,1.82,0.00,7.081
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree,0.26,0.19,0.00,0.07,0.00,0.00,0.00,1.331
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln,0.82,0.59,0,0.14,0.36,0.00,0.00,5.432
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2,0.03,0.03,0.00,0.00,0.00,0.00,0.00,0.123
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul,0.20,0.17,0.00,0,0.00,0.45,0.00,1.660
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax,4.71,3.45,0,1.07,0.36,3.64,0.00,33.713
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t,0.02,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t,0.11,0.10,0.00,0.00,0.00,0.00,0.00,0.205
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add,1.90,1.90,0.00,0.51,0.00,0.00,0.00,11.970
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32,0.94,0.93,0.00,0.27,0.00,0.00,0.00,5.496
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul,12.73,10.90,0.00,0.20,0.00,29.09,0.00,100.402
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32,6.36,5.45,0.00,0.10,0.00,14.55,0.00,50.233
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram,0.27,0.24,0.00,0,1.43,0.00,0.00,2.480
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2,2.29,1.96,0.00,0.00,11.43,0.00,0.00,13.944
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn,91.03,75.64,4.79,38.80,0.00,56.82,0.00,948.376
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,17.36,15.90,0.64,6.09,0.00,0.00,0.00,231.656
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,23.89,20.73,1.10,8.03,0.00,0.00,0.00,286.356
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s,44.58,40.87,2.71,16.26,0.00,0.00,0.00,598.157
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0,5.28,3.62,0.92,1.58,0.00,0.00,0.00,51.676
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.928
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.957
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.970
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.975
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.916
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0,0,0,0.00,0,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3,0.00,0.00,0.00,0.00,0.00,0.45,0.00,0.922
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,4.52,2.91,0.00,1.07,0.00,27.73,0.00,84.586
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,2.19,1.39,0.00,0.48,0.00,14.09,0.00,42.007
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s,2.32,1.38,0.00,0.49,0.00,13.18,0.00,39.708
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0,0.38,0.16,0.00,0.08,0.00,1.82,0.00,5.897
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s,0.78,0.72,0.00,0.00,0.00,0.00,0.00,0.619
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s,1.58,1.44,0.00,0.00,0.00,0.00,0.00,1.138
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1,35.00,14.84,1.80,14.55,0.00,66.36,0.00,191.102
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18,0.08,0.05,0.00,0.02,0.00,0.00,0.00,0.190
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1,0.04,0.03,0.00,0.03,0.00,0.00,0.00,0.142
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1,23.49,7.07,3.51,8.21,0.00,55.45,0.00,271.547
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18,2.53,1.45,0.57,1.34,0.00,6.36,0.00,32.467
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18,1.86,1.08,0.00,1.08,0.00,0.00,0.00,8.058
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1,0.08,0,0.00,0,0.00,0.00,0.00,0.182
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18,3.79,2.54,0.63,2.53,0.00,6.36,0.00,48.889
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32,0,0.00,0.00,0.00,0.00,0.45,0.00,1.146
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1,0.02,0.00,0.00,0.00,0.00,0.91,0.00,2.262
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0,0,0.00,0.00,0.00,0.00,0.91,0.00,2.226
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram,0.00,0.00,0.00,0.00,5.71,0.00,0.00,2.219
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48,3.59,1.63,0.00,1.62,0.00,0.00,0.00,6.589
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9,0.70,0.31,0.00,0.30,0.00,0.00,0.00,1.272
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1,0.98,0.17,0,0.17,0.00,4.09,0.00,15.878
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1,6.47,0.91,0,0.91,0.00,21.82,0.00,89.675
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9,0.70,0.31,0.00,0.30,0.00,0.00,0.00,1.272
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11,0.11,0.02,0.00,0.02,0.00,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10,0.14,0.03,0.00,0.03,0.00,0.00,0.00,0.270
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1,28.96,16.06,4.98,8.48,0.00,43.64,0.00,257.345
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1,38.28,15.87,4.87,16.59,0.00,69.09,0.00,462.781
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18,0.00,0.00,0.00,0.00,0.00,0.91,0.00,2.254
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42,37.58,15.86,4.87,16.59,0.00,69.09,0.00,465.341
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1,18.14,12.70,0,5.08,0.00,21.82,0.00,109.715
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16,1.81,1.36,0.00,1.36,0.00,0.00,0.00,6.124
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42,0.00,0.00,0.00,0.00,2.86,0.00,0.00,1.192
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1,0,0,0.00,0,0.00,0.00,0.00,0.105
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1,0.02,0.00,0.00,0.00,0.00,0.00,0.00,0.111
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1,0.51,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3,1.56,0.00,0.00,0.00,0.00,0.00,0.00,1.129
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10,2.20,0.81,2.76,1.71,0.00,0.00,0.00,4.180
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14,2.17,0.81,2.76,1.71,0.00,0.00,0.00,4.221
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3,4.69,0.00,0.00,0.00,0.00,0.00,0.00,3.096
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6,2.18,0.81,2.76,1.71,0.00,0.00,0.00,4.204
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910,0.43,0.15,0.52,0.32,0.00,0.00,0.00,0.862
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12,0,0,0.00,0,0.00,0.00,0.00,0.109
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1,0.03,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10,0.06,0.02,0.06,0.04,0.00,0.00,0.00,0.186
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14,0.08,0.02,0.06,0.04,0.00,0.00,0.00,0.185
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18,0.06,0.02,0.06,0.04,0.00,0.00,0.00,0.185
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3,0.12,0.00,0.00,0.00,0.00,0.00,0.00,0.167
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6,0.05,0.02,0.06,0.04,0.00,0.00,0.00,0.187
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3,0,0.00,0.00,0.00,0.00,0.00,0.00,0.106
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1,0.32,0.23,0,0.08,0.00,0.45,0.00,1.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram,0.00,0.00,0.00,0.00,2.86,0.00,0.00,1.160
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64,0.14,0.02,0.00,0,8.57,0.00,0.00,5.353
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32,0.29,0.06,0.00,0.01,2.86,0.00,0.00,1.996
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64,0.86,0.62,0.00,0.01,2.86,0.00,0.00,3.705
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42,1.29,1.12,0.00,1.10,0.00,0.00,0.00,3.388
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1,25.49,10.43,1.34,10.28,0.00,46.36,0.00,141.009
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1,16.29,5.26,2.48,6.06,0.00,39.09,0.00,193.303
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32,2.38,1.08,0.00,1.08,0.00,0.00,0.00,4.320
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1,3.40,0.61,0,0.61,0.00,14.55,0.00,53.796
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1,19.05,10.71,3.32,5.65,0.00,29.09,0.00,166.220
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1,26.90,11.12,3.39,11.65,0.00,48.18,0.00,324.164
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42,26.90,11.12,3.39,11.65,0.00,48.18,0.00,324.164
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1,12.08,8.47,0,3.40,0.00,14.55,0.00,72.541
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16,1.10,0.82,0.00,0.82,0.00,0.00,0.00,2.765
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10,1.50,0.54,1.84,1.14,0.00,0.00,0.00,2.808
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14,1.46,0.54,1.84,1.14,0.00,0.00,0.00,2.797
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3,3.29,0.00,0.00,0.00,0.00,0.00,0.00,2.096
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6,1.46,0.54,1.84,1.14,0.00,0.00,0.00,2.788
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64,0.08,0.02,0.00,0,5.71,0.00,0.00,3.495
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1,66.68,33.49,7.57,28.20,0.00,92.73,0.00,788.333
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1,51.41,26.63,9.49,15.89,0.00,80.00,0.00,469.979
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1,15.13,6.01,0.86,6.00,0.00,26.36,0.00,87.810
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1,10.58,3.44,1.44,3.91,0.00,22.73,0.00,117.308
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16,1.24,0.54,0.00,0.54,0.00,0.00,0.00,2.108
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1,1.81,0.30,0,0.31,0.00,7.27,0.00,27.496
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1,10.02,5.36,1.66,2.81,0.00,14.55,0.00,84.393
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1,16.05,6.38,1.90,6.70,0.00,27.27,0.00,177.710
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42,16.05,6.38,1.90,6.70,0.00,27.27,0.00,177.710
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1,6.27,4.24,0,1.71,0.00,7.27,0.00,36.771
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16,0.31,0.27,0.00,0.27,0.00,0.00,0.00,0.179
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10,0.76,0.27,0.92,0.57,0.00,0.00,0.00,1.453
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14,0.76,0.27,0.92,0.57,0.00,0.00,0.00,1.448
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6,0.74,0.27,0.92,0.57,0.00,0.00,0.00,1.457
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64,0.08,0.01,0.00,0,2.86,0.00,0.00,1.787
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub,0.37,0.32,0.00,0.00,0.00,0.00,0.00,2.269
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1,0.03,0.02,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule,0.06,0.05,0.00,0.00,0.00,0.00,0.00,0.225
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1,0.05,0.04,0.00,0.00,0.00,0.00,0.00,0.131
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule,0.05,0.04,0.00,0.00,0.00,0.00,0.00,0.151
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16,0.08,0.07,0.00,0.00,0.00,0.45,0.00,1.121
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule,0.06,0.04,0.00,0.00,0.00,0.00,0.00,0.132
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule,0.03,0.02,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule,0.02,0.01,0.00,0.00,0.00,0.45,0.00,1.070
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule,0.03,0.03,0.00,0.00,0.00,0.00,0.00,0.149
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram,0.00,0.00,0.00,0.00,0.71,0.00,0.00,0.365
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505,0.05,0.04,0.00,0,0.00,0.00,0.00,0.157
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16,0.29,0.25,0.00,0.00,0.00,0.00,0.00,2.622
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16,0.04,0.03,0.00,0.00,0.00,0.45,0.00,1.403
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0,0.23,0.21,0.00,0.04,0.71,0.00,0.00,1.402
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.189
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0,0.26,0.23,0.00,0.04,0.71,0.00,0.00,1.500
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.189
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0,0.26,0.21,0.00,0.07,0.71,0.00,0.00,2.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.236
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0,0.02,0.02,0.00,0,0.36,0.00,0.00,0.287
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1,0.32,0.27,0.00,0.02,0.00,0.00,0.00,3.239
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1,0.10,0.05,0.00,0.03,0.00,0.45,0.00,1.755
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1,1.27,0.78,0.00,0.10,0.00,0.00,0.00,8.071
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2,0.38,0.29,0.00,0.03,0.00,0.00,0.00,4.626
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product,0.14,0.07,0.00,0.02,0.00,0.45,0.00,1.579
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk,0.26,0.04,0.00,0,0.00,0.00,0.00,0.336
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30,0.07,0.05,0.00,0.02,0.00,0.00,0.00,0.213
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs,0.26,0.17,0.00,0.05,0.00,0.00,0.00,0.569
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.68,0.54,0.00,0,0.00,0.00,0.00,0.580
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic,0.76,0.63,0.00,0.51,0.00,0.00,0.00,0.990
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd,0.06,0.06,0.00,0.00,0.00,0.00,0.00,0.146
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult,0.00,0.00,0.00,0.00,0.00,0.45,0.00,1.080
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup,0.71,0.52,0.00,0.23,0.00,0.00,0.00,1.368
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4,0.29,0.06,0.00,0.06,0.00,0.00,0.00,0.482
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00,0.05,0.00,0.11,0.02,0.00,0.00,0.00,0.234
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4,0.25,0.05,0.00,0.05,0.00,1.82,0.00,4.123
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false,0.05,0.05,0.00,0.05,0.00,0.91,0.00,1.935
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.234
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.005
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18,5.35,3.04,0.21,2.70,0.00,0.00,0.00,22.416
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23,5.29,3.03,0.21,2.71,0.00,0.00,0.00,22.006
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9,5.38,3.05,0.40,2.78,0.00,0.00,0.00,22.310
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3,0.36,0.28,0.00,0.28,0.00,0.00,0.00,1.707
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16,0.03,0,0.00,0,0.00,0.00,0.00,0.165
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling,0.18,0.14,0.00,0.08,0.00,0.00,0.00,0.871
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer,0.79,0.23,0.00,0.23,0.00,0.00,0.00,1.594
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output,0.92,0.05,0.00,0.04,0.00,0.00,0.00,0.617
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0,0.20,0.08,0.23,0.06,0.00,0.00,0.00,1.132
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4,0.56,0.47,0.00,0.47,0.00,0.00,0.00,3.005
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16,0.03,0.02,0.00,0.01,0.00,0.91,0.00,1.882
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0,18.57,14.87,0.01,12.54,0.00,25.45,0.00,143.329
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3,0.21,0.06,0.00,0.06,0.00,0.00,0.00,0.468
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00,0.05,0.00,0.11,0.02,0.00,0.00,0.00,0.234
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2,0.07,0.00,0.00,0.00,0.00,0.91,0.00,1.777
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer,0.41,0.11,0.00,0.11,0.00,0.00,0.00,0.848
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output,0.50,0.05,0.00,0.04,0.00,0.00,0.00,0.532
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0,0.20,0.07,0.23,0.05,0.00,0.00,0.00,0.910
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0,18.57,14.87,0.01,12.54,0.00,25.45,0.00,143.329
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16,0.16,0.04,0.02,0.04,0.00,0.45,0.00,1.779
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule,0.03,0.02,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic,0.41,0.34,0.00,0.06,0.00,0.00,0.00,0.666
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic,0.17,0.04,0.00,0.03,0.00,0.00,0.00,0.300
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add,0.44,0.26,0,0.10,0.00,0.00,0.00,1.915
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul,0.18,0.03,0.04,0.02,0.00,0.45,0.00,1.833
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a,0.30,0.26,0.00,0.00,0.00,0.00,0.00,1.626
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c,0.24,0.18,0.00,0.00,0.00,0.00,0.00,0.621
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d,0.14,0.08,0.00,0.00,0.00,0.00,0.00,0.271
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single,0.75,0.56,0.00,0.14,0.00,0.00,0.00,6.170
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b,0.20,0.17,0.00,0.00,0.00,0.00,0.00,0.976
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32,0.14,0.10,0.00,0.00,0.00,0.00,0.00,0.227
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16,0.08,0.07,0.00,0.00,0.00,0.00,0.00,0.203
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic,13.37,12.15,0.00,12.05,0.00,0.00,0.00,9.446
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element,1.04,0.74,0,0.26,0.00,0.45,0.00,15.157
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd,0.74,0.53,0.00,0.14,0.00,0.00,0.00,5.987
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult,0.26,0.12,0.00,0.03,0.00,0.45,0.00,2.948
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac,1.06,0.75,0,0.26,0.00,0.45,0.00,14.750
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup,2.46,1.34,1.56,1.16,0.00,0.00,0.00,3.104
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm,20.29,9.25,0.05,2.70,0.71,3.18,0.00,92.235
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid,0.09,0.08,0.00,0.00,0.00,0.00,0.00,0.384
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.168
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u,0.00,0.00,0.00,0.00,10.36,0.00,0.00,3.965
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v,0.00,0.00,0.00,0.00,16.07,0.00,0.00,6.281
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh,0.25,0.21,0.00,0,0.00,0.00,0.00,0.832
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x,2.98,2.98,0.00,0.42,0.00,0.00,0.00,18.286
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h,12.92,10.88,0.00,0.20,0.00,29.09,0.00,107.923
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x,20.34,17.01,0.00,0.30,0.00,45.45,0.00,168.013
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/reduction_layer,16.29,12.75,0.00,4.22,1.79,0.00,0.00,142.774
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element,0.05,0.05,0.00,0.00,0.00,0.00,0.00,0.161
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit,16.22,12.69,0.00,4.19,0.00,0.00,0.00,89.464
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding,0.06,0.06,0.00,0.00,0.00,0.00,0.00,0.128
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram,0.00,0.00,0.00,0.00,20.36,0.00,0.00,8.320
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax,21.98,15.09,0.69,6.39,5.71,7.27,0.00,85.417
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub,0.35,0.24,0.00,0.10,0.00,0.00,0.00,1.858
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult,0.11,0.03,0.04,0.03,0.00,0.45,0.00,1.756
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT,0.07,0.05,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator,0.29,0.23,0.00,0.00,0.00,0.00,0.00,0.714
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16,0.08,0.05,0.00,0.00,0.00,0.00,0.00,0.155
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16,0.02,0.01,0.00,0.00,0.00,0.00,0.00,0.117
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit,0.52,0.30,0.04,0.12,0.36,0.45,0.00,3.117
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN,0.02,0.01,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para,0.02,0.01,0.00,0.00,0.00,0.00,0.00,0.114
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit,0.30,0.26,0.00,0.12,0.00,0.00,0.00,2.058
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree,2.26,1.91,0.00,0.11,0.00,0.00,0.00,6.547
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub,2.50,1.93,0.00,0.72,0.00,0.00,0.00,14.991
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp,4.30,2.37,0.36,0.91,2.86,3.64,0.00,25.814
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree,2.84,1.95,0.00,0.94,0.00,0.00,0.00,14.696
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln,0.33,0.26,0.00,0.11,0.00,0.00,0.00,2.054
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv,17.87,10.26,8.09,6.12,0.36,0.00,0.00,30.020
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator,0.17,0.08,0.11,0.08,0.00,0.00,0.00,0.607
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel,13.83,7.06,5.89,4.21,0.00,0.00,0.00,41.122
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel,0.23,0.15,0.07,0.06,0.00,0.00,0.00,0.855
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator,0.43,0.22,0.18,0.13,0.00,0.00,0.00,1.375
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb,1.26,0.61,0.74,0.43,0.00,0.00,0.00,3.297
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher,3.48,1.58,2.21,1.35,0.00,0.00,0.00,6.530
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a,0.06,0.05,0.00,0.02,0.36,0.00,0.00,0.347
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram,0.04,0,0.09,0.03,0.00,0.00,0.00,0.105
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/test,0.64,0.20,0.03,0.10,0.00,1.82,0.00,5.741
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16,0.19,0.14,0.00,0.00,0.00,0.00,0.00,1.100
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0,0.32,0.21,0.18,0.10,0.00,0.00,0.00,1.348
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0,0.33,0.21,0.18,0.10,0.00,0.00,0.00,1.327
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0,0.57,0.34,0.37,0.19,0.00,0.00,0.00,2.483
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore,0.15,0.03,0.18,0.03,0.00,0.00,0.00,0.416
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram,0.15,0.03,0.18,0.03,0.00,0.00,0.00,0.416
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0,0.29,0.27,0.00,0.07,0.71,0.00,0.00,1.484
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0,0.24,0.22,0.00,0.07,0.71,0.00,0.00,1.329
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0,0.32,0.28,0.00,0.07,0.71,0.00,0.00,1.518
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0,0.24,0.22,0.00,0.04,0.71,0.00,0.00,1.078
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0,0.27,0.24,0.00,0.07,0.71,0.00,0.00,1.363
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0,0.26,0.23,0.00,0.04,0.71,0.00,0.00,1.087
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0,0.35,0.22,0.18,0.10,0.00,0.00,0.00,1.449
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0,0.31,0.23,0.00,0.07,0.71,0.00,0.00,1.318
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0,0.29,0.27,0.00,0.07,0.71,0.00,0.00,1.464
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0,0.23,0.21,0.00,0.04,0.71,0.00,0.00,1.059
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0,0.32,0.21,0.18,0.10,0.00,0.00,0.00,1.348
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram,0.06,0,0.09,0.02,0.00,0.00,0.00,0.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0,0.24,0.22,0.00,0.07,0.71,0.00,0.00,1.329
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0,0.29,0.26,0.00,0.04,0.71,0.00,0.00,1.232
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0,0.27,0.24,0.00,0.07,0.71,0.00,0.00,1.363
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0,0.30,0.25,0.00,0.04,0.71,0.00,0.00,1.194
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0,0.31,0.23,0.00,0.07,0.71,0.00,0.00,1.318
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0,0.27,0.23,0.00,0.04,0.71,0.00,0.00,1.125
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1,0.17,0.13,0.00,0,0.00,0.00,0.00,1.304
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1,0,0,0.00,0,0.00,0.00,0.00,0.110
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0,0.00,0.00,0.00,0.00,0.00,0.45,0.00,1.033
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0,0.00,0.00,0.00,0.00,0.00,0.45,0.00,1.046
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1,0.08,0.06,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1,0.14,0.12,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1,0.07,0.06,0.00,0.00,0.00,0.00,0.00,0.112
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both,0.11,0.07,0.00,0,0.00,0.00,0.00,0.191
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in,0.44,0.20,0.28,0.15,0.00,0.00,0.00,0.661
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p,0.10,0,0.28,0.06,0.00,0.00,0.00,0.273
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram,0.10,0,0.28,0.06,0.00,0.00,0.00,0.273
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out,0.46,0.33,0.00,0.10,0.00,0.45,0.00,1.591
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore,1.02,0.36,0.00,0.00,91.43,0.00,0.00,10.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,0.99,0.36,0.00,0.00,91.43,0.00,0.00,10.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps,0.74,0.63,0.00,0.13,10.71,0.00,0.00,5.261
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,0.06,0.02,0.00,0.00,5.36,0.00,0.00,0.858
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,0.06,0.02,0.00,0.00,5.36,0.00,0.00,0.858
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,1.02,0.36,0.00,0.00,91.43,0.00,0.00,10.218
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,0.99,0.36,0.00,0.00,91.43,0.00,0.00,10.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps,3.20,1.68,0.00,0.14,91.43,0.00,0.00,22.513
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,0.48,0.12,0.00,0.00,45.71,0.00,0.00,6.334
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,0.48,0.12,0.00,0.00,45.71,0.00,0.00,6.334
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps,1.62,1.12,0.00,0.13,45.71,0.00,0.00,12.298
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,0.24,0.06,0.00,0.00,22.86,0.00,0.00,3.176
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,0.24,0.06,0.00,0.00,22.86,0.00,0.00,3.176
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps,0.98,0.69,0.00,0.13,22.86,0.00,0.00,9.599
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.676
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.676
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0,0.48,0.12,0.00,0.00,45.71,0.00,0.00,6.334
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram,0.48,0.12,0.00,0.00,45.71,0.00,0.00,6.334
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0,0.00,0.00,0.00,0.00,5.71,0.00,0.00,1.144
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram,0.00,0.00,0.00,0.00,5.71,0.00,0.00,1.144
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70,0.65,0.14,0.00,0.08,0.00,0.00,0.00,0.745
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71,0.78,0.32,0.00,0.18,0.00,0.00,0.00,0.398
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments,0.02,0,0.00,0.00,1.07,0.00,0.00,0.263
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram,0.02,0,0.00,0.00,1.07,0.00,0.00,0.263
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0,0.24,0.06,0.00,0.00,22.86,0.00,0.00,3.108
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram,0.24,0.06,0.00,0.00,22.86,0.00,0.00,3.108
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk,0.27,0.05,0.00,0,0.00,0.00,0.00,0.343
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82,0.06,0.04,0.00,0.02,0.00,0.00,0.00,0.221
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs,0.21,0.16,0.00,0.07,0.00,0.00,0.00,0.316
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned,0.42,0.12,0.00,0.06,0.00,0.45,0.00,1.544
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments,0.07,0,0.18,0.05,0.00,0.00,0.00,0.229
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram,0.07,0,0.18,0.05,0.00,0.00,0.00,0.229
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk,0.41,0.08,0.00,0.02,0.00,0.00,0.00,0.319
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs,0.92,0.68,0.00,0.04,0.00,0.00,0.00,1.487
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18,0.14,0.11,0.00,0.06,0.00,0.00,0.00,0.208
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19,0.89,0.51,0.00,0.22,0.00,0.00,0.00,1.121
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned,0.08,0.05,0.00,0.02,0.00,0.00,0.00,0.307
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0,0,0,0.00,0.00,0.71,0.00,0.00,0.210
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.210
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk,0.40,0.08,0.00,0.02,0.00,0.00,0.00,0.333
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs,1.02,0.66,0.00,0.04,0.00,0.00,0.00,1.465
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24,0.38,0.11,0.00,0.06,0.00,0.00,0.00,0.560
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25,0.80,0.44,0.00,0.24,0.00,0.00,0.00,0.922
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned,0.08,0.03,0.00,0.02,0.00,0.00,0.00,0.229
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.156
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk,0.27,0.05,0.00,0,0.00,0.00,0.00,0.343
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30,0.10,0.05,0.00,0.02,0.00,0.00,0.00,0.263
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs,0.24,0.16,0.00,0.05,0.00,0.00,0.00,0.433
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.38,0.08,0.00,0.02,0.00,0.00,0.00,0.409
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0,0.03,0,0.00,0.00,2.86,0.00,0.00,0.528
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram,0.03,0,0.00,0.00,2.86,0.00,0.00,0.528
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1,0.03,0,0.07,0.02,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram,0.03,0,0.07,0.02,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36,0.14,0.11,0.00,0.05,0.00,0.00,0.00,0.508
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37,0.82,0.45,0.00,0.19,0.00,0.00,0.00,0.379
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0,0.03,0,0.00,0.00,2.86,0.00,0.00,0.505
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram,0.03,0,0.00,0.00,2.86,0.00,0.00,0.505
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs,1.09,0.66,0.00,0.03,0.00,0.00,0.00,1.449
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41,0.38,0.12,0.00,0.06,0.00,0.00,0.00,0.610
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42,0.73,0.42,0.00,0.23,0.00,0.00,0.00,1.137
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned,0.05,0.03,0.00,0.02,0.00,0.00,0.00,0.201
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters,0.02,0,0.00,0.00,1.43,0.00,0.00,0.304
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram,0.02,0,0.00,0.00,1.43,0.00,0.00,0.304
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk,0.27,0.05,0.00,0,0.00,0.00,0.00,0.344
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47,0.11,0.07,0.00,0.03,0.00,0.00,0.00,0.384
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs,0.24,0.16,0.00,0.04,0.00,0.00,0.00,0.563
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned,0.27,0.06,0.00,0.02,0.00,0.00,0.00,0.342
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.676
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.676
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0,0.00,0.00,0.00,0.00,1.43,0.00,0.00,0.386
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram,0.00,0.00,0.00,0.00,1.43,0.00,0.00,0.386
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums,0.03,0,0.07,0.02,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram,0.03,0,0.07,0.02,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53,0.63,0.13,0.00,0.07,0.00,0.00,0.00,0.411
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54,0.73,0.32,0.00,0.18,0.00,0.00,0.00,0.388
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.625
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram,0.12,0.03,0.00,0.00,11.43,0.00,0.00,1.625
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs,0.98,0.66,0.00,0.03,0.00,0.00,0.00,1.386
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58,0.48,0.14,0.00,0.08,0.00,0.00,0.00,0.698
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59,0.80,0.41,0.00,0.20,0.00,0.00,0.00,1.167
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned,0.05,0.02,0.00,0.02,0.00,0.00,0.00,0.184
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram,0,0,0.00,0.00,0.71,0.00,0.00,0.240
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters,0.06,0.02,0.00,0.00,5.71,0.00,0.00,0.862
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram,0.06,0.02,0.00,0.00,5.71,0.00,0.00,0.862
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk,0.27,0.05,0.00,0,0.00,0.00,0.00,0.343
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64,0.12,0.08,0.00,0.03,0.00,0.00,0.00,0.332
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs,0.23,0.16,0.00,0.04,0.00,0.00,0.00,0.563
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned,0.32,0.06,0.00,0.02,0.00,0.00,0.00,0.322
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec,0.29,0.26,0.00,0.04,0.71,0.00,0.00,1.224
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0,0.26,0.25,0.00,0.07,0.71,0.00,0.00,1.399
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec,0.29,0.26,0.00,0.04,0.71,0.00,0.00,1.232
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0,0.02,0.01,0.00,0,0.36,0.00,0.00,0.230
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.181
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec,0.29,0.27,0.00,0.04,0.71,0.00,0.00,1.263
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram,0,0,0.00,0.00,0.36,0.00,0.00,0.163
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0,0.29,0.26,0.00,0.07,0.71,0.00,0.00,1.415
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram,0.00,0.00,0.00,0.00,0.36,0.00,0.00,0.174
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in,0.44,0.22,0.28,0.14,0.00,0.00,0.00,0.967
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out,0.44,0.36,0.00,0.11,0.00,0.45,0.00,1.908
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore,1.91,0.36,0.00,0.00,91.43,0.00,0.00,22.832
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,2.08,0.36,0.00,0.00,91.43,0.00,0.00,23.278
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps,0.95,0.63,0.00,0.47,10.71,0.00,0.00,3.600
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,0.22,0.02,0.00,0.00,5.36,0.00,0.00,2.023
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,0.22,0.02,0.00,0.00,5.36,0.00,0.00,2.023
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,1.91,0.36,0.00,0.00,91.43,0.00,0.00,22.832
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,2.08,0.36,0.00,0.00,91.43,0.00,0.00,23.278
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps,3.27,1.71,0.00,1.19,91.43,0.00,0.00,19.303
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,1.15,0.12,0.00,0.00,45.71,0.00,0.00,15.008
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,1.15,0.12,0.00,0.00,45.71,0.00,0.00,15.008
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps,1.88,1.14,0.00,0.81,45.71,0.00,0.00,11.135
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,0.61,0.06,0.00,0.00,22.86,0.00,0.00,7.940
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,0.61,0.06,0.00,0.00,22.86,0.00,0.00,7.940
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps,1.11,0.71,0.00,0.47,22.86,0.00,0.00,6.171
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,0.23,0.03,0.00,0.00,11.43,0.00,0.00,3.810
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,0.23,0.03,0.00,0.00,11.43,0.00,0.00,3.810
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments,0.11,0.00,0.00,0.00,0.71,0.00,0.00,0.565
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram,0.11,0.00,0.00,0.00,0.71,0.00,0.00,0.565
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters,0.24,0.03,0.00,0.00,11.43,0.00,0.00,3.648
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram,0.24,0.03,0.00,0.00,11.43,0.00,0.00,3.648
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68,0.44,0.31,0.00,0.09,0.00,0.00,0.00,1.314
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69,0.76,0.45,0.00,0.15,0.00,0.00,0.00,0.871
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters,0.53,0.09,0.00,0.00,22.86,0.00,0.00,5.506
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram,0.50,0.09,0.00,0.00,22.86,0.00,0.00,5.691
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments,0.13,0,0.00,0.00,1.07,0.00,0.00,0.577
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram,0.13,0,0.00,0.00,1.07,0.00,0.00,0.577
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters,1.28,0.26,0.00,0.02,45.71,0.00,0.00,8.784
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram,1.25,0.26,0.00,0.02,45.71,0.00,0.00,7.464
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk,0.27,0.05,0.00,0,0.00,0.00,0.00,0.343
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78,0.18,0.08,0.00,0.03,0.00,0.00,0.00,0.486
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs,0.23,0.16,0.00,0.04,0.00,0.00,0.00,0.435
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned,0.37,0.18,0.00,0.01,0.00,0.45,0.00,1.356
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments,0.26,0,0.18,0.05,0.00,0.00,0.00,0.511
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram,0.26,0,0.18,0.05,0.00,0.00,0.00,0.511
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters,0.07,0,0.00,0.00,0.36,0.00,0.00,0.280
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram,0.07,0,0.00,0.00,0.36,0.00,0.00,0.280
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk,0.41,0.08,0.00,0.02,0.00,0.00,0.00,0.321
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs,0.74,0.37,0.00,0.04,0.00,0.00,0.00,0.614
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18,0.21,0.14,0.00,0.05,0.00,0.00,0.00,0.374
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19,0.76,0.46,0.00,0.15,0.00,0.00,0.00,1.078
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned,0.38,0.20,0.00,0.03,0.00,0.00,0.00,0.635
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.548
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.548
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters,0.11,0,0.00,0.00,2.86,0.00,0.00,1.033
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram,0.11,0,0.00,0.00,2.86,0.00,0.00,1.033
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs,0.74,0.36,0.00,0.02,0.00,0.00,0.00,0.783
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24,0.23,0.14,0.00,0.08,0.00,0.00,0.00,0.580
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25,0.80,0.49,0.00,0.19,0.00,0.00,0.00,1.264
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned,0.39,0.19,0.00,0,0.00,0.00,0.00,0.685
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters,0.07,0,0.00,0.00,0.36,0.00,0.00,0.280
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram,0.07,0,0.00,0.00,0.36,0.00,0.00,0.280
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30,0.09,0.07,0.00,0.02,0.00,0.00,0.00,0.454
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs,0.22,0.16,0.00,0.05,0.00,0.00,0.00,0.463
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.43,0.21,0.00,0.03,0.00,0.00,0.00,0.491
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.554
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.554
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters,0.24,0.03,0.00,0.00,11.43,0.00,0.00,3.648
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram,0.24,0.03,0.00,0.00,11.43,0.00,0.00,3.648
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.340
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters,0.08,0,0.00,0.00,0.71,0.00,0.00,0.408
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram,0.08,0,0.00,0.00,0.71,0.00,0.00,0.408
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36,0.24,0.15,0.00,0.08,0.00,0.00,0.00,0.619
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37,0.88,0.48,0.00,0.19,0.00,0.00,0.00,1.002
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk,0.40,0.07,0.00,0.02,0.00,0.00,0.00,0.261
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs,0.66,0.34,0.00,0.02,0.00,0.00,0.00,0.664
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41,0.88,0.48,0.00,0.18,0.00,0.00,0.00,1.599
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned,0.32,0.18,0.00,0,0.00,0.00,0.00,0.680
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters,0.08,0,0.00,0.00,1.43,0.00,0.00,0.627
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram,0.08,0,0.00,0.00,1.43,0.00,0.00,0.627
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46,0.14,0.08,0.00,0.03,0.00,0.00,0.00,0.493
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs,0.23,0.16,0.00,0.04,0.00,0.00,0.00,0.443
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned,0.35,0.19,0.00,0.02,0.00,0.00,0.00,0.424
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments,0.10,0.00,0.00,0.00,0.71,0.00,0.00,0.561
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram,0.10,0.00,0.00,0.00,0.71,0.00,0.00,0.561
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters,0.92,0.20,0.00,0.03,34.29,0.00,0.00,5.248
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram,0.84,0.20,0.00,0.03,34.29,0.00,0.00,4.969
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk,0.29,0.06,0.00,0,0.00,0.00,0.00,0.342
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters,0.11,0,0.00,0.00,2.86,0.00,0.00,1.033
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram,0.11,0,0.00,0.00,2.86,0.00,0.00,1.033
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52,0.29,0.16,0.00,0.08,0.00,0.00,0.00,0.545
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53,0.92,0.45,0.00,0.16,0.00,0.00,0.00,0.809
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs,0.81,0.33,0.00,0.02,0.00,0.00,0.00,0.919
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57,0.82,0.45,0.00,0.16,0.00,0.00,0.00,1.279
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned,0.34,0.18,0.00,0,0.00,0.00,0.00,0.664
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.548
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram,0.09,0.00,0.00,0.00,0.71,0.00,0.00,0.548
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters,0.13,0.02,0.00,0.00,5.71,0.00,0.00,1.975
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram,0.13,0.02,0.00,0.00,5.71,0.00,0.00,1.975
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62,0.14,0.09,0.00,0.03,0.00,0.00,0.00,0.534
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs,0.25,0.17,0.00,0.04,0.00,0.00,0.00,0.430
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned,0.41,0.18,0.00,0.02,0.00,0.00,0.00,0.413
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation,4.74,2.84,0.00,1.23,0.00,0.00,0.00,8.249
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg,1.02,0.44,0.00,0.08,0.00,0.00,0.00,0.580
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control,0.05,0.03,0.00,0,0.00,0.00,0.00,0.147
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm,4.51,3.08,0.00,0.74,0.00,0.00,0.00,9.623
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic,16.98,15.52,0.00,15.42,0.00,0.00,0.00,9.311
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool,1.10,0.58,0.00,0.03,0.00,0.00,0.00,1.497
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element,0.25,0.18,0.00,0.05,0.00,0.00,0.00,1.488
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult,0.19,0.13,0.00,0.00,0.00,0.00,0.00,0.695
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram,0.54,0.51,0.00,0.00,5.36,0.00,0.00,3.194
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac,0.22,0.18,0.00,0.05,0.00,0.00,0.00,1.518
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup,2.31,1.17,1.89,1.15,0.00,0.00,0.00,2.605
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation,2.47,1.45,0.00,0.65,0.00,0.00,0.00,4.025
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg,1.02,0.41,0.00,0.07,0.00,0.00,0.00,0.639
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic,55.56,48.49,0.55,20.65,0.00,0.00,0.00,182.088
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm,2.35,1.56,0.00,0.38,0.00,0.00,0.00,4.619
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic,4.48,3.99,0.00,3.87,0.00,0.00,0.00,3.122
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool,0.70,0.31,0.00,0.02,0.00,0.00,0.00,0.953
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup,1.05,0.62,0.55,0.48,0.00,0.00,0.00,1.503
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix,54.09,46.29,0.00,16.26,0.00,0.00,0.00,182.933
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml,94.65,77.85,9.68,13.09,0.00,47.73,0.00,1313.643
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber,21.23,14.38,0.39,1.34,0.00,5.45,0.00,234.473
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary,24.25,19.95,5.11,3.78,0.00,5.45,0.00,243.503
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b,19.08,17.33,0.64,1.78,0.00,0.00,0.00,192.512
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned,18.44,17.02,0.64,1.80,0.00,0.00,0.00,199.222
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper,70.89,53.96,4.40,7.08,0.00,32.73,0.00,874.664
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Hop,2.28,1.59,0.00,0.18,0.00,5.45,0.00,21.817
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock,1.53,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector,0.68,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc,0.19,0.17,0.00,0.06,0.00,0.45,0.00,1.462
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Move,1.73,1.02,0.00,0.15,0.00,3.64,0.00,12.474
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b,0.64,0.56,0.00,0.00,0.00,1.82,0.00,6.850
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1,0.21,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2,0.08,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5,0.66,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator,93.17,77.28,8.71,11.44,0.00,47.73,0.00,1333.638
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector,2.06,1.49,0.18,0.51,0.00,0.00,0.00,2.172
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette,0.66,0.05,0.00,0.02,0.00,0.00,0.00,0.148
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer,1.92,0.70,0.37,0.74,0.00,0.00,0.00,3.123
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper,48.84,39.60,0.87,4.62,0.00,27.27,0.00,600.848
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b,19.82,13.91,0.00,0.80,0.00,0.00,0.00,210.981
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b,0.07,0.06,0.00,0.00,0.00,0.00,0.00,0.149
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/dual,0.05,0.00,0.14,0.03,0.00,0.00,0.00,0.227
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/dual2,0.02,0.00,0.07,0.02,0.00,0.00,0.00,0.165
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/dual3,0.02,0.00,0.05,0,0.00,0.00,0.00,0.130
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww,0.05,0.00,0.14,0.03,0.00,0.00,0.00,0.214
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32,0.61,0.56,0.00,0.00,0.00,1.82,0.00,7.175
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc,0.63,0.56,0.00,0.12,0.00,1.82,0.00,7.110
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/rng,0.18,0.16,0.00,0.10,0.00,0.00,0.00,1.186
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30,19.08,17.33,0.64,1.78,0.00,0.00,0.00,192.512
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b,0.07,0.06,0.00,0.00,0.00,0.00,0.00,0.149
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b,0.12,0.12,0.00,0.00,0.00,0.00,0.00,0.192
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B,6.94,4.12,0.00,2.15,15.71,0.00,0.00,12.477
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a,0.03,0.02,0.00,0.01,1.43,0.00,0.00,0.694
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b,0.03,0.02,0.00,0.01,3.21,0.00,0.00,1.636
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x,0.03,0.02,0.00,0.01,2.86,0.00,0.00,0.921
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a,0.04,0.03,0.00,0.02,0.71,0.00,0.00,0.357
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c,0.05,0.03,0.00,0.02,1.43,0.00,0.00,0.484
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d,0.05,0.03,0.00,0.02,2.86,0.00,0.00,0.747
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a,0.08,0.06,0.00,0.03,0.71,0.00,0.00,0.443
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c,0.07,0.05,0.00,0.03,1.43,0.00,0.00,0.570
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d,0.08,0.06,0.00,0.03,2.86,0.00,0.00,0.832
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f,0.05,0.04,0.00,0.02,1.43,0.00,0.00,0.499
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g,0.05,0.04,0.00,0.02,3.21,0.00,0.00,1.455
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x,0.04,0.03,0.00,0.02,2.86,0.00,0.00,0.724
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkPktMerge,0.08,0.03,0.00,0.02,6.43,0.00,0.00,1.683
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a,0.05,0.03,0.00,0.01,3.21,0.00,0.00,0.812
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a,0.08,0.06,0.00,0.03,3.21,0.00,0.00,0.923
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B,2.74,1.77,0.00,0.86,3.57,0.00,0.00,2.665
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a,0.00,0.00,0.00,0.00,1.43,0.00,0.00,0.347
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b,0.00,0.00,0.00,0.00,0.71,0.00,0.00,0.226
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c,0.03,0.02,0.00,0.01,1.43,0.00,0.00,0.694
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a,0.12,0.08,0.00,0.04,1.43,0.00,0.00,0.645
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b,0.05,0.03,0.00,0.02,0.71,0.00,0.00,0.347
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c,0.05,0.04,0.00,0.02,1.43,0.00,0.00,0.499
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200,5.11,4.11,0.28,0.88,0.00,1.82,0.00,9.747
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu,1.05,0.73,0.00,0.00,0.00,0.00,0.00,2.427
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr,0.02,0.02,0.00,0.02,0.00,0.00,0.00,0.112
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl,0.27,0.13,0.00,0.05,0.00,0.00,0.00,0.566
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except,0.41,0.31,0.00,0.11,0.00,0.00,0.00,0.963
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze,0.02,0.02,0.00,0,0.00,0.00,0.00,0.118
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc,0.53,0.40,0.00,0.05,0.00,0.00,0.00,1.526
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if,0.18,0.17,0.00,0.03,0.00,0.00,0.00,0.395
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu,0.27,0.22,0.00,0.00,0.00,0.00,0.00,0.588
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg,0.10,0.09,0.00,0.00,0.00,0.00,0.00,0.289
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac,1.26,1.16,0.00,0.26,0.00,1.82,0.00,11.671
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes,0.13,0.13,0.00,0.12,0.00,0.00,0.00,0.129
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem,0.06,0.05,0.00,0.00,0.00,0.00,0.00,0.153
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf,0.35,0.21,0.28,0.18,0.00,0.00,0.00,0.973
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs,0.71,0.60,0.00,0.03,0.00,0.00,0.00,1.551
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux,0.14,0.06,0.00,0.06,0.00,0.00,0.00,0.281
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop,4.67,1.94,0.13,0.94,0.00,4.09,0.00,19.535
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp,0.77,0.58,0.00,0.14,0.00,0.00,0.00,4.510
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21,0.04,0.03,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3,0,0.00,0.00,0.00,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3,0.15,0.09,0.00,0.09,0.00,0.00,0.00,0.702
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap,0.09,0.07,0.00,0.03,0.00,0.00,0.00,0.425
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult,0.09,0.09,0.00,0.09,0.00,4.09,0.00,11.574
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont,0.56,0.22,0.00,0.05,0.00,0.00,0.00,0.273
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend,0.26,0.15,0.00,0.07,0.00,0.00,0.00,0.319
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve,0.68,0.02,0.00,0,0.00,0.00,0.00,0.369
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter,1.87,1.25,0.00,0.49,0.00,0.00,0.00,6.436
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory,0.92,0.03,0.12,0.04,0.00,0.00,0.00,0.567
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller,0.65,0.33,0.00,0.22,0.00,0.00,0.00,0.555
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4,0.06,0,0.12,0.04,0.00,0.00,0.00,0.123
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/sha,2.31,1.82,0.00,1.07,0.00,0.00,0.00,10.899
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/single_ff,0,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree,1.32,0.91,0.51,0.28,0.00,0.45,0.00,6.231
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/addersub,0.10,0.09,0.00,0.00,0.00,0.00,0.00,0.369
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve,0.06,0.05,0.00,0.00,0.00,0.00,0.00,0.120
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/data_mem,0.15,0.07,0.18,0.06,0.00,0.00,0.00,0.239
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub,0.10,0.09,0.00,0.00,0.00,0.00,0.00,0.369
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter,0.14,0.06,0.00,0.06,0.00,0.00,0.00,0.337
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult,0.06,0.03,0.00,0.00,0.00,1.36,0.00,3.236
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/full_adder,0,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg,0.05,0,0.00,0.00,0.00,0.00,0.00,0.112
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/ifetch,0.25,0.12,0.14,0.09,0.00,0.00,0.00,0.564
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit,0.08,0.06,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/mul,0.02,0.01,0.00,0,0.00,0.45,0.00,1.227
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall,0,0,0.00,0,0.00,0.00,0.00,0.110
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/pcadder,0.06,0.06,0.00,0.00,0.00,0.00,0.00,0.145
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1,0,0,0.00,0,0.00,0.00,0.00,0.108
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26,0.03,0,0.00,0.00,0.00,0.00,0.00,0.110
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32,0.05,0,0.00,0.00,0.00,0.00,0.00,0.113
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/reg_file,0.08,0.02,0.18,0.06,0.00,0.00,0.00,0.155
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit,0,0,0.00,0,0.00,0.00,0.00,0.106
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator,0.09,0.07,0.00,0.00,0.00,0.00,0.00,0.133
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/spree_submodules/zeroer,0.02,0,0.00,0.00,0.00,0.00,0.00,0.103
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0,15.18,5.36,3.85,5.22,0.00,0.00,0.00,28.594
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res,0.09,0.04,0.00,0.04,0.00,0.00,0.00,0.382
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max,0.71,0.48,0.00,0.25,0.00,0.00,0.00,3.734
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr,0.13,0.04,0.00,0.03,0.00,0.00,0.00,0.392
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1,0.09,0.03,0.05,0.05,0.00,0.00,0.00,0.402
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1,0.06,0.00,0.00,0.00,0.00,0.00,0.00,0.134
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2,0.05,0.00,0.00,0.00,0.00,0.00,0.00,0.136
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1,1.42,0.02,0.00,0,0.00,0.00,0.00,0.672
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20,1.35,0.55,0.00,0.55,0.00,0.00,0.00,4.607
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20,1.89,0.87,0.00,0.87,0.00,0.00,0.00,9.728
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler,0.72,0.33,0.21,0.35,0.00,0.00,0.00,4.515
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr,0.42,0.16,0.00,0.14,0.00,0.00,0.00,1.540
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr,0.38,0.16,0.14,0.18,0.00,0.00,0.00,1.610
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1,0.02,0.00,0.00,0.00,0.00,0.00,0.00,0.105
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316,0.02,0.00,0.02,0,0.00,0.00,0.00,0.133
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496,0.12,0.00,0.09,0.02,0.00,0.00,0.00,0.149
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20,1.23,0.55,0.54,0.73,0.00,0.00,0.00,5.579
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20,1.59,0.87,0.57,1.06,0.00,0.00,0.00,10.661
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1,36.80,26.32,0.00,9.41,0.00,0.00,0.00,74.397
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr,0.38,0.30,0.00,0.09,0.00,0.00,0.00,1.825
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq,0.38,0.30,0.00,0.09,0.00,0.00,0.00,2.417
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider,0.08,0.07,0.00,0.04,0.00,0.00,0.00,0.367
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider,0.06,0.05,0.00,0.04,0.00,0.00,0.00,0.140
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0,0.80,0.19,0.00,0.18,0.00,0.00,0.00,0.782
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1,1.72,0.03,0.00,0,0.00,0.00,0.00,0.896
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg,0.03,0.00,0.00,0.00,0.00,0.00,0.00,0.107
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10,5.05,3.47,0.00,1.09,0.00,0.00,0.00,28.267
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20,8.48,6.25,0.00,2.15,0.00,0.00,0.00,50.570
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq,2.55,1.89,0.00,0.61,0.00,0.00,0.00,15.651
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm,0.29,0.10,0.00,0.09,0.00,0.00,0.00,0.255
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10,5.47,3.67,0.00,1.29,0.00,0.00,0.00,23.323
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20,9.09,6.46,0.00,2.35,0.00,0.00,0.00,42.127
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq,3.50,2.09,0.00,0.78,0.00,0.00,0.00,13.500
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2,36.79,18.42,2.62,8.15,0.00,95.45,0.00,475.004
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1,0.56,0.36,0.00,0.15,0.00,0.00,0.00,2.788
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2,0.49,0.34,0.00,0.14,0.00,0.00,0.00,2.837
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3,0.57,0.37,0.00,0.15,0.00,0.00,0.00,3.037
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr,2.47,0.59,0.17,0.33,0.00,18.64,0.00,46.955
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1,0.14,0.00,0.00,0.00,0.00,3.18,0.00,5.754
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2,0.12,0.03,0.05,0.02,0.00,2.27,0.00,3.746
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3,0.12,0.00,0.00,0.00,0.00,2.73,0.00,4.644
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1,0.93,0.25,0.00,0.16,0.00,0.00,0.00,0.522
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr,1.24,0.59,0.05,0.33,0.00,0.00,0.00,7.474
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7,2.92,1.90,0.14,0.88,0.00,0.00,0.00,17.117
/misc/scratch/zwei1/reports_3/raw_designs/vtr_designs/verilog/stereovision3,0.26,0.12,0.00,0.07,0.00,0.00,0.00,0.486
