Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:17:38 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_57_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.980ns (28.621%)  route 2.444ns (71.378%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 7.186 - 4.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.682ns (routing 1.802ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.636ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=18126, routed)       2.682     3.640    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X174Y170       FDCE                                         r  Delay1No17_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y170       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.719 r  Delay1No17_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.892     4.611    Delay1No16_instance/Y_reg[33]_0[1]
    SLICE_X187Y203       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     4.701 r  Delay1No16_instance/geqOp_carry_i_16__4/O
                         net (fo=1, routed)           0.013     4.714    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X187Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.906 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.932    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X187Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.947 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.973    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X187Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.025 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.293     5.318    Delay1No17_instance/CO[0]
    SLICE_X192Y204       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     5.384 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.242     5.626    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X192Y204       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.727 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.071     5.798    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X192Y204       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     5.947 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__4/O
                         net (fo=32, routed)          0.350     6.297    Delay1No17_instance/Y_reg[23]_0
    SLICE_X187Y199       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     6.334 r  Delay1No17_instance/shiftedFracY_d1[18]_i_3__4/O
                         net (fo=5, routed)           0.251     6.585    Delay1No17_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X188Y197       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     6.733 r  Delay1No17_instance/shiftedFracY_d1[6]_i_1__4/O
                         net (fo=2, routed)           0.208     6.941    Delay1No17_instance/level4[2]
    SLICE_X191Y197       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.992 r  Delay1No17_instance/shiftedFracY_d1[22]_i_1__4/O
                         net (fo=1, routed)           0.072     7.064    Sum10_1_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X191Y197       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=18126, routed)       2.519     7.186    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X191Y197       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.457     7.643    
                         clock uncertainty           -0.035     7.608    
    SLICE_X191Y197       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.633    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.569    




