$date
	Wed Jan  3 15:42:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB_ContadorHaciaArriba_EN_UD_LC $end
$var wire 4 ! cuenta [3:0] $end
$var reg 1 " LC $end
$var reg 1 # UD $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 4 & entradaParalela [3:0] $end
$var reg 1 ' rst $end
$scope module DUT $end
$var wire 1 " LC $end
$var wire 1 # UD $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 4 ( entradaParalela [3:0] $end
$var wire 1 ' rst $end
$var reg 4 ) cuenta [3:0] $end
$var reg 4 * next_state [3:0] $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
b111 (
0'
b111 &
1%
0$
0#
0"
bx !
$end
#5000
1$
#10000
b101 *
b0 !
b0 )
b101 &
b101 (
1"
1'
b0 +
0$
#15000
1$
#20000
b101 !
b101 )
b101 +
0$
#25000
1$
#30000
0$
#35000
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
b110 *
0"
0$
#115000
1$
#120000
b110 !
b110 )
b111 *
b110 +
0$
#125000
1$
#130000
b111 !
b111 )
b1000 *
b111 +
0$
#135000
1$
#140000
b1000 !
b1000 )
b1001 *
b1000 +
0$
#145000
1$
#150000
b1001 !
b1001 )
b1010 *
b1001 +
0$
#155000
1$
#160000
b1010 !
b1010 )
b1011 *
b1010 +
0$
#165000
1$
#170000
b1011 !
b1011 )
b1100 *
b1011 +
0$
#175000
1$
#180000
b1100 !
b1100 )
b1101 *
b1100 +
0$
#185000
1$
#190000
b1101 !
b1101 )
b1110 *
b1101 +
0$
#195000
1$
#200000
b1110 !
b1110 )
b1111 *
b1110 +
0$
#205000
1$
#210000
b1111 !
b1111 )
b0 *
b1111 +
0$
