=====
SETUP
-0.499
18.462
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_ppi/u_ppi_0/ff_port_c_7_s5
16.152
16.669
u_ppi/u_ppi_0/ff_port_c_7_s3
17.133
17.595
u_ppi/u_ppi_0/ff_port_c_7_s1
18.462
=====
SETUP
-0.028
17.991
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
u_ppi/u_ppi_0/n82_s4
15.194
15.656
u_ppi/u_ppi_0/n82_s2
15.657
16.110
u_ppi/u_ppi_0/ff_port_c_5_s3
16.805
17.375
u_ppi/u_ppi_0/ff_port_c_5_s1
17.991
=====
SETUP
0.165
17.798
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_ppi/u_ppi_0/ff_port_c_7_s5
16.152
16.669
u_ppi/u_ppi_0/ff_port_c_6_s3
17.192
17.654
u_ppi/u_ppi_0/ff_port_c_6_s1
17.798
=====
SETUP
0.223
17.739
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_ppi/u_ppi_0/ff_port_c_7_s5
16.152
16.669
u_ppi/u_ppi_0/ff_port_c_2_s3
17.133
17.595
u_ppi/u_ppi_0/ff_port_c_2_s1
17.739
=====
SETUP
0.223
17.739
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_ppi/u_ppi_0/ff_port_c_7_s5
16.152
16.669
u_ppi/u_ppi_0/ff_port_c_3_s3
17.133
17.595
u_ppi/u_ppi_0/ff_port_c_3_s1
17.739
=====
SETUP
0.444
17.519
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
u_ppi/u_ppi_0/n82_s4
15.194
15.656
u_ppi/u_ppi_0/n82_s2
15.657
16.110
u_ppi/u_ppi_0/ff_port_c_4_s3
16.805
17.375
u_ppi/u_ppi_0/ff_port_c_4_s1
17.519
=====
SETUP
0.503
17.459
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_1_s7
15.310
15.827
w_sdram_d_1_s0
16.997
17.459
u_sdram/ff_wdata_1_s0
17.459
=====
SETUP
0.675
17.288
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_3_s7
15.310
15.827
u_ppi/u_ppi_0/ff_port_c_1_s3
16.573
17.143
u_ppi/u_ppi_0/ff_port_c_1_s1
17.288
=====
SETUP
0.687
17.275
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
u_ppi/u_ppi_0/n82_s4
15.194
15.656
u_ppi/u_ppi_0/n82_s2
15.657
16.110
u_ppi/u_ppi_0/n82_s1
16.561
17.131
u_ppi/u_ppi_0/ff_port_c_0_s0
17.275
=====
SETUP
0.807
17.156
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
w_sdram_d_2_s0
16.694
17.156
u_sdram/ff_wdata_2_s0
17.156
=====
SETUP
0.817
17.146
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_3_s7
15.310
15.827
u_ppi/u_ppi_0/n71_s1
16.576
17.146
u_ppi/u_ppi_0/ff_port_c_3_s1
17.146
=====
SETUP
0.840
17.122
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_3_s7
15.310
15.827
w_sdram_d_3_s0
16.660
17.122
u_sdram/ff_wdata_3_s0
17.122
=====
SETUP
0.852
17.111
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_1_s7
15.310
15.827
u_ppi/u_ppi_0/n73_s1
16.562
17.111
u_ppi/u_ppi_0/ff_port_c_1_s1
17.111
=====
SETUP
0.936
17.027
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_0_s7
15.043
15.560
w_sdram_d_0_s0
16.565
17.027
u_sdram/ff_wdata_0_s0
17.027
=====
SETUP
0.997
16.966
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_0_s7
15.043
15.560
u_ppi/u_ppi_0/n70_s1
16.396
16.966
u_ppi/u_ppi_0/ff_port_c_4_s1
16.966
=====
SETUP
0.997
16.966
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_0_s7
15.043
15.560
u_ppi/u_ppi_0/n69_s1
16.396
16.966
u_ppi/u_ppi_0/ff_port_c_5_s1
16.966
=====
SETUP
0.997
16.966
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_0_s7
15.043
15.560
u_ppi/u_ppi_0/n68_s1
16.396
16.966
u_ppi/u_ppi_0/ff_port_c_6_s1
16.966
=====
SETUP
1.018
16.944
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_0_s7
15.043
15.560
u_ppi/u_ppi_0/ff_port_a_0_s0
16.944
=====
SETUP
1.077
16.885
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_1_s7
15.310
15.827
u_ppi/u_ppi_0/ff_port_a_1_s0
16.885
=====
SETUP
0.621
17.363
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_3_s7
15.310
15.827
u_z80/ff_dinst_3_s0
17.363
=====
SETUP
0.764
17.220
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_3_s7
15.310
15.827
u_z80/ff_di_reg_3_s0
17.220
=====
SETUP
0.791
17.194
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_1_s7
15.310
15.827
u_z80/ff_dinst_1_s0
17.194
=====
SETUP
0.809
17.175
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_1_s7
15.310
15.827
u_z80/ff_di_reg_1_s0
17.175
=====
SETUP
0.920
17.065
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_z80/ff_dinst_2_s0
17.065
=====
SETUP
0.929
17.056
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s4
9.528
10.045
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
11.302
11.673
u_z80/n279_s11
12.338
12.709
u_z80/n279_s6
12.880
13.251
u_z80/n279_s4
13.255
13.708
d_2_s7
15.126
15.681
u_z80/ff_di_reg_2_s0
17.056
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_12_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_10_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_9_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_3_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_8_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_1_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.217
6.081
5.864
u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.081
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.089
