aag 163 24 2 1 137
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50 1
52 327
54
54 52 50
56 34 19
58 35 18
60 59 57
62 34 18
64 61 3
66 60 2
68 67 65
70 37 21
72 70 62
74 36 21
76 74 63
78 77 73
80 37 20
82 80 63
84 83 78
86 36 20
88 86 62
90 89 84
92 91 5
94 90 4
96 95 93
98 62 36
100 62 20
102 101 99
104 102 87
106 39 23
108 106 105
110 38 23
112 110 104
114 113 109
116 39 22
118 116 104
120 119 114
122 38 22
124 122 105
126 125 120
128 127 7
130 126 6
132 131 129
134 105 38
136 105 22
138 137 135
140 138 123
142 41 25
144 142 141
146 40 25
148 146 140
150 149 145
152 41 24
154 152 140
156 155 150
158 40 24
160 158 141
162 161 156
164 163 9
166 162 8
168 167 165
170 141 40
172 141 24
174 173 171
176 174 159
178 43 27
180 178 177
182 42 27
184 182 176
186 185 181
188 43 26
190 188 176
192 191 186
194 42 26
196 194 177
198 197 192
200 199 11
202 198 10
204 203 201
206 177 42
208 177 26
210 209 207
212 210 195
214 45 29
216 214 213
218 44 29
220 218 212
222 221 217
224 45 28
226 224 212
228 227 222
230 44 28
232 230 213
234 233 228
236 235 13
238 234 12
240 239 237
242 213 44
244 213 28
246 245 243
248 246 231
250 47 31
252 250 249
254 46 31
256 254 248
258 257 253
260 47 30
262 260 248
264 263 258
266 46 30
268 266 249
270 269 264
272 271 15
274 270 14
276 275 273
278 249 46
280 249 30
282 281 279
284 282 267
286 49 33
288 286 285
290 48 33
292 290 284
294 293 289
296 49 32
298 296 284
300 299 294
302 48 32
304 302 285
306 305 300
308 307 17
310 306 16
312 311 309
314 96 68
316 314 132
318 316 168
320 318 204
322 320 240
324 322 276
326 324 312
i0 controllable_c<0>
i1 controllable_c<1>
i2 controllable_c<2>
i3 controllable_c<3>
i4 controllable_c<4>
i5 controllable_c<5>
i6 controllable_c<6>
i7 controllable_c<7>
i8 a<0>
i9 a<1>
i10 a<2>
i11 a<3>
i12 a<4>
i13 a<5>
i14 a<6>
i15 a<7>
i16 b<0>
i17 b<1>
i18 b<2>
i19 b<3>
i20 b<4>
i21 b<5>
i22 b<6>
i23 b<7>
l0 n51
l1 err_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:24:58 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv add8.v   ---gives--> add8.mv
> abc -c "read_blif_mv add8.mv; write_aiger -s add8n.aig"   ---gives--> add8n.aig
> aigtoaig add8n.aig add8n.aag   ---gives--> add8n.aag (this file)
Content of add8.v:
// realizable
module bench(clk, a, b, controllable_c, err);
  input clk;
  input [7:0] a;
  input [7:0] b;
  input [7:0] controllable_c;
  output err;
  reg err;

  initial
  begin
    err = 1'b0;
  end

  always @ (posedge clk)
  begin
    if(controllable_c == a + b)
         err = 1'b0;
      else
         err = 1'b1;
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 8/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.012 [SYNTCOMP2014-RealSeq]
#.
