
EX_MODBUS_IDLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085ac  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08008790  08008790  00009790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bf4  08008bf4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bf4  08008bf4  00009bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bfc  08008bfc  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bfc  08008bfc  00009bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c00  08008c00  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008c04  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  200001d4  08008dd8  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  08008dd8  0000a5e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e24f  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ac  00000000  00000000  00018453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  0001a800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000089c  00000000  00000000  0001b358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2c3  00000000  00000000  0001bbf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9a5  00000000  00000000  00039eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b89b8  00000000  00000000  0004885c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101214  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cf8  00000000  00000000  00101258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00104f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008774 	.word	0x08008774

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008774 	.word	0x08008774

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f2a:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f2e:	4a11      	ldr	r2, [pc, #68]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f36:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f46:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f4e:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <MX_DMA_Init+0x50>)
 8000f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	200b      	movs	r0, #11
 8000f60:	f000 fe83 	bl	8001c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f64:	200b      	movs	r0, #11
 8000f66:	f000 fe9a 	bl	8001c9e <HAL_NVIC_EnableIRQ>

}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40021000 	.word	0x40021000

08000f78 <MX_GPIO_Init>:
        * EXTI
     PB8-BOOT0   ------> FDCAN1_RX
     PB9   ------> FDCAN1_TX
*/
void MX_GPIO_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	4a15      	ldr	r2, [pc, #84]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000f94:	f043 0320 	orr.w	r3, r3, #32
 8000f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9a:	4b13      	ldr	r3, [pc, #76]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9e:	f003 0320 	and.w	r3, r3, #32
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <MX_GPIO_Init+0x70>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fbe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000fd0:	2309      	movs	r3, #9
 8000fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_GPIO_Init+0x74>)
 8000fdc:	f001 f9ac 	bl	8002338 <HAL_GPIO_Init>

}
 8000fe0:	bf00      	nop
 8000fe2:	3720      	adds	r7, #32
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	48000400 	.word	0x48000400

08000ff0 <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// printf 함수 리디렉션
int __io_putchar(int ch)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
    (void)HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8000ff8:	1d39      	adds	r1, r7, #4
 8000ffa:	2364      	movs	r3, #100	@ 0x64
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4804      	ldr	r0, [pc, #16]	@ (8001010 <__io_putchar+0x20>)
 8001000:	f002 fb56 	bl	80036b0 <HAL_UART_Transmit>
    return ch;
 8001004:	687b      	ldr	r3, [r7, #4]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000308 	.word	0x20000308

08001014 <calcCRC16>:
 * @brief Modbus RTU 관련
 */

// Modbus RTU CRC16 계산 함수
static uint16_t calcCRC16(uint8_t *data, uint16_t length)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;                // 1111 1111 1111 1111
 8001020:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001024:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++) // 들어온 모든 데이터에 대해..
 8001026:	2300      	movs	r3, #0
 8001028:	81bb      	strh	r3, [r7, #12]
 800102a:	e022      	b.n	8001072 <calcCRC16+0x5e>
    {
        crc ^= data[i];                       // 0xFFFF 와 XOR 연산
 800102c:	89bb      	ldrh	r3, [r7, #12]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	89fb      	ldrh	r3, [r7, #14]
 8001038:	4053      	eors	r3, r2
 800103a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) // 모든 비트에 대해 ..
 800103c:	2300      	movs	r3, #0
 800103e:	72fb      	strb	r3, [r7, #11]
 8001040:	e011      	b.n	8001066 <calcCRC16+0x52>
        {
            if (crc & 0x0001) // LSB가 1이라면..
 8001042:	89fb      	ldrh	r3, [r7, #14]
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d006      	beq.n	800105a <calcCRC16+0x46>
            {
                crc = (crc >> 1) ^ 0xA001; // 오른쪽 쉬프트 한칸 -> 0xA001과 XOR연산
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	085b      	lsrs	r3, r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <calcCRC16+0x74>)
 8001054:	4053      	eors	r3, r2
 8001056:	81fb      	strh	r3, [r7, #14]
 8001058:	e002      	b.n	8001060 <calcCRC16+0x4c>
            }
            else
            {
                crc = crc >> 1; // LSB가 0이라면... 쉬프트만...
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) // 모든 비트에 대해 ..
 8001060:	7afb      	ldrb	r3, [r7, #11]
 8001062:	3301      	adds	r3, #1
 8001064:	72fb      	strb	r3, [r7, #11]
 8001066:	7afb      	ldrb	r3, [r7, #11]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d9ea      	bls.n	8001042 <calcCRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) // 들어온 모든 데이터에 대해..
 800106c:	89bb      	ldrh	r3, [r7, #12]
 800106e:	3301      	adds	r3, #1
 8001070:	81bb      	strh	r3, [r7, #12]
 8001072:	89ba      	ldrh	r2, [r7, #12]
 8001074:	887b      	ldrh	r3, [r7, #2]
 8001076:	429a      	cmp	r2, r3
 8001078:	d3d8      	bcc.n	800102c <calcCRC16+0x18>
            }
        }
    }
    return crc;
 800107a:	89fb      	ldrh	r3, [r7, #14]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	ffffa001 	.word	0xffffa001

0800108c <modbusRequest>:

// Modbus RTU 요청 전송
HAL_StatusTypeDef modbusRequest(uint8_t slave_addr, uint8_t func_code, uint16_t start_addr, uint16_t reg_count)
{
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b087      	sub	sp, #28
 8001090:	af00      	add	r7, sp, #0
 8001092:	4604      	mov	r4, r0
 8001094:	4608      	mov	r0, r1
 8001096:	4611      	mov	r1, r2
 8001098:	461a      	mov	r2, r3
 800109a:	4623      	mov	r3, r4
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	4603      	mov	r3, r0
 80010a0:	71bb      	strb	r3, [r7, #6]
 80010a2:	460b      	mov	r3, r1
 80010a4:	80bb      	strh	r3, [r7, #4]
 80010a6:	4613      	mov	r3, r2
 80010a8:	807b      	strh	r3, [r7, #2]
    uint8_t request_frame[MODBUS_REQUEST_SIZE];
    uint16_t crc;

    // 프레임 구성
    request_frame[0] = slave_addr;
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	733b      	strb	r3, [r7, #12]
    request_frame[1] = func_code;
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	737b      	strb	r3, [r7, #13]
    request_frame[2] = (start_addr >> 8) & 0xFF; // 시작 주소 상위 바이트
 80010b2:	88bb      	ldrh	r3, [r7, #4]
 80010b4:	0a1b      	lsrs	r3, r3, #8
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	73bb      	strb	r3, [r7, #14]
    request_frame[3] = start_addr & 0xFF;        // 시작 주소 하위 바이트
 80010bc:	88bb      	ldrh	r3, [r7, #4]
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	73fb      	strb	r3, [r7, #15]
    request_frame[4] = (reg_count >> 8) & 0xFF;  // 레지스터 개수 상위 바이트
 80010c2:	887b      	ldrh	r3, [r7, #2]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	743b      	strb	r3, [r7, #16]
    request_frame[5] = reg_count & 0xFF;         // 레지스터 개수 하위 바이트
 80010cc:	887b      	ldrh	r3, [r7, #2]
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	747b      	strb	r3, [r7, #17]

    // CRC 계산 (첫 6바이트에 대해)
    crc = calcCRC16(request_frame, 6);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	2106      	movs	r1, #6
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff9b 	bl	8001014 <calcCRC16>
 80010de:	4603      	mov	r3, r0
 80010e0:	82fb      	strh	r3, [r7, #22]

    request_frame[6] = crc & 0xFF;        // CRC 하위 바이트 (리틀엔디안)
 80010e2:	8afb      	ldrh	r3, [r7, #22]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	74bb      	strb	r3, [r7, #18]
    request_frame[7] = (crc >> 8) & 0xFF; // CRC 상위 바이트
 80010e8:	8afb      	ldrh	r3, [r7, #22]
 80010ea:	0a1b      	lsrs	r3, r3, #8
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	74fb      	strb	r3, [r7, #19]
 *  - 모든 데이터가 전송 완료(TC 플래그 set)될 때까지 대기하여, 마지막 바이트까지 온전히 라인에 출력됨을 보장합니다.
 *  - TC 확인 후 DE 핀을 LOW로 변경해 수신모드로 전환합니다.
 *  - (이 과정이 없으면 마지막 바이트 송신 전에 수신모드로 바뀌어 모드버스 통신 오류가 발생할 수 있음)
 */
    // UART3(RS485)로 전송
    HAL_GPIO_WritePin(Modbus_DE_GPIO_Port, Modbus_DE_Pin, GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010f8:	4813      	ldr	r0, [pc, #76]	@ (8001148 <modbusRequest+0xbc>)
 80010fa:	f001 fa9f 	bl	800263c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart3, request_frame, MODBUS_REQUEST_SIZE, 1000);
 80010fe:	f107 010c 	add.w	r1, r7, #12
 8001102:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001106:	2208      	movs	r2, #8
 8001108:	4810      	ldr	r0, [pc, #64]	@ (800114c <modbusRequest+0xc0>)
 800110a:	f002 fad1 	bl	80036b0 <HAL_UART_Transmit>
 800110e:	4603      	mov	r3, r0
 8001110:	757b      	strb	r3, [r7, #21]
    while (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TC) == RESET); // 전송 완료 기다림
 8001112:	bf00      	nop
 8001114:	4b0d      	ldr	r3, [pc, #52]	@ (800114c <modbusRequest+0xc0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800111e:	2b40      	cmp	r3, #64	@ 0x40
 8001120:	d1f8      	bne.n	8001114 <modbusRequest+0x88>
    HAL_GPIO_WritePin(Modbus_DE_GPIO_Port, Modbus_DE_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001128:	4807      	ldr	r0, [pc, #28]	@ (8001148 <modbusRequest+0xbc>)
 800112a:	f001 fa87 	bl	800263c <HAL_GPIO_WritePin>

    if (status != HAL_OK)
 800112e:	7d7b      	ldrb	r3, [r7, #21]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d004      	beq.n	800113e <modbusRequest+0xb2>
    {
        printf("Modbus Request Failed: Status=%d\r\n", status);
 8001134:	7d7b      	ldrb	r3, [r7, #21]
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	@ (8001150 <modbusRequest+0xc4>)
 800113a:	f005 fb3f 	bl	80067bc <iprintf>
    }
    return status;
 800113e:	7d7b      	ldrb	r3, [r7, #21]
}
 8001140:	4618      	mov	r0, r3
 8001142:	371c      	adds	r7, #28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}
 8001148:	48000400 	.word	0x48000400
 800114c:	2000039c 	.word	0x2000039c
 8001150:	08008790 	.word	0x08008790

08001154 <modbusResponse>:

// Modbus RTU 응답 처리
HAL_StatusTypeDef modbusResponse(uint8_t *response_data, uint16_t length)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	460b      	mov	r3, r1
 800115e:	807b      	strh	r3, [r7, #2]
    // CRC 계산
    uint16_t calc_crc = calcCRC16(response_data, length - 2);
 8001160:	887b      	ldrh	r3, [r7, #2]
 8001162:	3b02      	subs	r3, #2
 8001164:	b29b      	uxth	r3, r3
 8001166:	4619      	mov	r1, r3
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff53 	bl	8001014 <calcCRC16>
 800116e:	4603      	mov	r3, r0
 8001170:	81fb      	strh	r3, [r7, #14]

    // Modbus RTU는 리틀엔디안 표준 사용
    uint16_t recv_crc = response_data[length - 2] | (response_data[length - 1] << 8);
 8001172:	887b      	ldrh	r3, [r7, #2]
 8001174:	3b02      	subs	r3, #2
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b21a      	sxth	r2, r3
 800117e:	887b      	ldrh	r3, [r7, #2]
 8001180:	3b01      	subs	r3, #1
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	440b      	add	r3, r1
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b21b      	sxth	r3, r3
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21b      	sxth	r3, r3
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	81bb      	strh	r3, [r7, #12]

    if (calc_crc != recv_crc)
 8001194:	89fa      	ldrh	r2, [r7, #14]
 8001196:	89bb      	ldrh	r3, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d007      	beq.n	80011ac <modbusResponse+0x58>
    {
        printf("[ERROR] CRC mismatch: calc=0x%04X, recv=0x%04X\r\n", calc_crc, recv_crc);
 800119c:	89fb      	ldrh	r3, [r7, #14]
 800119e:	89ba      	ldrh	r2, [r7, #12]
 80011a0:	4619      	mov	r1, r3
 80011a2:	480a      	ldr	r0, [pc, #40]	@ (80011cc <modbusResponse+0x78>)
 80011a4:	f005 fb0a 	bl	80067bc <iprintf>
        return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e00b      	b.n	80011c4 <modbusResponse+0x70>
    }

    // 슬레이브 주소 확인
    Modbus_Response_t *response = (Modbus_Response_t *)response_data;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	60bb      	str	r3, [r7, #8]
    if (response->slave_addr != MODBUS_SLAVE_ADDR)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d001      	beq.n	80011bc <modbusResponse+0x68>
    {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e003      	b.n	80011c4 <modbusResponse+0x70>
    }

    parseSensorData(response);
 80011bc:	68b8      	ldr	r0, [r7, #8]
 80011be:	f000 f807 	bl	80011d0 <parseSensorData>
    return HAL_OK;
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	080087b4 	.word	0x080087b4

080011d0 <parseSensorData>:

// 풍량센서 응답 데이터 파싱
void parseSensorData(Modbus_Response_t *response)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    if (response->function_code == MODBUS_FUNC_READ_HOLD && response->byte_count >= 2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	785b      	ldrb	r3, [r3, #1]
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d12c      	bne.n	800123a <parseSensorData+0x6a>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	789b      	ldrb	r3, [r3, #2]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d928      	bls.n	800123a <parseSensorData+0x6a>
    {
        // 풍속 데이터 (첫 번째 레지스터)
        uint16_t wind_raw = (response->data[0] << 8) | response->data[1];
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	78db      	ldrb	r3, [r3, #3]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	b21a      	sxth	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	791b      	ldrb	r3, [r3, #4]
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	81fb      	strh	r3, [r7, #14]
        sensor_data.wind_speed = wind_raw * 0.1f; // 0.1 m/s 단위
 80011fe:	89fb      	ldrh	r3, [r7, #14]
 8001200:	ee07 3a90 	vmov	s15, r3
 8001204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001208:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001244 <parseSensorData+0x74>
 800120c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001210:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <parseSensorData+0x78>)
 8001212:	edc3 7a00 	vstr	s15, [r3]
        sensor_data.timestamp = HAL_GetTick();
 8001216:	f000 fc41 	bl	8001a9c <HAL_GetTick>
 800121a:	4603      	mov	r3, r0
 800121c:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <parseSensorData+0x78>)
 800121e:	6053      	str	r3, [r2, #4]
        sensor_data.valid = 1;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <parseSensorData+0x78>)
 8001222:	2201      	movs	r2, #1
 8001224:	721a      	strb	r2, [r3, #8]
        printf("Wind Speed: %.1f m/s\r\n", sensor_data.wind_speed);
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <parseSensorData+0x78>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f9b4 	bl	8000598 <__aeabi_f2d>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	4805      	ldr	r0, [pc, #20]	@ (800124c <parseSensorData+0x7c>)
 8001236:	f005 fac1 	bl	80067bc <iprintf>
    }
}
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	3dcccccd 	.word	0x3dcccccd
 8001248:	200001f0 	.word	0x200001f0
 800124c:	080087e8 	.word	0x080087e8

08001250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001256:	f000 fbbc 	bl	80019d2 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125a:	f000 f85f 	bl	800131c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800125e:	f7ff fe8b 	bl	8000f78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001262:	f7ff fe5f 	bl	8000f24 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001266:	f000 fa65 	bl	8001734 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800126a:	f000 fa17 	bl	800169c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

    // Modbus RTU 수신 시작
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, modbus_rx_buffer, sizeof(modbus_rx_buffer));
 800126e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001272:	4923      	ldr	r1, [pc, #140]	@ (8001300 <main+0xb0>)
 8001274:	4823      	ldr	r0, [pc, #140]	@ (8001304 <main+0xb4>)
 8001276:	f004 fce7 	bl	8005c48 <HAL_UARTEx_ReceiveToIdle_DMA>

    printf("Modbus RTU Bridge Started!\r\n");
 800127a:	4823      	ldr	r0, [pc, #140]	@ (8001308 <main+0xb8>)
 800127c:	f005 fb06 	bl	800688c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    uint32_t last_request_time = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	607b      	str	r3, [r7, #4]

    while (1)
    {

        // 100ms마다 센서 데이터 요청
        if (HAL_GetTick() - last_request_time >= 100)
 8001284:	f000 fc0a 	bl	8001a9c <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b63      	cmp	r3, #99	@ 0x63
 8001290:	d913      	bls.n	80012ba <main+0x6a>
        {
            // 이전 데이터 정리
            modbus_rx_index = 0;
 8001292:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <main+0xbc>)
 8001294:	2200      	movs	r2, #0
 8001296:	801a      	strh	r2, [r3, #0]
            modbus_frame_ready = 0;
 8001298:	4b1d      	ldr	r3, [pc, #116]	@ (8001310 <main+0xc0>)
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]

            // 센서 데이터 요청
            modbusRequest(MODBUS_SLAVE_ADDR, MODBUS_FUNC_READ_HOLD, WIND_SPEED_REG, 2);
 800129e:	2302      	movs	r3, #2
 80012a0:	2200      	movs	r2, #0
 80012a2:	2103      	movs	r1, #3
 80012a4:	2001      	movs	r0, #1
 80012a6:	f7ff fef1 	bl	800108c <modbusRequest>

            // 타이밍 리셋
            last_request_time = HAL_GetTick();
 80012aa:	f000 fbf7 	bl	8001a9c <HAL_GetTick>
 80012ae:	6078      	str	r0, [r7, #4]
            last_rx_time = HAL_GetTick();
 80012b0:	f000 fbf4 	bl	8001a9c <HAL_GetTick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4a17      	ldr	r2, [pc, #92]	@ (8001314 <main+0xc4>)
 80012b8:	6013      	str	r3, [r2, #0]
        }



        // Modbus 응답 처리
        if (modbus_frame_ready)
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <main+0xc0>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0e0      	beq.n	8001284 <main+0x34>
        {

            // 최소 길이 체크 (5바이트 이상, CRC를 제외한 나머지 프레임 구성요소가 5바이트)
            if (modbus_rx_index >= 5)
 80012c2:	4b12      	ldr	r3, [pc, #72]	@ (800130c <main+0xbc>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d906      	bls.n	80012d8 <main+0x88>
            {
                modbusResponse(modbus_rx_buffer, modbus_rx_index);
 80012ca:	4b10      	ldr	r3, [pc, #64]	@ (800130c <main+0xbc>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	480b      	ldr	r0, [pc, #44]	@ (8001300 <main+0xb0>)
 80012d2:	f7ff ff3f 	bl	8001154 <modbusResponse>
 80012d6:	e005      	b.n	80012e4 <main+0x94>
            }
            else
            {
                printf("[ERROR] Frame too short: %d bytes\r\n", modbus_rx_index);
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <main+0xbc>)
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	480e      	ldr	r0, [pc, #56]	@ (8001318 <main+0xc8>)
 80012e0:	f005 fa6c 	bl	80067bc <iprintf>
            }
            // 버퍼 리셋
            modbus_rx_index = 0;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <main+0xbc>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	801a      	strh	r2, [r3, #0]
            modbus_frame_ready = 0;
 80012ea:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <main+0xc0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
            memset(modbus_rx_buffer, 0, sizeof(modbus_rx_buffer));
 80012f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012f4:	2100      	movs	r1, #0
 80012f6:	4802      	ldr	r0, [pc, #8]	@ (8001300 <main+0xb0>)
 80012f8:	f005 fba8 	bl	8006a4c <memset>
        if (HAL_GetTick() - last_request_time >= 100)
 80012fc:	e7c2      	b.n	8001284 <main+0x34>
 80012fe:	bf00      	nop
 8001300:	200001fc 	.word	0x200001fc
 8001304:	2000039c 	.word	0x2000039c
 8001308:	08008800 	.word	0x08008800
 800130c:	200002fc 	.word	0x200002fc
 8001310:	200002fe 	.word	0x200002fe
 8001314:	20000300 	.word	0x20000300
 8001318:	0800881c 	.word	0x0800881c

0800131c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b094      	sub	sp, #80	@ 0x50
 8001320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001322:	f107 0318 	add.w	r3, r7, #24
 8001326:	2238      	movs	r2, #56	@ 0x38
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fb8e 	bl	8006a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800133e:	2000      	movs	r0, #0
 8001340:	f001 f994 	bl	800266c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001344:	2301      	movs	r3, #1
 8001346:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001348:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800134c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800134e:	2302      	movs	r3, #2
 8001350:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001352:	2303      	movs	r3, #3
 8001354:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001356:	2301      	movs	r3, #1
 8001358:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800135a:	2328      	movs	r3, #40	@ 0x28
 800135c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800135e:	2302      	movs	r3, #2
 8001360:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001366:	2302      	movs	r3, #2
 8001368:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800136a:	f107 0318 	add.w	r3, r7, #24
 800136e:	4618      	mov	r0, r3
 8001370:	f001 fa30 	bl	80027d4 <HAL_RCC_OscConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800137a:	f000 f83f 	bl	80013fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800137e:	230f      	movs	r3, #15
 8001380:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001382:	2303      	movs	r3, #3
 8001384:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800138a:	2300      	movs	r3, #0
 800138c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2104      	movs	r1, #4
 8001396:	4618      	mov	r0, r3
 8001398:	f001 fd2e 	bl	8002df8 <HAL_RCC_ClockConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80013a2:	f000 f82b 	bl	80013fc <Error_Handler>
  }
}
 80013a6:	bf00      	nop
 80013a8:	3750      	adds	r7, #80	@ 0x50
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

// UART Idle 수신 콜백 ( UART3 == 센서 )
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART3)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <HAL_UARTEx_RxEventCallback+0x38>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d10b      	bne.n	80013de <HAL_UARTEx_RxEventCallback+0x2e>
    {
        modbus_rx_index = Size; // 수신길이
 80013c6:	4a09      	ldr	r2, [pc, #36]	@ (80013ec <HAL_UARTEx_RxEventCallback+0x3c>)
 80013c8:	887b      	ldrh	r3, [r7, #2]
 80013ca:	8013      	strh	r3, [r2, #0]
        modbus_frame_ready = 1;
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <HAL_UARTEx_RxEventCallback+0x40>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
        // 프레임 처리 이후, 다음 수신 재시작!
        HAL_UARTEx_ReceiveToIdle_IT(&huart3, modbus_rx_buffer, sizeof(modbus_rx_buffer));
 80013d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d6:	4907      	ldr	r1, [pc, #28]	@ (80013f4 <HAL_UARTEx_RxEventCallback+0x44>)
 80013d8:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <HAL_UARTEx_RxEventCallback+0x48>)
 80013da:	f004 fbe5 	bl	8005ba8 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40004800 	.word	0x40004800
 80013ec:	200002fc 	.word	0x200002fc
 80013f0:	200002fe 	.word	0x200002fe
 80013f4:	200001fc 	.word	0x200001fc
 80013f8:	2000039c 	.word	0x2000039c

080013fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001400:	b672      	cpsid	i
}
 8001402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <Error_Handler+0x8>

08001408 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140e:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <HAL_MspInit+0x44>)
 8001410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001412:	4a0e      	ldr	r2, [pc, #56]	@ (800144c <HAL_MspInit+0x44>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6613      	str	r3, [r2, #96]	@ 0x60
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <HAL_MspInit+0x44>)
 800141c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <HAL_MspInit+0x44>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <HAL_MspInit+0x44>)
 800142c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001430:	6593      	str	r3, [r2, #88]	@ 0x58
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_MspInit+0x44>)
 8001434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800143e:	f001 f9b9 	bl	80027b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000

08001450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <NMI_Handler+0x4>

08001458 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <HardFault_Handler+0x4>

08001460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <MemManage_Handler+0x4>

08001468 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <BusFault_Handler+0x4>

08001470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <UsageFault_Handler+0x4>

08001478 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a6:	f000 fae7 	bl	8001a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <DMA1_Channel1_IRQHandler+0x10>)
 80014b6:	f000 fdf0 	bl	800209a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000430 	.word	0x20000430

080014c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <USART1_IRQHandler+0x10>)
 80014ca:	f002 f97f 	bl	80037cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000308 	.word	0x20000308

080014d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <USART3_IRQHandler+0x10>)
 80014de:	f002 f975 	bl	80037cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000039c 	.word	0x2000039c

080014ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return 1;
 80014f0:	2301      	movs	r3, #1
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <_kill>:

int _kill(int pid, int sig)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001506:	f005 faf3 	bl	8006af0 <__errno>
 800150a:	4603      	mov	r3, r0
 800150c:	2216      	movs	r2, #22
 800150e:	601a      	str	r2, [r3, #0]
  return -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <_exit>:

void _exit (int status)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001524:	f04f 31ff 	mov.w	r1, #4294967295
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff ffe7 	bl	80014fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800152e:	bf00      	nop
 8001530:	e7fd      	b.n	800152e <_exit+0x12>

08001532 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e00a      	b.n	800155a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001544:	f3af 8000 	nop.w
 8001548:	4601      	mov	r1, r0
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	60ba      	str	r2, [r7, #8]
 8001550:	b2ca      	uxtb	r2, r1
 8001552:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	3301      	adds	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	429a      	cmp	r2, r3
 8001560:	dbf0      	blt.n	8001544 <_read+0x12>
  }

  return len;
 8001562:	687b      	ldr	r3, [r7, #4]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	e009      	b.n	8001592 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fd32 	bl	8000ff0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	3301      	adds	r3, #1
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	429a      	cmp	r2, r3
 8001598:	dbf1      	blt.n	800157e <_write+0x12>
  }
  return len;
 800159a:	687b      	ldr	r3, [r7, #4]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_close>:

int _close(int file)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015cc:	605a      	str	r2, [r3, #4]
  return 0;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <_isatty>:

int _isatty(int file)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e4:	2301      	movs	r3, #1
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b085      	sub	sp, #20
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	60f8      	str	r0, [r7, #12]
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001614:	4a14      	ldr	r2, [pc, #80]	@ (8001668 <_sbrk+0x5c>)
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <_sbrk+0x60>)
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001628:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <_sbrk+0x64>)
 800162a:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <_sbrk+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d207      	bcs.n	800164c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800163c:	f005 fa58 	bl	8006af0 <__errno>
 8001640:	4603      	mov	r3, r0
 8001642:	220c      	movs	r2, #12
 8001644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	e009      	b.n	8001660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a05      	ldr	r2, [pc, #20]	@ (8001670 <_sbrk+0x64>)
 800165c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20008000 	.word	0x20008000
 800166c:	00000400 	.word	0x00000400
 8001670:	20000304 	.word	0x20000304
 8001674:	200005e0 	.word	0x200005e0

08001678 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800167c:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <SystemInit+0x20>)
 800167e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001682:	4a05      	ldr	r2, [pc, #20]	@ (8001698 <SystemInit+0x20>)
 8001684:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001688:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016a0:	4b22      	ldr	r3, [pc, #136]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016a2:	4a23      	ldr	r2, [pc, #140]	@ (8001730 <MX_USART1_UART_Init+0x94>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016a6:	4b21      	ldr	r3, [pc, #132]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b19      	ldr	r3, [pc, #100]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016de:	4b13      	ldr	r3, [pc, #76]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e4:	4811      	ldr	r0, [pc, #68]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016e6:	f001 ff93 	bl	8003610 <HAL_UART_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016f0:	f7ff fe84 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f4:	2100      	movs	r1, #0
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <MX_USART1_UART_Init+0x90>)
 80016f8:	f004 f9da 	bl	8005ab0 <HAL_UARTEx_SetTxFifoThreshold>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001702:	f7ff fe7b 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001706:	2100      	movs	r1, #0
 8001708:	4808      	ldr	r0, [pc, #32]	@ (800172c <MX_USART1_UART_Init+0x90>)
 800170a:	f004 fa0f 	bl	8005b2c <HAL_UARTEx_SetRxFifoThreshold>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001714:	f7ff fe72 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <MX_USART1_UART_Init+0x90>)
 800171a:	f004 f990 	bl	8005a3e <HAL_UARTEx_DisableFifoMode>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001724:	f7ff fe6a 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000308 	.word	0x20000308
 8001730:	40013800 	.word	0x40013800

08001734 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001738:	4b24      	ldr	r3, [pc, #144]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 800173a:	4a25      	ldr	r2, [pc, #148]	@ (80017d0 <MX_USART3_UART_Init+0x9c>)
 800173c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800173e:	4b23      	ldr	r3, [pc, #140]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001740:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001744:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001746:	4b21      	ldr	r3, [pc, #132]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001748:	2200      	movs	r2, #0
 800174a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800174c:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 800174e:	2200      	movs	r2, #0
 8001750:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001752:	4b1e      	ldr	r3, [pc, #120]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001758:	4b1c      	ldr	r3, [pc, #112]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 800175a:	220c      	movs	r2, #12
 800175c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800175e:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001764:	4b19      	ldr	r3, [pc, #100]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800176a:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001770:	4b16      	ldr	r3, [pc, #88]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001772:	2200      	movs	r2, #0
 8001774:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001778:	2200      	movs	r2, #0
 800177a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800177c:	2300      	movs	r3, #0
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	4812      	ldr	r0, [pc, #72]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001784:	f004 f8d4 	bl	8005930 <HAL_RS485Ex_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_USART3_UART_Init+0x5e>
  {
    Error_Handler();
 800178e:	f7ff fe35 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001792:	2100      	movs	r1, #0
 8001794:	480d      	ldr	r0, [pc, #52]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 8001796:	f004 f98b 	bl	8005ab0 <HAL_UARTEx_SetTxFifoThreshold>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 80017a0:	f7ff fe2c 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017a4:	2100      	movs	r1, #0
 80017a6:	4809      	ldr	r0, [pc, #36]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 80017a8:	f004 f9c0 	bl	8005b2c <HAL_UARTEx_SetRxFifoThreshold>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_USART3_UART_Init+0x82>
  {
    Error_Handler();
 80017b2:	f7ff fe23 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <MX_USART3_UART_Init+0x98>)
 80017b8:	f004 f941 	bl	8005a3e <HAL_UARTEx_DisableFifoMode>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_USART3_UART_Init+0x92>
  {
    Error_Handler();
 80017c2:	f7ff fe1b 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	2000039c 	.word	0x2000039c
 80017d0:	40004800 	.word	0x40004800

080017d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b09c      	sub	sp, #112	@ 0x70
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017ec:	f107 0318 	add.w	r3, r7, #24
 80017f0:	2244      	movs	r2, #68	@ 0x44
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f005 f929 	bl	8006a4c <memset>
  if(uartHandle->Instance==USART1)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a5a      	ldr	r2, [pc, #360]	@ (8001968 <HAL_UART_MspInit+0x194>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d13e      	bne.n	8001882 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001804:	2301      	movs	r3, #1
 8001806:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800180c:	f107 0318 	add.w	r3, r7, #24
 8001810:	4618      	mov	r0, r3
 8001812:	f001 fd0d 	bl	8003230 <HAL_RCCEx_PeriphCLKConfig>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800181c:	f7ff fdee 	bl	80013fc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001820:	4b52      	ldr	r3, [pc, #328]	@ (800196c <HAL_UART_MspInit+0x198>)
 8001822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001824:	4a51      	ldr	r2, [pc, #324]	@ (800196c <HAL_UART_MspInit+0x198>)
 8001826:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182a:	6613      	str	r3, [r2, #96]	@ 0x60
 800182c:	4b4f      	ldr	r3, [pc, #316]	@ (800196c <HAL_UART_MspInit+0x198>)
 800182e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001838:	4b4c      	ldr	r3, [pc, #304]	@ (800196c <HAL_UART_MspInit+0x198>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183c:	4a4b      	ldr	r2, [pc, #300]	@ (800196c <HAL_UART_MspInit+0x198>)
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001844:	4b49      	ldr	r3, [pc, #292]	@ (800196c <HAL_UART_MspInit+0x198>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001850:	23c0      	movs	r3, #192	@ 0xc0
 8001852:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001854:	2302      	movs	r3, #2
 8001856:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001860:	2307      	movs	r3, #7
 8001862:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001864:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001868:	4619      	mov	r1, r3
 800186a:	4841      	ldr	r0, [pc, #260]	@ (8001970 <HAL_UART_MspInit+0x19c>)
 800186c:	f000 fd64 	bl	8002338 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2100      	movs	r1, #0
 8001874:	2025      	movs	r0, #37	@ 0x25
 8001876:	f000 f9f8 	bl	8001c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800187a:	2025      	movs	r0, #37	@ 0x25
 800187c:	f000 fa0f 	bl	8001c9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001880:	e06d      	b.n	800195e <HAL_UART_MspInit+0x18a>
  else if(uartHandle->Instance==USART3)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a3b      	ldr	r2, [pc, #236]	@ (8001974 <HAL_UART_MspInit+0x1a0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d168      	bne.n	800195e <HAL_UART_MspInit+0x18a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800188c:	2304      	movs	r3, #4
 800188e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001894:	f107 0318 	add.w	r3, r7, #24
 8001898:	4618      	mov	r0, r3
 800189a:	f001 fcc9 	bl	8003230 <HAL_RCCEx_PeriphCLKConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80018a4:	f7ff fdaa 	bl	80013fc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018a8:	4b30      	ldr	r3, [pc, #192]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ac:	4a2f      	ldr	r2, [pc, #188]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c0:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c4:	4a29      	ldr	r2, [pc, #164]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018cc:	4b27      	ldr	r3, [pc, #156]	@ (800196c <HAL_UART_MspInit+0x198>)
 80018ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|Modbus_DE_Pin;
 80018d8:	f44f 4398 	mov.w	r3, #19456	@ 0x4c00
 80018dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018ea:	2307      	movs	r3, #7
 80018ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80018f2:	4619      	mov	r1, r3
 80018f4:	481e      	ldr	r0, [pc, #120]	@ (8001970 <HAL_UART_MspInit+0x19c>)
 80018f6:	f000 fd1f 	bl	8002338 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 80018fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 80018fc:	4a1f      	ldr	r2, [pc, #124]	@ (800197c <HAL_UART_MspInit+0x1a8>)
 80018fe:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8001900:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001902:	221c      	movs	r2, #28
 8001904:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001906:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800190c:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 800190e:	2200      	movs	r2, #0
 8001910:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001912:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001914:	2280      	movs	r2, #128	@ 0x80
 8001916:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001918:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 800191a:	2200      	movs	r2, #0
 800191c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800191e:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001924:	4b14      	ldr	r3, [pc, #80]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001926:	2200      	movs	r2, #0
 8001928:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800192a:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 800192c:	2200      	movs	r2, #0
 800192e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001930:	4811      	ldr	r0, [pc, #68]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001932:	f000 f9cf 	bl	8001cd4 <HAL_DMA_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <HAL_UART_MspInit+0x16c>
      Error_Handler();
 800193c:	f7ff fd5e 	bl	80013fc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a0d      	ldr	r2, [pc, #52]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 8001944:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001948:	4a0b      	ldr	r2, [pc, #44]	@ (8001978 <HAL_UART_MspInit+0x1a4>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2100      	movs	r1, #0
 8001952:	2027      	movs	r0, #39	@ 0x27
 8001954:	f000 f989 	bl	8001c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001958:	2027      	movs	r0, #39	@ 0x27
 800195a:	f000 f9a0 	bl	8001c9e <HAL_NVIC_EnableIRQ>
}
 800195e:	bf00      	nop
 8001960:	3770      	adds	r7, #112	@ 0x70
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40013800 	.word	0x40013800
 800196c:	40021000 	.word	0x40021000
 8001970:	48000400 	.word	0x48000400
 8001974:	40004800 	.word	0x40004800
 8001978:	20000430 	.word	0x20000430
 800197c:	40020008 	.word	0x40020008

08001980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001980:	480d      	ldr	r0, [pc, #52]	@ (80019b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001982:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001984:	f7ff fe78 	bl	8001678 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001988:	480c      	ldr	r0, [pc, #48]	@ (80019bc <LoopForever+0x6>)
  ldr r1, =_edata
 800198a:	490d      	ldr	r1, [pc, #52]	@ (80019c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800198c:	4a0d      	ldr	r2, [pc, #52]	@ (80019c4 <LoopForever+0xe>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001990:	e002      	b.n	8001998 <LoopCopyDataInit>

08001992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001996:	3304      	adds	r3, #4

08001998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800199a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800199c:	d3f9      	bcc.n	8001992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019a0:	4c0a      	ldr	r4, [pc, #40]	@ (80019cc <LoopForever+0x16>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a4:	e001      	b.n	80019aa <LoopFillZerobss>

080019a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a8:	3204      	adds	r2, #4

080019aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ac:	d3fb      	bcc.n	80019a6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80019ae:	f005 f8a5 	bl	8006afc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019b2:	f7ff fc4d 	bl	8001250 <main>

080019b6 <LoopForever>:

LoopForever:
    b LoopForever
 80019b6:	e7fe      	b.n	80019b6 <LoopForever>
  ldr   r0, =_estack
 80019b8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80019bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019c4:	08008c04 	.word	0x08008c04
  ldr r2, =_sbss
 80019c8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019cc:	200005e0 	.word	0x200005e0

080019d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019d0:	e7fe      	b.n	80019d0 <ADC1_2_IRQHandler>

080019d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019dc:	2003      	movs	r0, #3
 80019de:	f000 f939 	bl	8001c54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019e2:	200f      	movs	r0, #15
 80019e4:	f000 f80e 	bl	8001a04 <HAL_InitTick>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	71fb      	strb	r3, [r7, #7]
 80019f2:	e001      	b.n	80019f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019f4:	f7ff fd08 	bl	8001408 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019f8:	79fb      	ldrb	r3, [r7, #7]

}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a10:	4b16      	ldr	r3, [pc, #88]	@ (8001a6c <HAL_InitTick+0x68>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d022      	beq.n	8001a5e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a18:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <HAL_InitTick+0x6c>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b13      	ldr	r3, [pc, #76]	@ (8001a6c <HAL_InitTick+0x68>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a24:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f944 	bl	8001cba <HAL_SYSTICK_Config>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10f      	bne.n	8001a58 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b0f      	cmp	r3, #15
 8001a3c:	d809      	bhi.n	8001a52 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	f04f 30ff 	mov.w	r0, #4294967295
 8001a46:	f000 f910 	bl	8001c6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <HAL_InitTick+0x70>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	e007      	b.n	8001a62 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	73fb      	strb	r3, [r7, #15]
 8001a56:	e004      	b.n	8001a62 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	73fb      	strb	r3, [r7, #15]
 8001a5c:	e001      	b.n	8001a62 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000008 	.word	0x20000008
 8001a70:	20000000 	.word	0x20000000
 8001a74:	20000004 	.word	0x20000004

08001a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <HAL_IncTick+0x1c>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <HAL_IncTick+0x20>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a03      	ldr	r2, [pc, #12]	@ (8001a94 <HAL_IncTick+0x1c>)
 8001a88:	6013      	str	r3, [r2, #0]
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	20000490 	.word	0x20000490
 8001a98:	20000008 	.word	0x20000008

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000490 	.word	0x20000490

08001ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	@ (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	60d3      	str	r3, [r2, #12]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b00:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <__NVIC_GetPriorityGrouping+0x18>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	f003 0307 	and.w	r3, r3, #7
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	db0b      	blt.n	8001b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 021f 	and.w	r2, r3, #31
 8001b30:	4907      	ldr	r1, [pc, #28]	@ (8001b50 <__NVIC_EnableIRQ+0x38>)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	095b      	lsrs	r3, r3, #5
 8001b38:	2001      	movs	r0, #1
 8001b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000e100 	.word	0xe000e100

08001b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	db0a      	blt.n	8001b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <__NVIC_SetPriority+0x4c>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	0112      	lsls	r2, r2, #4
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	440b      	add	r3, r1
 8001b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b7c:	e00a      	b.n	8001b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4908      	ldr	r1, [pc, #32]	@ (8001ba4 <__NVIC_SetPriority+0x50>)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	3b04      	subs	r3, #4
 8001b8c:	0112      	lsls	r2, r2, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	440b      	add	r3, r1
 8001b92:	761a      	strb	r2, [r3, #24]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	@ 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f1c3 0307 	rsb	r3, r3, #7
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	bf28      	it	cs
 8001bc6:	2304      	movcs	r3, #4
 8001bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d902      	bls.n	8001bd8 <NVIC_EncodePriority+0x30>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3b03      	subs	r3, #3
 8001bd6:	e000      	b.n	8001bda <NVIC_EncodePriority+0x32>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43d9      	mvns	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	4313      	orrs	r3, r2
         );
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3724      	adds	r7, #36	@ 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c20:	d301      	bcc.n	8001c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00f      	b.n	8001c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <SysTick_Config+0x40>)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2e:	210f      	movs	r1, #15
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f7ff ff8e 	bl	8001b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <SysTick_Config+0x40>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <SysTick_Config+0x40>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ff29 	bl	8001ab4 <__NVIC_SetPriorityGrouping>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b086      	sub	sp, #24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c78:	f7ff ff40 	bl	8001afc <__NVIC_GetPriorityGrouping>
 8001c7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	6978      	ldr	r0, [r7, #20]
 8001c84:	f7ff ff90 	bl	8001ba8 <NVIC_EncodePriority>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff5f 	bl	8001b54 <__NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff33 	bl	8001b18 <__NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffa4 	bl	8001c10 <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e08d      	b.n	8001e02 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	4b47      	ldr	r3, [pc, #284]	@ (8001e0c <HAL_DMA_Init+0x138>)
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d80f      	bhi.n	8001d12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	4b45      	ldr	r3, [pc, #276]	@ (8001e10 <HAL_DMA_Init+0x13c>)
 8001cfa:	4413      	add	r3, r2
 8001cfc:	4a45      	ldr	r2, [pc, #276]	@ (8001e14 <HAL_DMA_Init+0x140>)
 8001cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	009a      	lsls	r2, r3, #2
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a42      	ldr	r2, [pc, #264]	@ (8001e18 <HAL_DMA_Init+0x144>)
 8001d0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d10:	e00e      	b.n	8001d30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	4b40      	ldr	r3, [pc, #256]	@ (8001e1c <HAL_DMA_Init+0x148>)
 8001d1a:	4413      	add	r3, r2
 8001d1c:	4a3d      	ldr	r2, [pc, #244]	@ (8001e14 <HAL_DMA_Init+0x140>)
 8001d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	009a      	lsls	r2, r3, #2
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a3c      	ldr	r2, [pc, #240]	@ (8001e20 <HAL_DMA_Init+0x14c>)
 8001d2e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2202      	movs	r2, #2
 8001d34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001d54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 fa76 	bl	8002274 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d90:	d102      	bne.n	8001d98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da0:	b2d2      	uxtb	r2, r2
 8001da2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dac:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d010      	beq.n	8001dd8 <HAL_DMA_Init+0x104>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d80c      	bhi.n	8001dd8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 fa96 	bl	80022f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	e008      	b.n	8001dea <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40020407 	.word	0x40020407
 8001e10:	bffdfff8 	.word	0xbffdfff8
 8001e14:	cccccccd 	.word	0xcccccccd
 8001e18:	40020000 	.word	0x40020000
 8001e1c:	bffdfbf8 	.word	0xbffdfbf8
 8001e20:	40020400 	.word	0x40020400

08001e24 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d101      	bne.n	8001e44 <HAL_DMA_Start_IT+0x20>
 8001e40:	2302      	movs	r3, #2
 8001e42:	e066      	b.n	8001f12 <HAL_DMA_Start_IT+0xee>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d155      	bne.n	8001f04 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0201 	bic.w	r2, r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	68b9      	ldr	r1, [r7, #8]
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f000 f9bb 	bl	80021f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d008      	beq.n	8001e9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f042 020e 	orr.w	r2, r2, #14
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	e00f      	b.n	8001ebc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0204 	bic.w	r2, r2, #4
 8001eaa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 020a 	orr.w	r2, r2, #10
 8001eba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ed4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ed8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d007      	beq.n	8001ef2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ef0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f042 0201 	orr.w	r2, r2, #1
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	e005      	b.n	8001f10 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b085      	sub	sp, #20
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d005      	beq.n	8001f3e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2204      	movs	r2, #4
 8001f36:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e037      	b.n	8001fae <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 020e 	bic.w	r2, r2, #14
 8001f4c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f5c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0201 	bic.w	r2, r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f003 021f 	and.w	r2, r3, #31
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f80:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f8a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00c      	beq.n	8001fae <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fa2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fac:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d00d      	beq.n	8002000 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	73fb      	strb	r3, [r7, #15]
 8001ffe:	e047      	b.n	8002090 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 020e 	bic.w	r2, r2, #14
 800200e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800202e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002034:	f003 021f 	and.w	r2, r3, #31
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203c:	2101      	movs	r1, #1
 800203e:	fa01 f202 	lsl.w	r2, r1, r2
 8002042:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800204c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00c      	beq.n	8002070 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002060:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002064:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800206e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
    }
  }
  return status;
 8002090:	7bfb      	ldrb	r3, [r7, #15]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b084      	sub	sp, #16
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	f003 031f 	and.w	r3, r3, #31
 80020ba:	2204      	movs	r2, #4
 80020bc:	409a      	lsls	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d026      	beq.n	8002114 <HAL_DMA_IRQHandler+0x7a>
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	f003 0304 	and.w	r3, r3, #4
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d021      	beq.n	8002114 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0320 	and.w	r3, r3, #32
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d107      	bne.n	80020ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 0204 	bic.w	r2, r2, #4
 80020ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	f003 021f 	and.w	r2, r3, #31
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	2104      	movs	r1, #4
 80020fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002100:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	2b00      	cmp	r3, #0
 8002108:	d071      	beq.n	80021ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002112:	e06c      	b.n	80021ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002118:	f003 031f 	and.w	r3, r3, #31
 800211c:	2202      	movs	r2, #2
 800211e:	409a      	lsls	r2, r3
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d02e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d029      	beq.n	8002186 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0320 	and.w	r3, r3, #32
 800213c:	2b00      	cmp	r3, #0
 800213e:	d10b      	bne.n	8002158 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 020a 	bic.w	r2, r2, #10
 800214e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002164:	2102      	movs	r1, #2
 8002166:	fa01 f202 	lsl.w	r2, r1, r2
 800216a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002178:	2b00      	cmp	r3, #0
 800217a:	d038      	beq.n	80021ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002184:	e033      	b.n	80021ee <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218a:	f003 031f 	and.w	r3, r3, #31
 800218e:	2208      	movs	r2, #8
 8002190:	409a      	lsls	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4013      	ands	r3, r2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d02a      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d025      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 020e 	bic.w	r2, r2, #14
 80021b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b8:	f003 021f 	and.w	r2, r3, #31
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c0:	2101      	movs	r1, #1
 80021c2:	fa01 f202 	lsl.w	r2, r1, r2
 80021c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2201      	movs	r2, #1
 80021d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80021ee:	bf00      	nop
 80021f0:	bf00      	nop
}
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800220e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002220:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	f003 021f 	and.w	r2, r3, #31
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	2101      	movs	r1, #1
 8002230:	fa01 f202 	lsl.w	r2, r1, r2
 8002234:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b10      	cmp	r3, #16
 8002244:	d108      	bne.n	8002258 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002256:	e007      	b.n	8002268 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	60da      	str	r2, [r3, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002274:	b480      	push	{r7}
 8002276:	b087      	sub	sp, #28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	4b16      	ldr	r3, [pc, #88]	@ (80022dc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002284:	429a      	cmp	r2, r3
 8002286:	d802      	bhi.n	800228e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002288:	4b15      	ldr	r3, [pc, #84]	@ (80022e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	e001      	b.n	8002292 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800228e:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002290:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	3b08      	subs	r3, #8
 800229e:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80022a0:	fba2 2303 	umull	r2, r3, r2, r3
 80022a4:	091b      	lsrs	r3, r3, #4
 80022a6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ac:	089b      	lsrs	r3, r3, #2
 80022ae:	009a      	lsls	r2, r3, #2
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4413      	add	r3, r2
 80022b4:	461a      	mov	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a0b      	ldr	r2, [pc, #44]	@ (80022ec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80022be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 031f 	and.w	r3, r3, #31
 80022c6:	2201      	movs	r2, #1
 80022c8:	409a      	lsls	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80022ce:	bf00      	nop
 80022d0:	371c      	adds	r7, #28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40020407 	.word	0x40020407
 80022e0:	40020800 	.word	0x40020800
 80022e4:	40020820 	.word	0x40020820
 80022e8:	cccccccd 	.word	0xcccccccd
 80022ec:	40020880 	.word	0x40020880

080022f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	461a      	mov	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a08      	ldr	r2, [pc, #32]	@ (8002334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002312:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	3b01      	subs	r3, #1
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	2201      	movs	r2, #1
 800231e:	409a      	lsls	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	1000823f 	.word	0x1000823f
 8002334:	40020940 	.word	0x40020940

08002338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002338:	b480      	push	{r7}
 800233a:	b087      	sub	sp, #28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002346:	e15a      	b.n	80025fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	2101      	movs	r1, #1
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	4013      	ands	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 814c 	beq.w	80025f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	2b01      	cmp	r3, #1
 800236a:	d005      	beq.n	8002378 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002374:	2b02      	cmp	r3, #2
 8002376:	d130      	bne.n	80023da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023ae:	2201      	movs	r2, #1
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	f003 0201 	and.w	r2, r3, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d017      	beq.n	8002416 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d123      	bne.n	800246a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800242e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	220f      	movs	r2, #15
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	08da      	lsrs	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3208      	adds	r2, #8
 8002464:	6939      	ldr	r1, [r7, #16]
 8002466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	2203      	movs	r2, #3
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 0203 	and.w	r2, r3, #3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f000 80a6 	beq.w	80025f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ac:	4b5b      	ldr	r3, [pc, #364]	@ (800261c <HAL_GPIO_Init+0x2e4>)
 80024ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b0:	4a5a      	ldr	r2, [pc, #360]	@ (800261c <HAL_GPIO_Init+0x2e4>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80024b8:	4b58      	ldr	r3, [pc, #352]	@ (800261c <HAL_GPIO_Init+0x2e4>)
 80024ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024c4:	4a56      	ldr	r2, [pc, #344]	@ (8002620 <HAL_GPIO_Init+0x2e8>)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3302      	adds	r3, #2
 80024cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	220f      	movs	r2, #15
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	4013      	ands	r3, r2
 80024e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024ee:	d01f      	beq.n	8002530 <HAL_GPIO_Init+0x1f8>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a4c      	ldr	r2, [pc, #304]	@ (8002624 <HAL_GPIO_Init+0x2ec>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d019      	beq.n	800252c <HAL_GPIO_Init+0x1f4>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a4b      	ldr	r2, [pc, #300]	@ (8002628 <HAL_GPIO_Init+0x2f0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d013      	beq.n	8002528 <HAL_GPIO_Init+0x1f0>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a4a      	ldr	r2, [pc, #296]	@ (800262c <HAL_GPIO_Init+0x2f4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d00d      	beq.n	8002524 <HAL_GPIO_Init+0x1ec>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a49      	ldr	r2, [pc, #292]	@ (8002630 <HAL_GPIO_Init+0x2f8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d007      	beq.n	8002520 <HAL_GPIO_Init+0x1e8>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a48      	ldr	r2, [pc, #288]	@ (8002634 <HAL_GPIO_Init+0x2fc>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d101      	bne.n	800251c <HAL_GPIO_Init+0x1e4>
 8002518:	2305      	movs	r3, #5
 800251a:	e00a      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 800251c:	2306      	movs	r3, #6
 800251e:	e008      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 8002520:	2304      	movs	r3, #4
 8002522:	e006      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 8002524:	2303      	movs	r3, #3
 8002526:	e004      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 8002528:	2302      	movs	r3, #2
 800252a:	e002      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_GPIO_Init+0x1fa>
 8002530:	2300      	movs	r3, #0
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	f002 0203 	and.w	r2, r2, #3
 8002538:	0092      	lsls	r2, r2, #2
 800253a:	4093      	lsls	r3, r2
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002542:	4937      	ldr	r1, [pc, #220]	@ (8002620 <HAL_GPIO_Init+0x2e8>)
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	3302      	adds	r3, #2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002550:	4b39      	ldr	r3, [pc, #228]	@ (8002638 <HAL_GPIO_Init+0x300>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002574:	4a30      	ldr	r2, [pc, #192]	@ (8002638 <HAL_GPIO_Init+0x300>)
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800257a:	4b2f      	ldr	r3, [pc, #188]	@ (8002638 <HAL_GPIO_Init+0x300>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	43db      	mvns	r3, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4013      	ands	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800259e:	4a26      	ldr	r2, [pc, #152]	@ (8002638 <HAL_GPIO_Init+0x300>)
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80025a4:	4b24      	ldr	r3, [pc, #144]	@ (8002638 <HAL_GPIO_Init+0x300>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <HAL_GPIO_Init+0x300>)
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80025ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002638 <HAL_GPIO_Init+0x300>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025f2:	4a11      	ldr	r2, [pc, #68]	@ (8002638 <HAL_GPIO_Init+0x300>)
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	3301      	adds	r3, #1
 80025fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	f47f ae9d 	bne.w	8002348 <HAL_GPIO_Init+0x10>
  }
}
 800260e:	bf00      	nop
 8002610:	bf00      	nop
 8002612:	371c      	adds	r7, #28
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	40021000 	.word	0x40021000
 8002620:	40010000 	.word	0x40010000
 8002624:	48000400 	.word	0x48000400
 8002628:	48000800 	.word	0x48000800
 800262c:	48000c00 	.word	0x48000c00
 8002630:	48001000 	.word	0x48001000
 8002634:	48001400 	.word	0x48001400
 8002638:	40010400 	.word	0x40010400

0800263c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	807b      	strh	r3, [r7, #2]
 8002648:	4613      	mov	r3, r2
 800264a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800264c:	787b      	ldrb	r3, [r7, #1]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002652:	887a      	ldrh	r2, [r7, #2]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002658:	e002      	b.n	8002660 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800265a:	887a      	ldrh	r2, [r7, #2]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d141      	bne.n	80026fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800267a:	4b4b      	ldr	r3, [pc, #300]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002686:	d131      	bne.n	80026ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002688:	4b47      	ldr	r3, [pc, #284]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800268e:	4a46      	ldr	r2, [pc, #280]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002694:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002698:	4b43      	ldr	r3, [pc, #268]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026a0:	4a41      	ldr	r2, [pc, #260]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026a8:	4b40      	ldr	r3, [pc, #256]	@ (80027ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2232      	movs	r2, #50	@ 0x32
 80026ae:	fb02 f303 	mul.w	r3, r2, r3
 80026b2:	4a3f      	ldr	r2, [pc, #252]	@ (80027b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026b4:	fba2 2303 	umull	r2, r3, r2, r3
 80026b8:	0c9b      	lsrs	r3, r3, #18
 80026ba:	3301      	adds	r3, #1
 80026bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026be:	e002      	b.n	80026c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026c6:	4b38      	ldr	r3, [pc, #224]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026d2:	d102      	bne.n	80026da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f2      	bne.n	80026c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026da:	4b33      	ldr	r3, [pc, #204]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e6:	d158      	bne.n	800279a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e057      	b.n	800279c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026ec:	4b2e      	ldr	r3, [pc, #184]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026f2:	4a2d      	ldr	r2, [pc, #180]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026fc:	e04d      	b.n	800279a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002704:	d141      	bne.n	800278a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002706:	4b28      	ldr	r3, [pc, #160]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800270e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002712:	d131      	bne.n	8002778 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002714:	4b24      	ldr	r3, [pc, #144]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800271a:	4a23      	ldr	r2, [pc, #140]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800271c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002720:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002724:	4b20      	ldr	r3, [pc, #128]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800272c:	4a1e      	ldr	r2, [pc, #120]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002732:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002734:	4b1d      	ldr	r3, [pc, #116]	@ (80027ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2232      	movs	r2, #50	@ 0x32
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	4a1c      	ldr	r2, [pc, #112]	@ (80027b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	0c9b      	lsrs	r3, r3, #18
 8002746:	3301      	adds	r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800274a:	e002      	b.n	8002752 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	3b01      	subs	r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002752:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800275e:	d102      	bne.n	8002766 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f2      	bne.n	800274c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002766:	4b10      	ldr	r3, [pc, #64]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800276e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002772:	d112      	bne.n	800279a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e011      	b.n	800279c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002778:	4b0b      	ldr	r3, [pc, #44]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800277a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800277e:	4a0a      	ldr	r2, [pc, #40]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002784:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002788:	e007      	b.n	800279a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800278a:	4b07      	ldr	r3, [pc, #28]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002792:	4a05      	ldr	r2, [pc, #20]	@ (80027a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002794:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002798:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	40007000 	.word	0x40007000
 80027ac:	20000000 	.word	0x20000000
 80027b0:	431bde83 	.word	0x431bde83

080027b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80027b8:	4b05      	ldr	r3, [pc, #20]	@ (80027d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4a04      	ldr	r2, [pc, #16]	@ (80027d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027c2:	6093      	str	r3, [r2, #8]
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40007000 	.word	0x40007000

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e2fe      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d075      	beq.n	80028de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027f2:	4b97      	ldr	r3, [pc, #604]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027fc:	4b94      	ldr	r3, [pc, #592]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	2b0c      	cmp	r3, #12
 800280a:	d102      	bne.n	8002812 <HAL_RCC_OscConfig+0x3e>
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b03      	cmp	r3, #3
 8002810:	d002      	beq.n	8002818 <HAL_RCC_OscConfig+0x44>
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	2b08      	cmp	r3, #8
 8002816:	d10b      	bne.n	8002830 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002818:	4b8d      	ldr	r3, [pc, #564]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d05b      	beq.n	80028dc <HAL_RCC_OscConfig+0x108>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d157      	bne.n	80028dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e2d9      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002838:	d106      	bne.n	8002848 <HAL_RCC_OscConfig+0x74>
 800283a:	4b85      	ldr	r3, [pc, #532]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a84      	ldr	r2, [pc, #528]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e01d      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0x98>
 8002852:	4b7f      	ldr	r3, [pc, #508]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a7e      	ldr	r2, [pc, #504]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a7b      	ldr	r2, [pc, #492]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e00b      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 800286c:	4b78      	ldr	r3, [pc, #480]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a77      	ldr	r2, [pc, #476]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b75      	ldr	r3, [pc, #468]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a74      	ldr	r2, [pc, #464]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800287e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d013      	beq.n	80028b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7ff f906 	bl	8001a9c <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7ff f902 	bl	8001a9c <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e29e      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a6:	4b6a      	ldr	r3, [pc, #424]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0xc0>
 80028b2:	e014      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b4:	f7ff f8f2 	bl	8001a9c <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7ff f8ee 	bl	8001a9c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e28a      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ce:	4b60      	ldr	r3, [pc, #384]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0xe8>
 80028da:	e000      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d075      	beq.n	80029d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028ea:	4b59      	ldr	r3, [pc, #356]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028f4:	4b56      	ldr	r3, [pc, #344]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	2b0c      	cmp	r3, #12
 8002902:	d102      	bne.n	800290a <HAL_RCC_OscConfig+0x136>
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d002      	beq.n	8002910 <HAL_RCC_OscConfig+0x13c>
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	2b04      	cmp	r3, #4
 800290e:	d11f      	bne.n	8002950 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002910:	4b4f      	ldr	r3, [pc, #316]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x154>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e25d      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b49      	ldr	r3, [pc, #292]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	061b      	lsls	r3, r3, #24
 8002936:	4946      	ldr	r1, [pc, #280]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800293c:	4b45      	ldr	r3, [pc, #276]	@ (8002a54 <HAL_RCC_OscConfig+0x280>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff f85f 	bl	8001a04 <HAL_InitTick>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d043      	beq.n	80029d4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e249      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d023      	beq.n	80029a0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002958:	4b3d      	ldr	r3, [pc, #244]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800295e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7ff f89a 	bl	8001a9c <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296c:	f7ff f896 	bl	8001a9c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e232      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800297e:	4b34      	ldr	r3, [pc, #208]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298a:	4b31      	ldr	r3, [pc, #196]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	061b      	lsls	r3, r3, #24
 8002998:	492d      	ldr	r1, [pc, #180]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 800299a:	4313      	orrs	r3, r2
 800299c:	604b      	str	r3, [r1, #4]
 800299e:	e01a      	b.n	80029d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7ff f876 	bl	8001a9c <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b4:	f7ff f872 	bl	8001a9c <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e20e      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029c6:	4b22      	ldr	r3, [pc, #136]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x1e0>
 80029d2:	e000      	b.n	80029d6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d041      	beq.n	8002a66 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d01c      	beq.n	8002a24 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ea:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f0:	4a17      	ldr	r2, [pc, #92]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029f2:	f043 0301 	orr.w	r3, r3, #1
 80029f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fa:	f7ff f84f 	bl	8001a9c <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a02:	f7ff f84b 	bl	8001a9c <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e1e7      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a14:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0ef      	beq.n	8002a02 <HAL_RCC_OscConfig+0x22e>
 8002a22:	e020      	b.n	8002a66 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a24:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a2a:	4a09      	ldr	r2, [pc, #36]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7ff f832 	bl	8001a9c <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a3a:	e00d      	b.n	8002a58 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7ff f82e 	bl	8001a9c <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d906      	bls.n	8002a58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e1ca      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000
 8002a54:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a58:	4b8c      	ldr	r3, [pc, #560]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1ea      	bne.n	8002a3c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0304 	and.w	r3, r3, #4
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 80a6 	beq.w	8002bc0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a74:	2300      	movs	r3, #0
 8002a76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a78:	4b84      	ldr	r3, [pc, #528]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_RCC_OscConfig+0x2b4>
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x2b6>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00d      	beq.n	8002aaa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a92:	4a7e      	ldr	r2, [pc, #504]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a9a:	4b7c      	ldr	r3, [pc, #496]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aaa:	4b79      	ldr	r3, [pc, #484]	@ (8002c90 <HAL_RCC_OscConfig+0x4bc>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d118      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ab6:	4b76      	ldr	r3, [pc, #472]	@ (8002c90 <HAL_RCC_OscConfig+0x4bc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a75      	ldr	r2, [pc, #468]	@ (8002c90 <HAL_RCC_OscConfig+0x4bc>)
 8002abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac2:	f7fe ffeb 	bl	8001a9c <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aca:	f7fe ffe7 	bl	8001a9c <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e183      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002adc:	4b6c      	ldr	r3, [pc, #432]	@ (8002c90 <HAL_RCC_OscConfig+0x4bc>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0f0      	beq.n	8002aca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d108      	bne.n	8002b02 <HAL_RCC_OscConfig+0x32e>
 8002af0:	4b66      	ldr	r3, [pc, #408]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af6:	4a65      	ldr	r2, [pc, #404]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b00:	e024      	b.n	8002b4c <HAL_RCC_OscConfig+0x378>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b05      	cmp	r3, #5
 8002b08:	d110      	bne.n	8002b2c <HAL_RCC_OscConfig+0x358>
 8002b0a:	4b60      	ldr	r3, [pc, #384]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b10:	4a5e      	ldr	r2, [pc, #376]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b12:	f043 0304 	orr.w	r3, r3, #4
 8002b16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b1a:	4b5c      	ldr	r3, [pc, #368]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b20:	4a5a      	ldr	r2, [pc, #360]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b2a:	e00f      	b.n	8002b4c <HAL_RCC_OscConfig+0x378>
 8002b2c:	4b57      	ldr	r3, [pc, #348]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b32:	4a56      	ldr	r2, [pc, #344]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b34:	f023 0301 	bic.w	r3, r3, #1
 8002b38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b3c:	4b53      	ldr	r3, [pc, #332]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b42:	4a52      	ldr	r2, [pc, #328]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b44:	f023 0304 	bic.w	r3, r3, #4
 8002b48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d016      	beq.n	8002b82 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b54:	f7fe ffa2 	bl	8001a9c <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5c:	f7fe ff9e 	bl	8001a9c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e138      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b72:	4b46      	ldr	r3, [pc, #280]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0ed      	beq.n	8002b5c <HAL_RCC_OscConfig+0x388>
 8002b80:	e015      	b.n	8002bae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b82:	f7fe ff8b 	bl	8001a9c <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b88:	e00a      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8a:	f7fe ff87 	bl	8001a9c <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e121      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1ed      	bne.n	8002b8a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002bae:	7ffb      	ldrb	r3, [r7, #31]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d105      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb4:	4b35      	ldr	r3, [pc, #212]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb8:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d03c      	beq.n	8002c46 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d01c      	beq.n	8002c0e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002bd4:	4b2d      	ldr	r3, [pc, #180]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002bd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bda:	4a2c      	ldr	r2, [pc, #176]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be4:	f7fe ff5a 	bl	8001a9c <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bec:	f7fe ff56 	bl	8001a9c <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e0f2      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002bfe:	4b23      	ldr	r3, [pc, #140]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d0ef      	beq.n	8002bec <HAL_RCC_OscConfig+0x418>
 8002c0c:	e01b      	b.n	8002c46 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c14:	4a1d      	ldr	r2, [pc, #116]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c16:	f023 0301 	bic.w	r3, r3, #1
 8002c1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1e:	f7fe ff3d 	bl	8001a9c <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c26:	f7fe ff39 	bl	8001a9c <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e0d5      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c38:	4b14      	ldr	r3, [pc, #80]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1ef      	bne.n	8002c26 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f000 80c9 	beq.w	8002de2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c50:	4b0e      	ldr	r3, [pc, #56]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 030c 	and.w	r3, r3, #12
 8002c58:	2b0c      	cmp	r3, #12
 8002c5a:	f000 8083 	beq.w	8002d64 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d15e      	bne.n	8002d24 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a08      	ldr	r2, [pc, #32]	@ (8002c8c <HAL_RCC_OscConfig+0x4b8>)
 8002c6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c72:	f7fe ff13 	bl	8001a9c <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c78:	e00c      	b.n	8002c94 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c7a:	f7fe ff0f 	bl	8001a9c <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d905      	bls.n	8002c94 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e0ab      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c94:	4b55      	ldr	r3, [pc, #340]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1ec      	bne.n	8002c7a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ca0:	4b52      	ldr	r3, [pc, #328]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	4b52      	ldr	r3, [pc, #328]	@ (8002df0 <HAL_RCC_OscConfig+0x61c>)
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6a11      	ldr	r1, [r2, #32]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cb0:	3a01      	subs	r2, #1
 8002cb2:	0112      	lsls	r2, r2, #4
 8002cb4:	4311      	orrs	r1, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002cba:	0212      	lsls	r2, r2, #8
 8002cbc:	4311      	orrs	r1, r2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002cc2:	0852      	lsrs	r2, r2, #1
 8002cc4:	3a01      	subs	r2, #1
 8002cc6:	0552      	lsls	r2, r2, #21
 8002cc8:	4311      	orrs	r1, r2
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cce:	0852      	lsrs	r2, r2, #1
 8002cd0:	3a01      	subs	r2, #1
 8002cd2:	0652      	lsls	r2, r2, #25
 8002cd4:	4311      	orrs	r1, r2
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002cda:	06d2      	lsls	r2, r2, #27
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	4943      	ldr	r1, [pc, #268]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ce4:	4b41      	ldr	r3, [pc, #260]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a40      	ldr	r2, [pc, #256]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4a3d      	ldr	r2, [pc, #244]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002cf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cfa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f7fe fece 	bl	8001a9c <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d04:	f7fe feca 	bl	8001a9c <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e066      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d16:	4b35      	ldr	r3, [pc, #212]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x530>
 8002d22:	e05e      	b.n	8002de2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d24:	4b31      	ldr	r3, [pc, #196]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a30      	ldr	r2, [pc, #192]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe feb4 	bl	8001a9c <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d38:	f7fe feb0 	bl	8001a9c <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e04c      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d4a:	4b28      	ldr	r3, [pc, #160]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002d56:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	4924      	ldr	r1, [pc, #144]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d5c:	4b25      	ldr	r3, [pc, #148]	@ (8002df4 <HAL_RCC_OscConfig+0x620>)
 8002d5e:	4013      	ands	r3, r2
 8002d60:	60cb      	str	r3, [r1, #12]
 8002d62:	e03e      	b.n	8002de2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e039      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002d70:	4b1e      	ldr	r3, [pc, #120]	@ (8002dec <HAL_RCC_OscConfig+0x618>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f003 0203 	and.w	r2, r3, #3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d12c      	bne.n	8002dde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d123      	bne.n	8002dde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d11b      	bne.n	8002dde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d113      	bne.n	8002dde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d109      	bne.n	8002dde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd4:	085b      	lsrs	r3, r3, #1
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3720      	adds	r7, #32
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40021000 	.word	0x40021000
 8002df0:	019f800c 	.word	0x019f800c
 8002df4:	feeefffc 	.word	0xfeeefffc

08002df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e02:	2300      	movs	r3, #0
 8002e04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e11e      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e10:	4b91      	ldr	r3, [pc, #580]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 030f 	and.w	r3, r3, #15
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d910      	bls.n	8002e40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1e:	4b8e      	ldr	r3, [pc, #568]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 020f 	bic.w	r2, r3, #15
 8002e26:	498c      	ldr	r1, [pc, #560]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2e:	4b8a      	ldr	r3, [pc, #552]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e106      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d073      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d129      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e54:	4b81      	ldr	r3, [pc, #516]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e0f4      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002e64:	f000 f99e 	bl	80031a4 <RCC_GetSysClockFreqFromPLLSource>
 8002e68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	4a7c      	ldr	r2, [pc, #496]	@ (8003060 <HAL_RCC_ClockConfig+0x268>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d93f      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002e72:	4b7a      	ldr	r3, [pc, #488]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d009      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d033      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d12f      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e92:	4b72      	ldr	r3, [pc, #456]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e9a:	4a70      	ldr	r2, [pc, #448]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ea0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ea2:	2380      	movs	r3, #128	@ 0x80
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	e024      	b.n	8002ef2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d107      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eb0:	4b6a      	ldr	r3, [pc, #424]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d109      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0c6      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ec0:	4b66      	ldr	r3, [pc, #408]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0be      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ed0:	f000 f8ce 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	4a61      	ldr	r2, [pc, #388]	@ (8003060 <HAL_RCC_ClockConfig+0x268>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d909      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ede:	4b5f      	ldr	r3, [pc, #380]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ee6:	4a5d      	ldr	r2, [pc, #372]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002eec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ef2:	4b5a      	ldr	r3, [pc, #360]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f023 0203 	bic.w	r2, r3, #3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	4957      	ldr	r1, [pc, #348]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f04:	f7fe fdca 	bl	8001a9c <HAL_GetTick>
 8002f08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0c:	f7fe fdc6 	bl	8001a9c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e095      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f22:	4b4e      	ldr	r3, [pc, #312]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 020c 	and.w	r2, r3, #12
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d1eb      	bne.n	8002f0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d023      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f4c:	4b43      	ldr	r3, [pc, #268]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4a42      	ldr	r2, [pc, #264]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0308 	and.w	r3, r3, #8
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d007      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002f64:	4b3d      	ldr	r3, [pc, #244]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f6c:	4a3b      	ldr	r2, [pc, #236]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b39      	ldr	r3, [pc, #228]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4936      	ldr	r1, [pc, #216]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b80      	cmp	r3, #128	@ 0x80
 8002f8c:	d105      	bne.n	8002f9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002f8e:	4b33      	ldr	r3, [pc, #204]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	4a32      	ldr	r2, [pc, #200]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002f94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d21d      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f023 020f 	bic.w	r2, r3, #15
 8002fb0:	4929      	ldr	r1, [pc, #164]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fb8:	f7fe fd70 	bl	8001a9c <HAL_GetTick>
 8002fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fbe:	e00a      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc0:	f7fe fd6c 	bl	8001a9c <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e03b      	b.n	800304e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <HAL_RCC_ClockConfig+0x260>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d1ed      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4917      	ldr	r1, [pc, #92]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800300e:	4b13      	ldr	r3, [pc, #76]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	490f      	ldr	r1, [pc, #60]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003022:	f000 f825 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 8003026:	4602      	mov	r2, r0
 8003028:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <HAL_RCC_ClockConfig+0x264>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	490c      	ldr	r1, [pc, #48]	@ (8003064 <HAL_RCC_ClockConfig+0x26c>)
 8003034:	5ccb      	ldrb	r3, [r1, r3]
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	fa22 f303 	lsr.w	r3, r2, r3
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <HAL_RCC_ClockConfig+0x270>)
 8003040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003042:	4b0a      	ldr	r3, [pc, #40]	@ (800306c <HAL_RCC_ClockConfig+0x274>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe fcdc 	bl	8001a04 <HAL_InitTick>
 800304c:	4603      	mov	r3, r0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40022000 	.word	0x40022000
 800305c:	40021000 	.word	0x40021000
 8003060:	04c4b400 	.word	0x04c4b400
 8003064:	08008840 	.word	0x08008840
 8003068:	20000000 	.word	0x20000000
 800306c:	20000004 	.word	0x20000004

08003070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003070:	b480      	push	{r7}
 8003072:	b087      	sub	sp, #28
 8003074:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003076:	4b2c      	ldr	r3, [pc, #176]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b04      	cmp	r3, #4
 8003080:	d102      	bne.n	8003088 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003082:	4b2a      	ldr	r3, [pc, #168]	@ (800312c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003084:	613b      	str	r3, [r7, #16]
 8003086:	e047      	b.n	8003118 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003088:	4b27      	ldr	r3, [pc, #156]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 030c 	and.w	r3, r3, #12
 8003090:	2b08      	cmp	r3, #8
 8003092:	d102      	bne.n	800309a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003094:	4b26      	ldr	r3, [pc, #152]	@ (8003130 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003096:	613b      	str	r3, [r7, #16]
 8003098:	e03e      	b.n	8003118 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800309a:	4b23      	ldr	r3, [pc, #140]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
 80030a2:	2b0c      	cmp	r3, #12
 80030a4:	d136      	bne.n	8003114 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030a6:	4b20      	ldr	r3, [pc, #128]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f003 0303 	and.w	r3, r3, #3
 80030ae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	091b      	lsrs	r3, r3, #4
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3301      	adds	r3, #1
 80030bc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2b03      	cmp	r3, #3
 80030c2:	d10c      	bne.n	80030de <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003130 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030cc:	4a16      	ldr	r2, [pc, #88]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ce:	68d2      	ldr	r2, [r2, #12]
 80030d0:	0a12      	lsrs	r2, r2, #8
 80030d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	617b      	str	r3, [r7, #20]
      break;
 80030dc:	e00c      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030de:	4a13      	ldr	r2, [pc, #76]	@ (800312c <HAL_RCC_GetSysClockFreq+0xbc>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e6:	4a10      	ldr	r2, [pc, #64]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030e8:	68d2      	ldr	r2, [r2, #12]
 80030ea:	0a12      	lsrs	r2, r2, #8
 80030ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030f0:	fb02 f303 	mul.w	r3, r2, r3
 80030f4:	617b      	str	r3, [r7, #20]
      break;
 80030f6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	0e5b      	lsrs	r3, r3, #25
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	3301      	adds	r3, #1
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	e001      	b.n	8003118 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003118:	693b      	ldr	r3, [r7, #16]
}
 800311a:	4618      	mov	r0, r3
 800311c:	371c      	adds	r7, #28
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000
 800312c:	00f42400 	.word	0x00f42400
 8003130:	007a1200 	.word	0x007a1200

08003134 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003138:	4b03      	ldr	r3, [pc, #12]	@ (8003148 <HAL_RCC_GetHCLKFreq+0x14>)
 800313a:	681b      	ldr	r3, [r3, #0]
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	20000000 	.word	0x20000000

0800314c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003150:	f7ff fff0 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003154:	4602      	mov	r2, r0
 8003156:	4b06      	ldr	r3, [pc, #24]	@ (8003170 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	0a1b      	lsrs	r3, r3, #8
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	4904      	ldr	r1, [pc, #16]	@ (8003174 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003162:	5ccb      	ldrb	r3, [r1, r3]
 8003164:	f003 031f 	and.w	r3, r3, #31
 8003168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800316c:	4618      	mov	r0, r3
 800316e:	bd80      	pop	{r7, pc}
 8003170:	40021000 	.word	0x40021000
 8003174:	08008850 	.word	0x08008850

08003178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800317c:	f7ff ffda 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003180:	4602      	mov	r2, r0
 8003182:	4b06      	ldr	r3, [pc, #24]	@ (800319c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	0adb      	lsrs	r3, r3, #11
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	4904      	ldr	r1, [pc, #16]	@ (80031a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800318e:	5ccb      	ldrb	r3, [r1, r3]
 8003190:	f003 031f 	and.w	r3, r3, #31
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40021000 	.word	0x40021000
 80031a0:	08008850 	.word	0x08008850

080031a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003224 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003224 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	3301      	adds	r3, #1
 80031c0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	d10c      	bne.n	80031e2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031c8:	4a17      	ldr	r2, [pc, #92]	@ (8003228 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d0:	4a14      	ldr	r2, [pc, #80]	@ (8003224 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031d2:	68d2      	ldr	r2, [r2, #12]
 80031d4:	0a12      	lsrs	r2, r2, #8
 80031d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031da:	fb02 f303 	mul.w	r3, r2, r3
 80031de:	617b      	str	r3, [r7, #20]
    break;
 80031e0:	e00c      	b.n	80031fc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031e2:	4a12      	ldr	r2, [pc, #72]	@ (800322c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003224 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	0a12      	lsrs	r2, r2, #8
 80031f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031f4:	fb02 f303 	mul.w	r3, r2, r3
 80031f8:	617b      	str	r3, [r7, #20]
    break;
 80031fa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031fc:	4b09      	ldr	r3, [pc, #36]	@ (8003224 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	0e5b      	lsrs	r3, r3, #25
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	3301      	adds	r3, #1
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	fbb2 f3f3 	udiv	r3, r2, r3
 8003214:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003216:	687b      	ldr	r3, [r7, #4]
}
 8003218:	4618      	mov	r0, r3
 800321a:	371c      	adds	r7, #28
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	40021000 	.word	0x40021000
 8003228:	007a1200 	.word	0x007a1200
 800322c:	00f42400 	.word	0x00f42400

08003230 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003238:	2300      	movs	r3, #0
 800323a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800323c:	2300      	movs	r3, #0
 800323e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 8098 	beq.w	800337e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800324e:	2300      	movs	r3, #0
 8003250:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003252:	4b43      	ldr	r3, [pc, #268]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10d      	bne.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800325e:	4b40      	ldr	r3, [pc, #256]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003262:	4a3f      	ldr	r2, [pc, #252]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003268:	6593      	str	r3, [r2, #88]	@ 0x58
 800326a:	4b3d      	ldr	r3, [pc, #244]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800326c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003276:	2301      	movs	r3, #1
 8003278:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800327a:	4b3a      	ldr	r3, [pc, #232]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a39      	ldr	r2, [pc, #228]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003284:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003286:	f7fe fc09 	bl	8001a9c <HAL_GetTick>
 800328a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800328c:	e009      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800328e:	f7fe fc05 	bl	8001a9c <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d902      	bls.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	74fb      	strb	r3, [r7, #19]
        break;
 80032a0:	e005      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032a2:	4b30      	ldr	r3, [pc, #192]	@ (8003364 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0ef      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80032ae:	7cfb      	ldrb	r3, [r7, #19]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d159      	bne.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d01e      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d019      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032d0:	4b23      	ldr	r3, [pc, #140]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032dc:	4b20      	ldr	r3, [pc, #128]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032fc:	4a18      	ldr	r2, [pc, #96]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d016      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330e:	f7fe fbc5 	bl	8001a9c <HAL_GetTick>
 8003312:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003314:	e00b      	b.n	800332e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003316:	f7fe fbc1 	bl	8001a9c <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003324:	4293      	cmp	r3, r2
 8003326:	d902      	bls.n	800332e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	74fb      	strb	r3, [r7, #19]
            break;
 800332c:	e006      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800332e:	4b0c      	ldr	r3, [pc, #48]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0ec      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800333c:	7cfb      	ldrb	r3, [r7, #19]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10b      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003342:	4b07      	ldr	r3, [pc, #28]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003348:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	4903      	ldr	r1, [pc, #12]	@ (8003360 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003358:	e008      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800335a:	7cfb      	ldrb	r3, [r7, #19]
 800335c:	74bb      	strb	r3, [r7, #18]
 800335e:	e005      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003360:	40021000 	.word	0x40021000
 8003364:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800336c:	7c7b      	ldrb	r3, [r7, #17]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d105      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003372:	4ba6      	ldr	r3, [pc, #664]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003376:	4aa5      	ldr	r2, [pc, #660]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800337c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800338a:	4ba0      	ldr	r3, [pc, #640]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003390:	f023 0203 	bic.w	r2, r3, #3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	499c      	ldr	r1, [pc, #624]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339a:	4313      	orrs	r3, r2
 800339c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ac:	4b97      	ldr	r3, [pc, #604]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b2:	f023 020c 	bic.w	r2, r3, #12
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	4994      	ldr	r1, [pc, #592]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033ce:	4b8f      	ldr	r3, [pc, #572]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	498b      	ldr	r1, [pc, #556]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0308 	and.w	r3, r3, #8
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033f0:	4b86      	ldr	r3, [pc, #536]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	4983      	ldr	r1, [pc, #524]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003400:	4313      	orrs	r3, r2
 8003402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003412:	4b7e      	ldr	r3, [pc, #504]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003418:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	497a      	ldr	r1, [pc, #488]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003422:	4313      	orrs	r3, r2
 8003424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003434:	4b75      	ldr	r3, [pc, #468]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	4972      	ldr	r1, [pc, #456]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003456:	4b6d      	ldr	r3, [pc, #436]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	4969      	ldr	r1, [pc, #420]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00a      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003478:	4b64      	ldr	r3, [pc, #400]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800347a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	4961      	ldr	r1, [pc, #388]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800349a:	4b5c      	ldr	r3, [pc, #368]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800349c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	4958      	ldr	r1, [pc, #352]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d015      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034bc:	4b53      	ldr	r3, [pc, #332]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ca:	4950      	ldr	r1, [pc, #320]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034da:	d105      	bne.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034dc:	4b4b      	ldr	r3, [pc, #300]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4a4a      	ldr	r2, [pc, #296]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d015      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034f4:	4b45      	ldr	r3, [pc, #276]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003502:	4942      	ldr	r1, [pc, #264]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003504:	4313      	orrs	r3, r2
 8003506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003512:	d105      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003514:	4b3d      	ldr	r3, [pc, #244]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	4a3c      	ldr	r2, [pc, #240]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800351a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800351e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d015      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800352c:	4b37      	ldr	r3, [pc, #220]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800352e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003532:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	4934      	ldr	r1, [pc, #208]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353c:	4313      	orrs	r3, r2
 800353e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003546:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800354a:	d105      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800354c:	4b2f      	ldr	r3, [pc, #188]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4a2e      	ldr	r2, [pc, #184]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003552:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003556:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d015      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003564:	4b29      	ldr	r3, [pc, #164]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003572:	4926      	ldr	r1, [pc, #152]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800357e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003582:	d105      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003584:	4b21      	ldr	r3, [pc, #132]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	4a20      	ldr	r2, [pc, #128]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800358a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800358e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d015      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800359c:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035aa:	4918      	ldr	r1, [pc, #96]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035ba:	d105      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035bc:	4b13      	ldr	r3, [pc, #76]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	4a12      	ldr	r2, [pc, #72]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d015      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80035d4:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e2:	490a      	ldr	r1, [pc, #40]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035f2:	d105      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a04      	ldr	r2, [pc, #16]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035fe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003600:	7cbb      	ldrb	r3, [r7, #18]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40021000 	.word	0x40021000

08003610 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e042      	b.n	80036a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003628:	2b00      	cmp	r3, #0
 800362a:	d106      	bne.n	800363a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f7fe f8cd 	bl	80017d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2224      	movs	r2, #36	@ 0x24
 800363e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0201 	bic.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003656:	2b00      	cmp	r3, #0
 8003658:	d002      	beq.n	8003660 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 feec 	bl	8004438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fc1d 	bl	8003ea0 <UART_SetConfig>
 8003666:	4603      	mov	r3, r0
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e01b      	b.n	80036a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800367e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689a      	ldr	r2, [r3, #8]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800368e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 ff6b 	bl	800457c <UART_CheckIdleState>
 80036a6:	4603      	mov	r3, r0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b08a      	sub	sp, #40	@ 0x28
 80036b4:	af02      	add	r7, sp, #8
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	4613      	mov	r3, r2
 80036be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	d17b      	bne.n	80037c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <HAL_UART_Transmit+0x26>
 80036d0:	88fb      	ldrh	r3, [r7, #6]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e074      	b.n	80037c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2221      	movs	r2, #33	@ 0x21
 80036e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036ea:	f7fe f9d7 	bl	8001a9c <HAL_GetTick>
 80036ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	88fa      	ldrh	r2, [r7, #6]
 80036fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003708:	d108      	bne.n	800371c <HAL_UART_Transmit+0x6c>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d104      	bne.n	800371c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003712:	2300      	movs	r3, #0
 8003714:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	61bb      	str	r3, [r7, #24]
 800371a:	e003      	b.n	8003724 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003724:	e030      	b.n	8003788 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 ffcd 	bl	80046d0 <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2220      	movs	r2, #32
 8003740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e03d      	b.n	80037c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10b      	bne.n	8003766 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800375c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	3302      	adds	r3, #2
 8003762:	61bb      	str	r3, [r7, #24]
 8003764:	e007      	b.n	8003776 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	781a      	ldrb	r2, [r3, #0]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	3301      	adds	r3, #1
 8003774:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800377c:	b29b      	uxth	r3, r3
 800377e:	3b01      	subs	r3, #1
 8003780:	b29a      	uxth	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1c8      	bne.n	8003726 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2200      	movs	r2, #0
 800379c:	2140      	movs	r1, #64	@ 0x40
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 ff96 	bl	80046d0 <UART_WaitOnFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e006      	b.n	80037c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	e000      	b.n	80037c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80037c2:	2302      	movs	r3, #2
  }
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3720      	adds	r7, #32
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b0ba      	sub	sp, #232	@ 0xe8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80037f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80037f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80037fa:	4013      	ands	r3, r2
 80037fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d11b      	bne.n	8003840 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800380c:	f003 0320 	and.w	r3, r3, #32
 8003810:	2b00      	cmp	r3, #0
 8003812:	d015      	beq.n	8003840 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d009      	beq.n	8003840 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 8300 	beq.w	8003e36 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	4798      	blx	r3
      }
      return;
 800383e:	e2fa      	b.n	8003e36 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 8123 	beq.w	8003a90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800384a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800384e:	4b8d      	ldr	r3, [pc, #564]	@ (8003a84 <HAL_UART_IRQHandler+0x2b8>)
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003856:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800385a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a88 <HAL_UART_IRQHandler+0x2bc>)
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 8116 	beq.w	8003a90 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d011      	beq.n	8003894 <HAL_UART_IRQHandler+0xc8>
 8003870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00b      	beq.n	8003894 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2201      	movs	r2, #1
 8003882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	f043 0201 	orr.w	r2, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d011      	beq.n	80038c4 <HAL_UART_IRQHandler+0xf8>
 80038a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00b      	beq.n	80038c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2202      	movs	r2, #2
 80038b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ba:	f043 0204 	orr.w	r2, r3, #4
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d011      	beq.n	80038f4 <HAL_UART_IRQHandler+0x128>
 80038d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00b      	beq.n	80038f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2204      	movs	r2, #4
 80038e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ea:	f043 0202 	orr.w	r2, r3, #2
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80038f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d017      	beq.n	8003930 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d105      	bne.n	8003918 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800390c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003910:	4b5c      	ldr	r3, [pc, #368]	@ (8003a84 <HAL_UART_IRQHandler+0x2b8>)
 8003912:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00b      	beq.n	8003930 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2208      	movs	r2, #8
 800391e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003926:	f043 0208 	orr.w	r2, r3, #8
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003938:	2b00      	cmp	r3, #0
 800393a:	d012      	beq.n	8003962 <HAL_UART_IRQHandler+0x196>
 800393c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00c      	beq.n	8003962 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003958:	f043 0220 	orr.w	r2, r3, #32
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8266 	beq.w	8003e3a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800396e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003972:	f003 0320 	and.w	r3, r3, #32
 8003976:	2b00      	cmp	r3, #0
 8003978:	d013      	beq.n	80039a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800397a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800397e:	f003 0320 	and.w	r3, r3, #32
 8003982:	2b00      	cmp	r3, #0
 8003984:	d105      	bne.n	8003992 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800398a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d007      	beq.n	80039a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b6:	2b40      	cmp	r3, #64	@ 0x40
 80039b8:	d005      	beq.n	80039c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80039ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d054      	beq.n	8003a70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f001 f8f9 	bl	8004bbe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d6:	2b40      	cmp	r3, #64	@ 0x40
 80039d8:	d146      	bne.n	8003a68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3308      	adds	r3, #8
 80039e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80039e8:	e853 3f00 	ldrex	r3, [r3]
 80039ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80039f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80039f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	3308      	adds	r3, #8
 8003a02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003a06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003a0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003a12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003a1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1d9      	bne.n	80039da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d017      	beq.n	8003a60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a36:	4a15      	ldr	r2, [pc, #84]	@ (8003a8c <HAL_UART_IRQHandler+0x2c0>)
 8003a38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7fe fac3 	bl	8001fcc <HAL_DMA_Abort_IT>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d019      	beq.n	8003a80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003a5a:	4610      	mov	r0, r2
 8003a5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5e:	e00f      	b.n	8003a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fa13 	bl	8003e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a66:	e00b      	b.n	8003a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fa0f 	bl	8003e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6e:	e007      	b.n	8003a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fa0b 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003a7e:	e1dc      	b.n	8003e3a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a80:	bf00      	nop
    return;
 8003a82:	e1da      	b.n	8003e3a <HAL_UART_IRQHandler+0x66e>
 8003a84:	10000001 	.word	0x10000001
 8003a88:	04000120 	.word	0x04000120
 8003a8c:	08004e75 	.word	0x08004e75

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	f040 8170 	bne.w	8003d7a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 8169 	beq.w	8003d7a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 8162 	beq.w	8003d7a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2210      	movs	r2, #16
 8003abc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac8:	2b40      	cmp	r3, #64	@ 0x40
 8003aca:	f040 80d8 	bne.w	8003c7e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003adc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 80af 	beq.w	8003c44 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003aec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003af0:	429a      	cmp	r2, r3
 8003af2:	f080 80a7 	bcs.w	8003c44 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003afc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f040 8087 	bne.w	8003c22 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b20:	e853 3f00 	ldrex	r3, [r3]
 8003b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003b4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b4e:	e841 2300 	strex	r3, r2, [r1]
 8003b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1da      	bne.n	8003b14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3308      	adds	r3, #8
 8003b64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b68:	e853 3f00 	ldrex	r3, [r3]
 8003b6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003b6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3308      	adds	r3, #8
 8003b7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003b8e:	e841 2300 	strex	r3, r2, [r1]
 8003b92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003b94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1e1      	bne.n	8003b5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ba4:	e853 3f00 	ldrex	r3, [r3]
 8003ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003bbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003bc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003bc6:	e841 2300 	strex	r3, r2, [r1]
 8003bca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003bcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1e3      	bne.n	8003b9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003be8:	e853 3f00 	ldrex	r3, [r3]
 8003bec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003bee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bf0:	f023 0310 	bic.w	r3, r3, #16
 8003bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e4      	bne.n	8003be0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fe f97c 	bl	8001f1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7fd fbb7 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003c42:	e0fc      	b.n	8003e3e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	f040 80f5 	bne.w	8003e3e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0320 	and.w	r3, r3, #32
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	f040 80eb 	bne.w	8003e3e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003c74:	4619      	mov	r1, r3
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fd fb9a 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
      return;
 8003c7c:	e0df      	b.n	8003e3e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 80d1 	beq.w	8003e42 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003ca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80cc 	beq.w	8003e42 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb2:	e853 3f00 	ldrex	r3, [r3]
 8003cb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cd4:	e841 2300 	strex	r3, r2, [r1]
 8003cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1e4      	bne.n	8003caa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3308      	adds	r3, #8
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	e853 3f00 	ldrex	r3, [r3]
 8003cee:	623b      	str	r3, [r7, #32]
   return(result);
 8003cf0:	6a3b      	ldr	r3, [r7, #32]
 8003cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cf6:	f023 0301 	bic.w	r3, r3, #1
 8003cfa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3308      	adds	r3, #8
 8003d04:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d08:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d10:	e841 2300 	strex	r3, r2, [r1]
 8003d14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1e1      	bne.n	8003ce0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	e853 3f00 	ldrex	r3, [r3]
 8003d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f023 0310 	bic.w	r3, r3, #16
 8003d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d52:	61fb      	str	r3, [r7, #28]
 8003d54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d56:	69b9      	ldr	r1, [r7, #24]
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	e841 2300 	strex	r3, r2, [r1]
 8003d5e:	617b      	str	r3, [r7, #20]
   return(result);
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1e4      	bne.n	8003d30 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d70:	4619      	mov	r1, r3
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7fd fb1c 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d78:	e063      	b.n	8003e42 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00e      	beq.n	8003da4 <HAL_UART_IRQHandler+0x5d8>
 8003d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d008      	beq.n	8003da4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f001 fe30 	bl	8005a02 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003da2:	e051      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d014      	beq.n	8003dda <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d03a      	beq.n	8003e46 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	4798      	blx	r3
    }
    return;
 8003dd8:	e035      	b.n	8003e46 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <HAL_UART_IRQHandler+0x62e>
 8003de6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f001 f850 	bl	8004e98 <UART_EndTransmit_IT>
    return;
 8003df8:	e026      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d009      	beq.n	8003e1a <HAL_UART_IRQHandler+0x64e>
 8003e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f001 fe09 	bl	8005a2a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e18:	e016      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d010      	beq.n	8003e48 <HAL_UART_IRQHandler+0x67c>
 8003e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	da0c      	bge.n	8003e48 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f001 fdf1 	bl	8005a16 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e34:	e008      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e36:	bf00      	nop
 8003e38:	e006      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
    return;
 8003e3a:	bf00      	nop
 8003e3c:	e004      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e3e:	bf00      	nop
 8003e40:	e002      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8003e42:	bf00      	nop
 8003e44:	e000      	b.n	8003e48 <HAL_UART_IRQHandler+0x67c>
    return;
 8003e46:	bf00      	nop
  }
}
 8003e48:	37e8      	adds	r7, #232	@ 0xe8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop

08003e50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ea4:	b08c      	sub	sp, #48	@ 0x30
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4bab      	ldr	r3, [pc, #684]	@ (800417c <UART_SetConfig+0x2dc>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ed8:	430b      	orrs	r3, r1
 8003eda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4aa0      	ldr	r2, [pc, #640]	@ (8004180 <UART_SetConfig+0x2e0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d004      	beq.n	8003f0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003f16:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f20:	430b      	orrs	r3, r1
 8003f22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	f023 010f 	bic.w	r1, r3, #15
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a91      	ldr	r2, [pc, #580]	@ (8004184 <UART_SetConfig+0x2e4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d125      	bne.n	8003f90 <UART_SetConfig+0xf0>
 8003f44:	4b90      	ldr	r3, [pc, #576]	@ (8004188 <UART_SetConfig+0x2e8>)
 8003f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d81a      	bhi.n	8003f88 <UART_SetConfig+0xe8>
 8003f52:	a201      	add	r2, pc, #4	@ (adr r2, 8003f58 <UART_SetConfig+0xb8>)
 8003f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f58:	08003f69 	.word	0x08003f69
 8003f5c:	08003f79 	.word	0x08003f79
 8003f60:	08003f71 	.word	0x08003f71
 8003f64:	08003f81 	.word	0x08003f81
 8003f68:	2301      	movs	r3, #1
 8003f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f6e:	e0d6      	b.n	800411e <UART_SetConfig+0x27e>
 8003f70:	2302      	movs	r3, #2
 8003f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f76:	e0d2      	b.n	800411e <UART_SetConfig+0x27e>
 8003f78:	2304      	movs	r3, #4
 8003f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f7e:	e0ce      	b.n	800411e <UART_SetConfig+0x27e>
 8003f80:	2308      	movs	r3, #8
 8003f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f86:	e0ca      	b.n	800411e <UART_SetConfig+0x27e>
 8003f88:	2310      	movs	r3, #16
 8003f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f8e:	e0c6      	b.n	800411e <UART_SetConfig+0x27e>
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a7d      	ldr	r2, [pc, #500]	@ (800418c <UART_SetConfig+0x2ec>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d138      	bne.n	800400c <UART_SetConfig+0x16c>
 8003f9a:	4b7b      	ldr	r3, [pc, #492]	@ (8004188 <UART_SetConfig+0x2e8>)
 8003f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa0:	f003 030c 	and.w	r3, r3, #12
 8003fa4:	2b0c      	cmp	r3, #12
 8003fa6:	d82d      	bhi.n	8004004 <UART_SetConfig+0x164>
 8003fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fb0 <UART_SetConfig+0x110>)
 8003faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fae:	bf00      	nop
 8003fb0:	08003fe5 	.word	0x08003fe5
 8003fb4:	08004005 	.word	0x08004005
 8003fb8:	08004005 	.word	0x08004005
 8003fbc:	08004005 	.word	0x08004005
 8003fc0:	08003ff5 	.word	0x08003ff5
 8003fc4:	08004005 	.word	0x08004005
 8003fc8:	08004005 	.word	0x08004005
 8003fcc:	08004005 	.word	0x08004005
 8003fd0:	08003fed 	.word	0x08003fed
 8003fd4:	08004005 	.word	0x08004005
 8003fd8:	08004005 	.word	0x08004005
 8003fdc:	08004005 	.word	0x08004005
 8003fe0:	08003ffd 	.word	0x08003ffd
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fea:	e098      	b.n	800411e <UART_SetConfig+0x27e>
 8003fec:	2302      	movs	r3, #2
 8003fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ff2:	e094      	b.n	800411e <UART_SetConfig+0x27e>
 8003ff4:	2304      	movs	r3, #4
 8003ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ffa:	e090      	b.n	800411e <UART_SetConfig+0x27e>
 8003ffc:	2308      	movs	r3, #8
 8003ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004002:	e08c      	b.n	800411e <UART_SetConfig+0x27e>
 8004004:	2310      	movs	r3, #16
 8004006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800400a:	e088      	b.n	800411e <UART_SetConfig+0x27e>
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a5f      	ldr	r2, [pc, #380]	@ (8004190 <UART_SetConfig+0x2f0>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d125      	bne.n	8004062 <UART_SetConfig+0x1c2>
 8004016:	4b5c      	ldr	r3, [pc, #368]	@ (8004188 <UART_SetConfig+0x2e8>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004020:	2b30      	cmp	r3, #48	@ 0x30
 8004022:	d016      	beq.n	8004052 <UART_SetConfig+0x1b2>
 8004024:	2b30      	cmp	r3, #48	@ 0x30
 8004026:	d818      	bhi.n	800405a <UART_SetConfig+0x1ba>
 8004028:	2b20      	cmp	r3, #32
 800402a:	d00a      	beq.n	8004042 <UART_SetConfig+0x1a2>
 800402c:	2b20      	cmp	r3, #32
 800402e:	d814      	bhi.n	800405a <UART_SetConfig+0x1ba>
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <UART_SetConfig+0x19a>
 8004034:	2b10      	cmp	r3, #16
 8004036:	d008      	beq.n	800404a <UART_SetConfig+0x1aa>
 8004038:	e00f      	b.n	800405a <UART_SetConfig+0x1ba>
 800403a:	2300      	movs	r3, #0
 800403c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004040:	e06d      	b.n	800411e <UART_SetConfig+0x27e>
 8004042:	2302      	movs	r3, #2
 8004044:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004048:	e069      	b.n	800411e <UART_SetConfig+0x27e>
 800404a:	2304      	movs	r3, #4
 800404c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004050:	e065      	b.n	800411e <UART_SetConfig+0x27e>
 8004052:	2308      	movs	r3, #8
 8004054:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004058:	e061      	b.n	800411e <UART_SetConfig+0x27e>
 800405a:	2310      	movs	r3, #16
 800405c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004060:	e05d      	b.n	800411e <UART_SetConfig+0x27e>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a4b      	ldr	r2, [pc, #300]	@ (8004194 <UART_SetConfig+0x2f4>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d125      	bne.n	80040b8 <UART_SetConfig+0x218>
 800406c:	4b46      	ldr	r3, [pc, #280]	@ (8004188 <UART_SetConfig+0x2e8>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004072:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004076:	2bc0      	cmp	r3, #192	@ 0xc0
 8004078:	d016      	beq.n	80040a8 <UART_SetConfig+0x208>
 800407a:	2bc0      	cmp	r3, #192	@ 0xc0
 800407c:	d818      	bhi.n	80040b0 <UART_SetConfig+0x210>
 800407e:	2b80      	cmp	r3, #128	@ 0x80
 8004080:	d00a      	beq.n	8004098 <UART_SetConfig+0x1f8>
 8004082:	2b80      	cmp	r3, #128	@ 0x80
 8004084:	d814      	bhi.n	80040b0 <UART_SetConfig+0x210>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <UART_SetConfig+0x1f0>
 800408a:	2b40      	cmp	r3, #64	@ 0x40
 800408c:	d008      	beq.n	80040a0 <UART_SetConfig+0x200>
 800408e:	e00f      	b.n	80040b0 <UART_SetConfig+0x210>
 8004090:	2300      	movs	r3, #0
 8004092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004096:	e042      	b.n	800411e <UART_SetConfig+0x27e>
 8004098:	2302      	movs	r3, #2
 800409a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800409e:	e03e      	b.n	800411e <UART_SetConfig+0x27e>
 80040a0:	2304      	movs	r3, #4
 80040a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040a6:	e03a      	b.n	800411e <UART_SetConfig+0x27e>
 80040a8:	2308      	movs	r3, #8
 80040aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ae:	e036      	b.n	800411e <UART_SetConfig+0x27e>
 80040b0:	2310      	movs	r3, #16
 80040b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040b6:	e032      	b.n	800411e <UART_SetConfig+0x27e>
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a30      	ldr	r2, [pc, #192]	@ (8004180 <UART_SetConfig+0x2e0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d12a      	bne.n	8004118 <UART_SetConfig+0x278>
 80040c2:	4b31      	ldr	r3, [pc, #196]	@ (8004188 <UART_SetConfig+0x2e8>)
 80040c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80040cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040d0:	d01a      	beq.n	8004108 <UART_SetConfig+0x268>
 80040d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040d6:	d81b      	bhi.n	8004110 <UART_SetConfig+0x270>
 80040d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040dc:	d00c      	beq.n	80040f8 <UART_SetConfig+0x258>
 80040de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040e2:	d815      	bhi.n	8004110 <UART_SetConfig+0x270>
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <UART_SetConfig+0x250>
 80040e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ec:	d008      	beq.n	8004100 <UART_SetConfig+0x260>
 80040ee:	e00f      	b.n	8004110 <UART_SetConfig+0x270>
 80040f0:	2300      	movs	r3, #0
 80040f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040f6:	e012      	b.n	800411e <UART_SetConfig+0x27e>
 80040f8:	2302      	movs	r3, #2
 80040fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040fe:	e00e      	b.n	800411e <UART_SetConfig+0x27e>
 8004100:	2304      	movs	r3, #4
 8004102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004106:	e00a      	b.n	800411e <UART_SetConfig+0x27e>
 8004108:	2308      	movs	r3, #8
 800410a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800410e:	e006      	b.n	800411e <UART_SetConfig+0x27e>
 8004110:	2310      	movs	r3, #16
 8004112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004116:	e002      	b.n	800411e <UART_SetConfig+0x27e>
 8004118:	2310      	movs	r3, #16
 800411a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a17      	ldr	r2, [pc, #92]	@ (8004180 <UART_SetConfig+0x2e0>)
 8004124:	4293      	cmp	r3, r2
 8004126:	f040 80a8 	bne.w	800427a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800412a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800412e:	2b08      	cmp	r3, #8
 8004130:	d834      	bhi.n	800419c <UART_SetConfig+0x2fc>
 8004132:	a201      	add	r2, pc, #4	@ (adr r2, 8004138 <UART_SetConfig+0x298>)
 8004134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004138:	0800415d 	.word	0x0800415d
 800413c:	0800419d 	.word	0x0800419d
 8004140:	08004165 	.word	0x08004165
 8004144:	0800419d 	.word	0x0800419d
 8004148:	0800416b 	.word	0x0800416b
 800414c:	0800419d 	.word	0x0800419d
 8004150:	0800419d 	.word	0x0800419d
 8004154:	0800419d 	.word	0x0800419d
 8004158:	08004173 	.word	0x08004173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800415c:	f7fe fff6 	bl	800314c <HAL_RCC_GetPCLK1Freq>
 8004160:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004162:	e021      	b.n	80041a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004164:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <UART_SetConfig+0x2f8>)
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004168:	e01e      	b.n	80041a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800416a:	f7fe ff81 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 800416e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004170:	e01a      	b.n	80041a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004176:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004178:	e016      	b.n	80041a8 <UART_SetConfig+0x308>
 800417a:	bf00      	nop
 800417c:	cfff69f3 	.word	0xcfff69f3
 8004180:	40008000 	.word	0x40008000
 8004184:	40013800 	.word	0x40013800
 8004188:	40021000 	.word	0x40021000
 800418c:	40004400 	.word	0x40004400
 8004190:	40004800 	.word	0x40004800
 8004194:	40004c00 	.word	0x40004c00
 8004198:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80041a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 812a 	beq.w	8004404 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	4a9e      	ldr	r2, [pc, #632]	@ (8004430 <UART_SetConfig+0x590>)
 80041b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041ba:	461a      	mov	r2, r3
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	fbb3 f3f2 	udiv	r3, r3, r2
 80041c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	685a      	ldr	r2, [r3, #4]
 80041c8:	4613      	mov	r3, r2
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	4413      	add	r3, r2
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d305      	bcc.n	80041e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d903      	bls.n	80041e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80041e6:	e10d      	b.n	8004404 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	2200      	movs	r2, #0
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	60fa      	str	r2, [r7, #12]
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	4a8e      	ldr	r2, [pc, #568]	@ (8004430 <UART_SetConfig+0x590>)
 80041f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2200      	movs	r2, #0
 80041fe:	603b      	str	r3, [r7, #0]
 8004200:	607a      	str	r2, [r7, #4]
 8004202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004206:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800420a:	f7fc fcf5 	bl	8000bf8 <__aeabi_uldivmod>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4610      	mov	r0, r2
 8004214:	4619      	mov	r1, r3
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	f04f 0300 	mov.w	r3, #0
 800421e:	020b      	lsls	r3, r1, #8
 8004220:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004224:	0202      	lsls	r2, r0, #8
 8004226:	6979      	ldr	r1, [r7, #20]
 8004228:	6849      	ldr	r1, [r1, #4]
 800422a:	0849      	lsrs	r1, r1, #1
 800422c:	2000      	movs	r0, #0
 800422e:	460c      	mov	r4, r1
 8004230:	4605      	mov	r5, r0
 8004232:	eb12 0804 	adds.w	r8, r2, r4
 8004236:	eb43 0905 	adc.w	r9, r3, r5
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	469a      	mov	sl, r3
 8004242:	4693      	mov	fp, r2
 8004244:	4652      	mov	r2, sl
 8004246:	465b      	mov	r3, fp
 8004248:	4640      	mov	r0, r8
 800424a:	4649      	mov	r1, r9
 800424c:	f7fc fcd4 	bl	8000bf8 <__aeabi_uldivmod>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4613      	mov	r3, r2
 8004256:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800425e:	d308      	bcc.n	8004272 <UART_SetConfig+0x3d2>
 8004260:	6a3b      	ldr	r3, [r7, #32]
 8004262:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004266:	d204      	bcs.n	8004272 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6a3a      	ldr	r2, [r7, #32]
 800426e:	60da      	str	r2, [r3, #12]
 8004270:	e0c8      	b.n	8004404 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004278:	e0c4      	b.n	8004404 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004282:	d167      	bne.n	8004354 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004288:	2b08      	cmp	r3, #8
 800428a:	d828      	bhi.n	80042de <UART_SetConfig+0x43e>
 800428c:	a201      	add	r2, pc, #4	@ (adr r2, 8004294 <UART_SetConfig+0x3f4>)
 800428e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004292:	bf00      	nop
 8004294:	080042b9 	.word	0x080042b9
 8004298:	080042c1 	.word	0x080042c1
 800429c:	080042c9 	.word	0x080042c9
 80042a0:	080042df 	.word	0x080042df
 80042a4:	080042cf 	.word	0x080042cf
 80042a8:	080042df 	.word	0x080042df
 80042ac:	080042df 	.word	0x080042df
 80042b0:	080042df 	.word	0x080042df
 80042b4:	080042d7 	.word	0x080042d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042b8:	f7fe ff48 	bl	800314c <HAL_RCC_GetPCLK1Freq>
 80042bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042be:	e014      	b.n	80042ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042c0:	f7fe ff5a 	bl	8003178 <HAL_RCC_GetPCLK2Freq>
 80042c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042c6:	e010      	b.n	80042ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004434 <UART_SetConfig+0x594>)
 80042ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042cc:	e00d      	b.n	80042ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ce:	f7fe fecf 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 80042d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042d4:	e009      	b.n	80042ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042dc:	e005      	b.n	80042ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80042e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8089 	beq.w	8004404 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	4a4e      	ldr	r2, [pc, #312]	@ (8004430 <UART_SetConfig+0x590>)
 80042f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042fc:	461a      	mov	r2, r3
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	fbb3 f3f2 	udiv	r3, r3, r2
 8004304:	005a      	lsls	r2, r3, #1
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	085b      	lsrs	r3, r3, #1
 800430c:	441a      	add	r2, r3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	fbb2 f3f3 	udiv	r3, r2, r3
 8004316:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	2b0f      	cmp	r3, #15
 800431c:	d916      	bls.n	800434c <UART_SetConfig+0x4ac>
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004324:	d212      	bcs.n	800434c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	b29b      	uxth	r3, r3
 800432a:	f023 030f 	bic.w	r3, r3, #15
 800432e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	085b      	lsrs	r3, r3, #1
 8004334:	b29b      	uxth	r3, r3
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	b29a      	uxth	r2, r3
 800433c:	8bfb      	ldrh	r3, [r7, #30]
 800433e:	4313      	orrs	r3, r2
 8004340:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	8bfa      	ldrh	r2, [r7, #30]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	e05b      	b.n	8004404 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004352:	e057      	b.n	8004404 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004354:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004358:	2b08      	cmp	r3, #8
 800435a:	d828      	bhi.n	80043ae <UART_SetConfig+0x50e>
 800435c:	a201      	add	r2, pc, #4	@ (adr r2, 8004364 <UART_SetConfig+0x4c4>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	08004389 	.word	0x08004389
 8004368:	08004391 	.word	0x08004391
 800436c:	08004399 	.word	0x08004399
 8004370:	080043af 	.word	0x080043af
 8004374:	0800439f 	.word	0x0800439f
 8004378:	080043af 	.word	0x080043af
 800437c:	080043af 	.word	0x080043af
 8004380:	080043af 	.word	0x080043af
 8004384:	080043a7 	.word	0x080043a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004388:	f7fe fee0 	bl	800314c <HAL_RCC_GetPCLK1Freq>
 800438c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800438e:	e014      	b.n	80043ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004390:	f7fe fef2 	bl	8003178 <HAL_RCC_GetPCLK2Freq>
 8004394:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004396:	e010      	b.n	80043ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004398:	4b26      	ldr	r3, [pc, #152]	@ (8004434 <UART_SetConfig+0x594>)
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800439c:	e00d      	b.n	80043ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800439e:	f7fe fe67 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 80043a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043a4:	e009      	b.n	80043ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80043ac:	e005      	b.n	80043ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80043ae:	2300      	movs	r3, #0
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80043b8:	bf00      	nop
    }

    if (pclk != 0U)
 80043ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d021      	beq.n	8004404 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004430 <UART_SetConfig+0x590>)
 80043c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043ca:	461a      	mov	r2, r3
 80043cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	085b      	lsrs	r3, r3, #1
 80043d8:	441a      	add	r2, r3
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	2b0f      	cmp	r3, #15
 80043e8:	d909      	bls.n	80043fe <UART_SetConfig+0x55e>
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f0:	d205      	bcs.n	80043fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	60da      	str	r2, [r3, #12]
 80043fc:	e002      	b.n	8004404 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	2201      	movs	r2, #1
 8004408:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	2201      	movs	r2, #1
 8004410:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	2200      	movs	r2, #0
 8004418:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2200      	movs	r2, #0
 800441e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004420:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004424:	4618      	mov	r0, r3
 8004426:	3730      	adds	r7, #48	@ 0x30
 8004428:	46bd      	mov	sp, r7
 800442a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800442e:	bf00      	nop
 8004430:	08008858 	.word	0x08008858
 8004434:	00f42400 	.word	0x00f42400

08004438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00a      	beq.n	8004462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00a      	beq.n	8004484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00a      	beq.n	80044a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00a      	beq.n	80044c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044cc:	f003 0310 	and.w	r3, r3, #16
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00a      	beq.n	80044ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ee:	f003 0320 	and.w	r3, r3, #32
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00a      	beq.n	800450c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004514:	2b00      	cmp	r3, #0
 8004516:	d01a      	beq.n	800454e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004536:	d10a      	bne.n	800454e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00a      	beq.n	8004570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	430a      	orrs	r2, r1
 800456e:	605a      	str	r2, [r3, #4]
  }
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b098      	sub	sp, #96	@ 0x60
 8004580:	af02      	add	r7, sp, #8
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800458c:	f7fd fa86 	bl	8001a9c <HAL_GetTick>
 8004590:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b08      	cmp	r3, #8
 800459e:	d12f      	bne.n	8004600 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045a8:	2200      	movs	r2, #0
 80045aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f88e 	bl	80046d0 <UART_WaitOnFlagUntilTimeout>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d022      	beq.n	8004600 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	461a      	mov	r2, r3
 80045d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e6      	bne.n	80045ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e063      	b.n	80046c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b04      	cmp	r3, #4
 800460c:	d149      	bne.n	80046a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800460e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004612:	9300      	str	r3, [sp, #0]
 8004614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004616:	2200      	movs	r2, #0
 8004618:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 f857 	bl	80046d0 <UART_WaitOnFlagUntilTimeout>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d03c      	beq.n	80046a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	e853 3f00 	ldrex	r3, [r3]
 8004634:	623b      	str	r3, [r7, #32]
   return(result);
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800463c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	461a      	mov	r2, r3
 8004644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004646:	633b      	str	r3, [r7, #48]	@ 0x30
 8004648:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800464c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800464e:	e841 2300 	strex	r3, r2, [r1]
 8004652:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1e6      	bne.n	8004628 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	3308      	adds	r3, #8
 8004660:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	e853 3f00 	ldrex	r3, [r3]
 8004668:	60fb      	str	r3, [r7, #12]
   return(result);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f023 0301 	bic.w	r3, r3, #1
 8004670:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3308      	adds	r3, #8
 8004678:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800467a:	61fa      	str	r2, [r7, #28]
 800467c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467e:	69b9      	ldr	r1, [r7, #24]
 8004680:	69fa      	ldr	r2, [r7, #28]
 8004682:	e841 2300 	strex	r3, r2, [r1]
 8004686:	617b      	str	r3, [r7, #20]
   return(result);
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1e5      	bne.n	800465a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e012      	b.n	80046c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3758      	adds	r7, #88	@ 0x58
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	603b      	str	r3, [r7, #0]
 80046dc:	4613      	mov	r3, r2
 80046de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046e0:	e04f      	b.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e8:	d04b      	beq.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fd f9d7 	bl	8001a9c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <UART_WaitOnFlagUntilTimeout+0x30>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e04e      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	d037      	beq.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b80      	cmp	r3, #128	@ 0x80
 8004716:	d034      	beq.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	2b40      	cmp	r3, #64	@ 0x40
 800471c:	d031      	beq.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	f003 0308 	and.w	r3, r3, #8
 8004728:	2b08      	cmp	r3, #8
 800472a:	d110      	bne.n	800474e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2208      	movs	r2, #8
 8004732:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fa42 	bl	8004bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2208      	movs	r2, #8
 800473e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e029      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800475c:	d111      	bne.n	8004782 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004766:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 fa28 	bl	8004bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e00f      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69da      	ldr	r2, [r3, #28]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4013      	ands	r3, r2
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	429a      	cmp	r2, r3
 8004790:	bf0c      	ite	eq
 8004792:	2301      	moveq	r3, #1
 8004794:	2300      	movne	r3, #0
 8004796:	b2db      	uxtb	r3, r3
 8004798:	461a      	mov	r2, r3
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	429a      	cmp	r2, r3
 800479e:	d0a0      	beq.n	80046e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b0a3      	sub	sp, #140	@ 0x8c
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	4613      	mov	r3, r2
 80047b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	88fa      	ldrh	r2, [r7, #6]
 80047c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	88fa      	ldrh	r2, [r7, #6]
 80047cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047de:	d10e      	bne.n	80047fe <UART_Start_Receive_IT+0x52>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d105      	bne.n	80047f4 <UART_Start_Receive_IT+0x48>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80047ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80047f2:	e02d      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	22ff      	movs	r2, #255	@ 0xff
 80047f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80047fc:	e028      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10d      	bne.n	8004822 <UART_Start_Receive_IT+0x76>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d104      	bne.n	8004818 <UART_Start_Receive_IT+0x6c>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	22ff      	movs	r2, #255	@ 0xff
 8004812:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004816:	e01b      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	227f      	movs	r2, #127	@ 0x7f
 800481c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004820:	e016      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800482a:	d10d      	bne.n	8004848 <UART_Start_Receive_IT+0x9c>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d104      	bne.n	800483e <UART_Start_Receive_IT+0x92>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	227f      	movs	r2, #127	@ 0x7f
 8004838:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800483c:	e008      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	223f      	movs	r2, #63	@ 0x3f
 8004842:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004846:	e003      	b.n	8004850 <UART_Start_Receive_IT+0xa4>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2222      	movs	r2, #34	@ 0x22
 800485c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	3308      	adds	r3, #8
 8004866:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800486a:	e853 3f00 	ldrex	r3, [r3]
 800486e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004870:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004872:	f043 0301 	orr.w	r3, r3, #1
 8004876:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	3308      	adds	r3, #8
 8004880:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004884:	673a      	str	r2, [r7, #112]	@ 0x70
 8004886:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800488a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800488c:	e841 2300 	strex	r3, r2, [r1]
 8004890:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8004892:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e3      	bne.n	8004860 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800489c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048a0:	d14f      	bne.n	8004942 <UART_Start_Receive_IT+0x196>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80048a8:	88fa      	ldrh	r2, [r7, #6]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d349      	bcc.n	8004942 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b6:	d107      	bne.n	80048c8 <UART_Start_Receive_IT+0x11c>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d103      	bne.n	80048c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4a47      	ldr	r2, [pc, #284]	@ (80049e0 <UART_Start_Receive_IT+0x234>)
 80048c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80048c6:	e002      	b.n	80048ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4a46      	ldr	r2, [pc, #280]	@ (80049e4 <UART_Start_Receive_IT+0x238>)
 80048cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d01a      	beq.n	800490c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80048e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80048f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048fa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80048fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004900:	e841 2300 	strex	r3, r2, [r1]
 8004904:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1e4      	bne.n	80048d6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3308      	adds	r3, #8
 8004912:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004916:	e853 3f00 	ldrex	r3, [r3]
 800491a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800491c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004922:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3308      	adds	r3, #8
 800492a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800492c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800492e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004930:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004932:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004934:	e841 2300 	strex	r3, r2, [r1]
 8004938:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800493a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1e5      	bne.n	800490c <UART_Start_Receive_IT+0x160>
 8004940:	e046      	b.n	80049d0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494a:	d107      	bne.n	800495c <UART_Start_Receive_IT+0x1b0>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d103      	bne.n	800495c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4a24      	ldr	r2, [pc, #144]	@ (80049e8 <UART_Start_Receive_IT+0x23c>)
 8004958:	675a      	str	r2, [r3, #116]	@ 0x74
 800495a:	e002      	b.n	8004962 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4a23      	ldr	r2, [pc, #140]	@ (80049ec <UART_Start_Receive_IT+0x240>)
 8004960:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d019      	beq.n	800499e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004972:	e853 3f00 	ldrex	r3, [r3]
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800497e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	461a      	mov	r2, r3
 8004986:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004988:	637b      	str	r3, [r7, #52]	@ 0x34
 800498a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800498e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004990:	e841 2300 	strex	r3, r2, [r1]
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e6      	bne.n	800496a <UART_Start_Receive_IT+0x1be>
 800499c:	e018      	b.n	80049d0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	e853 3f00 	ldrex	r3, [r3]
 80049aa:	613b      	str	r3, [r7, #16]
   return(result);
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	f043 0320 	orr.w	r3, r3, #32
 80049b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049bc:	623b      	str	r3, [r7, #32]
 80049be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c0:	69f9      	ldr	r1, [r7, #28]
 80049c2:	6a3a      	ldr	r2, [r7, #32]
 80049c4:	e841 2300 	strex	r3, r2, [r1]
 80049c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1e6      	bne.n	800499e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	378c      	adds	r7, #140	@ 0x8c
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	080055c5 	.word	0x080055c5
 80049e4:	08005261 	.word	0x08005261
 80049e8:	080050a9 	.word	0x080050a9
 80049ec:	08004ef1 	.word	0x08004ef1

080049f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b096      	sub	sp, #88	@ 0x58
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	4613      	mov	r3, r2
 80049fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	88fa      	ldrh	r2, [r7, #6]
 8004a08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2222      	movs	r2, #34	@ 0x22
 8004a18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d02d      	beq.n	8004a82 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2c:	4a40      	ldr	r2, [pc, #256]	@ (8004b30 <UART_Start_Receive_DMA+0x140>)
 8004a2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a36:	4a3f      	ldr	r2, [pc, #252]	@ (8004b34 <UART_Start_Receive_DMA+0x144>)
 8004a38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a40:	4a3d      	ldr	r2, [pc, #244]	@ (8004b38 <UART_Start_Receive_DMA+0x148>)
 8004a42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3324      	adds	r3, #36	@ 0x24
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a60:	461a      	mov	r2, r3
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	f7fd f9de 	bl	8001e24 <HAL_DMA_Start_IT>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2210      	movs	r2, #16
 8004a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e051      	b.n	8004b26 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d018      	beq.n	8004abc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a92:	e853 3f00 	ldrex	r3, [r3]
 8004a96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004aaa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004aae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ab0:	e841 2300 	strex	r3, r2, [r1]
 8004ab4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1e6      	bne.n	8004a8a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3308      	adds	r3, #8
 8004ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac6:	e853 3f00 	ldrex	r3, [r3]
 8004aca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	f043 0301 	orr.w	r3, r3, #1
 8004ad2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3308      	adds	r3, #8
 8004ada:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004adc:	637a      	str	r2, [r7, #52]	@ 0x34
 8004ade:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ae2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ae4:	e841 2300 	strex	r3, r2, [r1]
 8004ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1e5      	bne.n	8004abc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3308      	adds	r3, #8
 8004af6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	613b      	str	r3, [r7, #16]
   return(result);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3308      	adds	r3, #8
 8004b0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b10:	623a      	str	r2, [r7, #32]
 8004b12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	69f9      	ldr	r1, [r7, #28]
 8004b16:	6a3a      	ldr	r2, [r7, #32]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e5      	bne.n	8004af0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3758      	adds	r7, #88	@ 0x58
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	08004c8b 	.word	0x08004c8b
 8004b34:	08004db7 	.word	0x08004db7
 8004b38:	08004df5 	.word	0x08004df5

08004b3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b08f      	sub	sp, #60	@ 0x3c
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4a:	6a3b      	ldr	r3, [r7, #32]
 8004b4c:	e853 3f00 	ldrex	r3, [r3]
 8004b50:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b64:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1e6      	bne.n	8004b44 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3308      	adds	r3, #8
 8004b7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3308      	adds	r3, #8
 8004b94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b96:	61ba      	str	r2, [r7, #24]
 8004b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9a:	6979      	ldr	r1, [r7, #20]
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	e841 2300 	strex	r3, r2, [r1]
 8004ba2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1e5      	bne.n	8004b76 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2220      	movs	r2, #32
 8004bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8004bb2:	bf00      	nop
 8004bb4:	373c      	adds	r7, #60	@ 0x3c
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b095      	sub	sp, #84	@ 0x54
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bce:	e853 3f00 	ldrex	r3, [r3]
 8004bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	461a      	mov	r2, r3
 8004be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004be4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004be6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bec:	e841 2300 	strex	r3, r2, [r1]
 8004bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1e6      	bne.n	8004bc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	e853 3f00 	ldrex	r3, [r3]
 8004c06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c0e:	f023 0301 	bic.w	r3, r3, #1
 8004c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3308      	adds	r3, #8
 8004c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c24:	e841 2300 	strex	r3, r2, [r1]
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1e3      	bne.n	8004bf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d118      	bne.n	8004c6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	e853 3f00 	ldrex	r3, [r3]
 8004c44:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	f023 0310 	bic.w	r3, r3, #16
 8004c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	461a      	mov	r2, r3
 8004c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c56:	61bb      	str	r3, [r7, #24]
 8004c58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5a:	6979      	ldr	r1, [r7, #20]
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	e841 2300 	strex	r3, r2, [r1]
 8004c62:	613b      	str	r3, [r7, #16]
   return(result);
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1e6      	bne.n	8004c38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c7e:	bf00      	nop
 8004c80:	3754      	adds	r7, #84	@ 0x54
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b09c      	sub	sp, #112	@ 0x70
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c96:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0320 	and.w	r3, r3, #32
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d171      	bne.n	8004d8a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8004ca6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cb6:	e853 3f00 	ldrex	r3, [r3]
 8004cba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cbe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cc2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ccc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cd4:	e841 2300 	strex	r3, r2, [r1]
 8004cd8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e6      	bne.n	8004cae <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cea:	e853 3f00 	ldrex	r3, [r3]
 8004cee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf2:	f023 0301 	bic.w	r3, r3, #1
 8004cf6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3308      	adds	r3, #8
 8004cfe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004d00:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d02:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d08:	e841 2300 	strex	r3, r2, [r1]
 8004d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1e5      	bne.n	8004ce0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3308      	adds	r3, #8
 8004d1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1e:	e853 3f00 	ldrex	r3, [r3]
 8004d22:	623b      	str	r3, [r7, #32]
   return(result);
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3308      	adds	r3, #8
 8004d32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004d34:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d3c:	e841 2300 	strex	r3, r2, [r1]
 8004d40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1e5      	bne.n	8004d14 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d118      	bne.n	8004d8a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	e853 3f00 	ldrex	r3, [r3]
 8004d64:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f023 0310 	bic.w	r3, r3, #16
 8004d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	461a      	mov	r2, r3
 8004d74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7a:	69b9      	ldr	r1, [r7, #24]
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	e841 2300 	strex	r3, r2, [r1]
 8004d82:	617b      	str	r3, [r7, #20]
   return(result);
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1e6      	bne.n	8004d58 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d107      	bne.n	8004da8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d9e:	4619      	mov	r1, r3
 8004da0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004da2:	f7fc fb05 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004da6:	e002      	b.n	8004dae <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004da8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004daa:	f7ff f85b 	bl	8003e64 <HAL_UART_RxCpltCallback>
}
 8004dae:	bf00      	nop
 8004db0:	3770      	adds	r7, #112	@ 0x70
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d109      	bne.n	8004de6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004dd8:	085b      	lsrs	r3, r3, #1
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	4619      	mov	r1, r3
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f7fc fae6 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004de4:	e002      	b.n	8004dec <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f7ff f846 	bl	8003e78 <HAL_UART_RxHalfCpltCallback>
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e08:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e10:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e1c:	2b80      	cmp	r3, #128	@ 0x80
 8004e1e:	d109      	bne.n	8004e34 <UART_DMAError+0x40>
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b21      	cmp	r3, #33	@ 0x21
 8004e24:	d106      	bne.n	8004e34 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8004e2e:	6978      	ldr	r0, [r7, #20]
 8004e30:	f7ff fe84 	bl	8004b3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e3e:	2b40      	cmp	r3, #64	@ 0x40
 8004e40:	d109      	bne.n	8004e56 <UART_DMAError+0x62>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b22      	cmp	r3, #34	@ 0x22
 8004e46:	d106      	bne.n	8004e56 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8004e50:	6978      	ldr	r0, [r7, #20]
 8004e52:	f7ff feb4 	bl	8004bbe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5c:	f043 0210 	orr.w	r2, r3, #16
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e66:	6978      	ldr	r0, [r7, #20]
 8004e68:	f7ff f810 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e6c:	bf00      	nop
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f7fe fffe 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b088      	sub	sp, #32
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eb4:	61fb      	str	r3, [r7, #28]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	61bb      	str	r3, [r7, #24]
 8004ec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6979      	ldr	r1, [r7, #20]
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	613b      	str	r3, [r7, #16]
   return(result);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e6      	bne.n	8004ea0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f7fe ffb5 	bl	8003e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ee6:	bf00      	nop
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b09c      	sub	sp, #112	@ 0x70
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004efe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f08:	2b22      	cmp	r3, #34	@ 0x22
 8004f0a:	f040 80be 	bne.w	800508a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004f18:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004f1c:	b2d9      	uxtb	r1, r3
 8004f1e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f28:	400a      	ands	r2, r1
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f040 80a1 	bne.w	800509a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f60:	e853 3f00 	ldrex	r3, [r3]
 8004f64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	461a      	mov	r2, r3
 8004f74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f78:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f7e:	e841 2300 	strex	r3, r2, [r1]
 8004f82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1e6      	bne.n	8004f58 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3308      	adds	r3, #8
 8004f90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3308      	adds	r3, #8
 8004fa8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004faa:	647a      	str	r2, [r7, #68]	@ 0x44
 8004fac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fb2:	e841 2300 	strex	r3, r2, [r1]
 8004fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1e5      	bne.n	8004f8a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a33      	ldr	r2, [pc, #204]	@ (80050a4 <UART_RxISR_8BIT+0x1b4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01f      	beq.n	800501c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d018      	beq.n	800501c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff2:	e853 3f00 	ldrex	r3, [r3]
 8004ff6:	623b      	str	r3, [r7, #32]
   return(result);
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ffe:	663b      	str	r3, [r7, #96]	@ 0x60
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005008:	633b      	str	r3, [r7, #48]	@ 0x30
 800500a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800500e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005010:	e841 2300 	strex	r3, r2, [r1]
 8005014:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e6      	bne.n	8004fea <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005020:	2b01      	cmp	r3, #1
 8005022:	d12e      	bne.n	8005082 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	60fb      	str	r3, [r7, #12]
   return(result);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0310 	bic.w	r3, r3, #16
 800503e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005048:	61fb      	str	r3, [r7, #28]
 800504a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	69b9      	ldr	r1, [r7, #24]
 800504e:	69fa      	ldr	r2, [r7, #28]
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	617b      	str	r3, [r7, #20]
   return(result);
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e6      	bne.n	800502a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	69db      	ldr	r3, [r3, #28]
 8005062:	f003 0310 	and.w	r3, r3, #16
 8005066:	2b10      	cmp	r3, #16
 8005068:	d103      	bne.n	8005072 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2210      	movs	r2, #16
 8005070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7fc f998 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005080:	e00b      	b.n	800509a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fe feee 	bl	8003e64 <HAL_UART_RxCpltCallback>
}
 8005088:	e007      	b.n	800509a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699a      	ldr	r2, [r3, #24]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0208 	orr.w	r2, r2, #8
 8005098:	619a      	str	r2, [r3, #24]
}
 800509a:	bf00      	nop
 800509c:	3770      	adds	r7, #112	@ 0x70
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	40008000 	.word	0x40008000

080050a8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b09c      	sub	sp, #112	@ 0x70
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80050b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050c0:	2b22      	cmp	r3, #34	@ 0x22
 80050c2:	f040 80be 	bne.w	8005242 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80050d6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80050da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80050de:	4013      	ands	r3, r2
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050e4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ea:	1c9a      	adds	r2, r3, #2
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005108:	b29b      	uxth	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	f040 80a1 	bne.w	8005252 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800511e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005120:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005124:	667b      	str	r3, [r7, #100]	@ 0x64
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	461a      	mov	r2, r3
 800512c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800512e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005130:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800513c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e6      	bne.n	8005110 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3308      	adds	r3, #8
 8005148:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800514c:	e853 3f00 	ldrex	r3, [r3]
 8005150:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	f023 0301 	bic.w	r3, r3, #1
 8005158:	663b      	str	r3, [r7, #96]	@ 0x60
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3308      	adds	r3, #8
 8005160:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005162:	643a      	str	r2, [r7, #64]	@ 0x40
 8005164:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005166:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005168:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800516a:	e841 2300 	strex	r3, r2, [r1]
 800516e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1e5      	bne.n	8005142 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2220      	movs	r2, #32
 800517a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a33      	ldr	r2, [pc, #204]	@ (800525c <UART_RxISR_16BIT+0x1b4>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d01f      	beq.n	80051d4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d018      	beq.n	80051d4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	461a      	mov	r2, r3
 80051be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051c2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051c8:	e841 2300 	strex	r3, r2, [r1]
 80051cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e6      	bne.n	80051a2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d12e      	bne.n	800523a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	e853 3f00 	ldrex	r3, [r3]
 80051ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f023 0310 	bic.w	r3, r3, #16
 80051f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005204:	6979      	ldr	r1, [r7, #20]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	e841 2300 	strex	r3, r2, [r1]
 800520c:	613b      	str	r3, [r7, #16]
   return(result);
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1e6      	bne.n	80051e2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f003 0310 	and.w	r3, r3, #16
 800521e:	2b10      	cmp	r3, #16
 8005220:	d103      	bne.n	800522a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2210      	movs	r2, #16
 8005228:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7fc f8bc 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005238:	e00b      	b.n	8005252 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7fe fe12 	bl	8003e64 <HAL_UART_RxCpltCallback>
}
 8005240:	e007      	b.n	8005252 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699a      	ldr	r2, [r3, #24]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f042 0208 	orr.w	r2, r2, #8
 8005250:	619a      	str	r2, [r3, #24]
}
 8005252:	bf00      	nop
 8005254:	3770      	adds	r7, #112	@ 0x70
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40008000 	.word	0x40008000

08005260 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b0ac      	sub	sp, #176	@ 0xb0
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800526e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005296:	2b22      	cmp	r3, #34	@ 0x22
 8005298:	f040 8183 	bne.w	80055a2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80052a2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80052a6:	e126      	b.n	80054f6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80052b2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80052b6:	b2d9      	uxtb	r1, r3
 80052b8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c2:	400a      	ands	r2, r1
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052cc:	1c5a      	adds	r2, r3, #1
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052d8:	b29b      	uxth	r3, r3
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80052ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d053      	beq.n	80053a2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d011      	beq.n	800532a <UART_RxISR_8BIT_FIFOEN+0xca>
 8005306:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800530a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00b      	beq.n	800532a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2201      	movs	r2, #1
 8005318:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005320:	f043 0201 	orr.w	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800532a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d011      	beq.n	800535a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2202      	movs	r2, #2
 8005348:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005350:	f043 0204 	orr.w	r2, r3, #4
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800535a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800535e:	f003 0304 	and.w	r3, r3, #4
 8005362:	2b00      	cmp	r3, #0
 8005364:	d011      	beq.n	800538a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005366:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00b      	beq.n	800538a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2204      	movs	r2, #4
 8005378:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005380:	f043 0202 	orr.w	r2, r3, #2
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005390:	2b00      	cmp	r3, #0
 8005392:	d006      	beq.n	80053a2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7fe fd79 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f040 80a3 	bne.w	80054f6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80053be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	461a      	mov	r2, r3
 80053ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80053d4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80053d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80053e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e4      	bne.n	80053b0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	3308      	adds	r3, #8
 80053ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053f0:	e853 3f00 	ldrex	r3, [r3]
 80053f4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80053f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053fc:	f023 0301 	bic.w	r3, r3, #1
 8005400:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3308      	adds	r3, #8
 800540a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800540e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005410:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8005414:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005416:	e841 2300 	strex	r3, r2, [r1]
 800541a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800541c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1e1      	bne.n	80053e6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2220      	movs	r2, #32
 8005426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a60      	ldr	r2, [pc, #384]	@ (80055bc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d021      	beq.n	8005484 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01a      	beq.n	8005484 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005454:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005456:	e853 3f00 	ldrex	r3, [r3]
 800545a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800545c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800545e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005462:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	461a      	mov	r2, r3
 800546c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005470:	657b      	str	r3, [r7, #84]	@ 0x54
 8005472:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005474:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005476:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005478:	e841 2300 	strex	r3, r2, [r1]
 800547c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800547e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1e4      	bne.n	800544e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005488:	2b01      	cmp	r3, #1
 800548a:	d130      	bne.n	80054ee <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80054b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e4      	bne.n	8005492 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	f003 0310 	and.w	r3, r3, #16
 80054d2:	2b10      	cmp	r3, #16
 80054d4:	d103      	bne.n	80054de <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2210      	movs	r2, #16
 80054dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054e4:	4619      	mov	r1, r3
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7fb ff62 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80054ec:	e00e      	b.n	800550c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7fe fcb8 	bl	8003e64 <HAL_UART_RxCpltCallback>
        break;
 80054f4:	e00a      	b.n	800550c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80054f6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d006      	beq.n	800550c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80054fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005502:	f003 0320 	and.w	r3, r3, #32
 8005506:	2b00      	cmp	r3, #0
 8005508:	f47f aece 	bne.w	80052a8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005512:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005516:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800551a:	2b00      	cmp	r3, #0
 800551c:	d049      	beq.n	80055b2 <UART_RxISR_8BIT_FIFOEN+0x352>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005524:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8005528:	429a      	cmp	r2, r3
 800552a:	d242      	bcs.n	80055b2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	3308      	adds	r3, #8
 8005532:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	61fb      	str	r3, [r7, #28]
   return(result);
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005542:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	3308      	adds	r3, #8
 800554c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005550:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800555e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e3      	bne.n	800552c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a16      	ldr	r2, [pc, #88]	@ (80055c0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8005568:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	e853 3f00 	ldrex	r3, [r3]
 8005576:	60bb      	str	r3, [r7, #8]
   return(result);
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f043 0320 	orr.w	r3, r3, #32
 800557e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	461a      	mov	r2, r3
 8005588:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800558c:	61bb      	str	r3, [r7, #24]
 800558e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6979      	ldr	r1, [r7, #20]
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	613b      	str	r3, [r7, #16]
   return(result);
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e4      	bne.n	800556a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80055a0:	e007      	b.n	80055b2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699a      	ldr	r2, [r3, #24]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0208 	orr.w	r2, r2, #8
 80055b0:	619a      	str	r2, [r3, #24]
}
 80055b2:	bf00      	nop
 80055b4:	37b0      	adds	r7, #176	@ 0xb0
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	40008000 	.word	0x40008000
 80055c0:	08004ef1 	.word	0x08004ef1

080055c4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b0ae      	sub	sp, #184	@ 0xb8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80055d2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055fa:	2b22      	cmp	r3, #34	@ 0x22
 80055fc:	f040 8187 	bne.w	800590e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005606:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800560a:	e12a      	b.n	8005862 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800561e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8005622:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8005626:	4013      	ands	r3, r2
 8005628:	b29a      	uxth	r2, r3
 800562a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800562e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005634:	1c9a      	adds	r2, r3, #2
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69db      	ldr	r3, [r3, #28]
 8005652:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005656:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	2b00      	cmp	r3, #0
 8005660:	d053      	beq.n	800570a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005662:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d011      	beq.n	8005692 <UART_RxISR_16BIT_FIFOEN+0xce>
 800566e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00b      	beq.n	8005692 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2201      	movs	r2, #1
 8005680:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005688:	f043 0201 	orr.w	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005692:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d011      	beq.n	80056c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800569e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00b      	beq.n	80056c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2202      	movs	r2, #2
 80056b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b8:	f043 0204 	orr.w	r2, r3, #4
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056c6:	f003 0304 	and.w	r3, r3, #4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d011      	beq.n	80056f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80056ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00b      	beq.n	80056f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2204      	movs	r2, #4
 80056e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056e8:	f043 0202 	orr.w	r2, r3, #2
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d006      	beq.n	800570a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7fe fbc5 	bl	8003e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	f040 80a5 	bne.w	8005862 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800572c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800573a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800573e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800574c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e2      	bne.n	8005718 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3308      	adds	r3, #8
 8005758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005768:	f023 0301 	bic.w	r3, r3, #1
 800576c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3308      	adds	r3, #8
 8005776:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800577a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800577c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005780:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005788:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e1      	bne.n	8005752 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2220      	movs	r2, #32
 8005792:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a60      	ldr	r2, [pc, #384]	@ (8005928 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d021      	beq.n	80057f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d01a      	beq.n	80057f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057c2:	e853 3f00 	ldrex	r3, [r3]
 80057c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	461a      	mov	r2, r3
 80057d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80057dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e4      	bne.n	80057ba <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d130      	bne.n	800585a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005806:	e853 3f00 	ldrex	r3, [r3]
 800580a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800580c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580e:	f023 0310 	bic.w	r3, r3, #16
 8005812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005820:	647b      	str	r3, [r7, #68]	@ 0x44
 8005822:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005824:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005828:	e841 2300 	strex	r3, r2, [r1]
 800582c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800582e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1e4      	bne.n	80057fe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	2b10      	cmp	r3, #16
 8005840:	d103      	bne.n	800584a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2210      	movs	r2, #16
 8005848:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005850:	4619      	mov	r1, r3
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7fb fdac 	bl	80013b0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8005858:	e00e      	b.n	8005878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7fe fb02 	bl	8003e64 <HAL_UART_RxCpltCallback>
        break;
 8005860:	e00a      	b.n	8005878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005862:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8005866:	2b00      	cmp	r3, #0
 8005868:	d006      	beq.n	8005878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800586a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b00      	cmp	r3, #0
 8005874:	f47f aeca 	bne.w	800560c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800587e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005882:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005886:	2b00      	cmp	r3, #0
 8005888:	d049      	beq.n	800591e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005890:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005894:	429a      	cmp	r2, r3
 8005896:	d242      	bcs.n	800591e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3308      	adds	r3, #8
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	623b      	str	r3, [r7, #32]
   return(result);
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3308      	adds	r3, #8
 80058b8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80058bc:	633a      	str	r2, [r7, #48]	@ 0x30
 80058be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e3      	bne.n	8005898 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a16      	ldr	r2, [pc, #88]	@ (800592c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80058d4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f043 0320 	orr.w	r3, r3, #32
 80058ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	461a      	mov	r2, r3
 80058f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058f8:	61fb      	str	r3, [r7, #28]
 80058fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	69b9      	ldr	r1, [r7, #24]
 80058fe:	69fa      	ldr	r2, [r7, #28]
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	617b      	str	r3, [r7, #20]
   return(result);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e4      	bne.n	80058d6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800590c:	e007      	b.n	800591e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	699a      	ldr	r2, [r3, #24]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f042 0208 	orr.w	r2, r2, #8
 800591c:	619a      	str	r2, [r3, #24]
}
 800591e:	bf00      	nop
 8005920:	37b8      	adds	r7, #184	@ 0xb8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40008000 	.word	0x40008000
 800592c:	080050a9 	.word	0x080050a9

08005930 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
 800593c:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e058      	b.n	80059fa <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594e:	2b00      	cmp	r3, #0
 8005950:	d106      	bne.n	8005960 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f7fb ff3a 	bl	80017d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2224      	movs	r2, #36	@ 0x24
 8005964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f022 0201 	bic.w	r2, r2, #1
 8005976:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f7fe fd59 	bl	8004438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f7fe fa8a 	bl	8003ea0 <UART_SetConfig>
 800598c:	4603      	mov	r3, r0
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e031      	b.n	80059fa <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059a4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	055b      	lsls	r3, r3, #21
 80059be:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	041b      	lsls	r3, r3, #16
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 80059d4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	430b      	orrs	r3, r1
 80059e0:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f042 0201 	orr.w	r2, r2, #1
 80059f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f7fe fdc2 	bl	800457c <UART_CheckIdleState>
 80059f8:	4603      	mov	r3, r0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b083      	sub	sp, #12
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a0a:	bf00      	nop
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b083      	sub	sp, #12
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005a32:	bf00      	nop
 8005a34:	370c      	adds	r7, #12
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b085      	sub	sp, #20
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d101      	bne.n	8005a54 <HAL_UARTEx_DisableFifoMode+0x16>
 8005a50:	2302      	movs	r3, #2
 8005a52:	e027      	b.n	8005aa4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2224      	movs	r2, #36	@ 0x24
 8005a60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f022 0201 	bic.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a82:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2220      	movs	r2, #32
 8005a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3714      	adds	r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e02d      	b.n	8005b24 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2224      	movs	r2, #36	@ 0x24
 8005ad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 0201 	bic.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f8f3 	bl	8005cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2220      	movs	r2, #32
 8005b16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d101      	bne.n	8005b44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b40:	2302      	movs	r3, #2
 8005b42:	e02d      	b.n	8005ba0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2224      	movs	r2, #36	@ 0x24
 8005b50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0201 	bic.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f8b5 	bl	8005cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3710      	adds	r7, #16
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b08c      	sub	sp, #48	@ 0x30
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bc2:	2b20      	cmp	r3, #32
 8005bc4:	d13b      	bne.n	8005c3e <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8005bcc:	88fb      	ldrh	r3, [r7, #6]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e034      	b.n	8005c40 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8005be2:	88fb      	ldrh	r3, [r7, #6]
 8005be4:	461a      	mov	r2, r3
 8005be6:	68b9      	ldr	r1, [r7, #8]
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f7fe fddf 	bl	80047ac <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d11d      	bne.n	8005c32 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2210      	movs	r2, #16
 8005bfc:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f043 0310 	orr.w	r3, r3, #16
 8005c12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c1e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	6a39      	ldr	r1, [r7, #32]
 8005c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e6      	bne.n	8005bfe <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8005c30:	e002      	b.n	8005c38 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005c38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c3c:	e000      	b.n	8005c40 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8005c3e:	2302      	movs	r3, #2
  }
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3730      	adds	r7, #48	@ 0x30
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b08c      	sub	sp, #48	@ 0x30
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	4613      	mov	r3, r2
 8005c54:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c5c:	2b20      	cmp	r3, #32
 8005c5e:	d142      	bne.n	8005ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005c66:	88fb      	ldrh	r3, [r7, #6]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e03b      	b.n	8005ce8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2201      	movs	r2, #1
 8005c74:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005c7c:	88fb      	ldrh	r3, [r7, #6]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	68b9      	ldr	r1, [r7, #8]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f7fe feb4 	bl	80049f0 <UART_Start_Receive_DMA>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005c8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d124      	bne.n	8005ce0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d11d      	bne.n	8005cda <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2210      	movs	r2, #16
 8005ca4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	e853 3f00 	ldrex	r3, [r3]
 8005cb2:	617b      	str	r3, [r7, #20]
   return(result);
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f043 0310 	orr.w	r3, r3, #16
 8005cba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cc6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6a39      	ldr	r1, [r7, #32]
 8005cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ccc:	e841 2300 	strex	r3, r2, [r1]
 8005cd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1e6      	bne.n	8005ca6 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005cd8:	e002      	b.n	8005ce0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005ce0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ce4:	e000      	b.n	8005ce8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005ce6:	2302      	movs	r3, #2
  }
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3730      	adds	r7, #48	@ 0x30
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d108      	bne.n	8005d12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d10:	e031      	b.n	8005d76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d12:	2308      	movs	r3, #8
 8005d14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d16:	2308      	movs	r3, #8
 8005d18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	0e5b      	lsrs	r3, r3, #25
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	f003 0307 	and.w	r3, r3, #7
 8005d28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	0f5b      	lsrs	r3, r3, #29
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d3a:	7bbb      	ldrb	r3, [r7, #14]
 8005d3c:	7b3a      	ldrb	r2, [r7, #12]
 8005d3e:	4911      	ldr	r1, [pc, #68]	@ (8005d84 <UARTEx_SetNbDataToProcess+0x94>)
 8005d40:	5c8a      	ldrb	r2, [r1, r2]
 8005d42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d46:	7b3a      	ldrb	r2, [r7, #12]
 8005d48:	490f      	ldr	r1, [pc, #60]	@ (8005d88 <UARTEx_SetNbDataToProcess+0x98>)
 8005d4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d58:	7bfb      	ldrb	r3, [r7, #15]
 8005d5a:	7b7a      	ldrb	r2, [r7, #13]
 8005d5c:	4909      	ldr	r1, [pc, #36]	@ (8005d84 <UARTEx_SetNbDataToProcess+0x94>)
 8005d5e:	5c8a      	ldrb	r2, [r1, r2]
 8005d60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d64:	7b7a      	ldrb	r2, [r7, #13]
 8005d66:	4908      	ldr	r1, [pc, #32]	@ (8005d88 <UARTEx_SetNbDataToProcess+0x98>)
 8005d68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d76:	bf00      	nop
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	08008870 	.word	0x08008870
 8005d88:	08008878 	.word	0x08008878

08005d8c <__cvt>:
 8005d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d90:	ec57 6b10 	vmov	r6, r7, d0
 8005d94:	2f00      	cmp	r7, #0
 8005d96:	460c      	mov	r4, r1
 8005d98:	4619      	mov	r1, r3
 8005d9a:	463b      	mov	r3, r7
 8005d9c:	bfbb      	ittet	lt
 8005d9e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005da2:	461f      	movlt	r7, r3
 8005da4:	2300      	movge	r3, #0
 8005da6:	232d      	movlt	r3, #45	@ 0x2d
 8005da8:	700b      	strb	r3, [r1, #0]
 8005daa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005dac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005db0:	4691      	mov	r9, r2
 8005db2:	f023 0820 	bic.w	r8, r3, #32
 8005db6:	bfbc      	itt	lt
 8005db8:	4632      	movlt	r2, r6
 8005dba:	4616      	movlt	r6, r2
 8005dbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dc0:	d005      	beq.n	8005dce <__cvt+0x42>
 8005dc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005dc6:	d100      	bne.n	8005dca <__cvt+0x3e>
 8005dc8:	3401      	adds	r4, #1
 8005dca:	2102      	movs	r1, #2
 8005dcc:	e000      	b.n	8005dd0 <__cvt+0x44>
 8005dce:	2103      	movs	r1, #3
 8005dd0:	ab03      	add	r3, sp, #12
 8005dd2:	9301      	str	r3, [sp, #4]
 8005dd4:	ab02      	add	r3, sp, #8
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	ec47 6b10 	vmov	d0, r6, r7
 8005ddc:	4653      	mov	r3, sl
 8005dde:	4622      	mov	r2, r4
 8005de0:	f000 ff3e 	bl	8006c60 <_dtoa_r>
 8005de4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005de8:	4605      	mov	r5, r0
 8005dea:	d119      	bne.n	8005e20 <__cvt+0x94>
 8005dec:	f019 0f01 	tst.w	r9, #1
 8005df0:	d00e      	beq.n	8005e10 <__cvt+0x84>
 8005df2:	eb00 0904 	add.w	r9, r0, r4
 8005df6:	2200      	movs	r2, #0
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	4639      	mov	r1, r7
 8005dfe:	f7fa fe8b 	bl	8000b18 <__aeabi_dcmpeq>
 8005e02:	b108      	cbz	r0, 8005e08 <__cvt+0x7c>
 8005e04:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e08:	2230      	movs	r2, #48	@ 0x30
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	454b      	cmp	r3, r9
 8005e0e:	d31e      	bcc.n	8005e4e <__cvt+0xc2>
 8005e10:	9b03      	ldr	r3, [sp, #12]
 8005e12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e14:	1b5b      	subs	r3, r3, r5
 8005e16:	4628      	mov	r0, r5
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	b004      	add	sp, #16
 8005e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e24:	eb00 0904 	add.w	r9, r0, r4
 8005e28:	d1e5      	bne.n	8005df6 <__cvt+0x6a>
 8005e2a:	7803      	ldrb	r3, [r0, #0]
 8005e2c:	2b30      	cmp	r3, #48	@ 0x30
 8005e2e:	d10a      	bne.n	8005e46 <__cvt+0xba>
 8005e30:	2200      	movs	r2, #0
 8005e32:	2300      	movs	r3, #0
 8005e34:	4630      	mov	r0, r6
 8005e36:	4639      	mov	r1, r7
 8005e38:	f7fa fe6e 	bl	8000b18 <__aeabi_dcmpeq>
 8005e3c:	b918      	cbnz	r0, 8005e46 <__cvt+0xba>
 8005e3e:	f1c4 0401 	rsb	r4, r4, #1
 8005e42:	f8ca 4000 	str.w	r4, [sl]
 8005e46:	f8da 3000 	ldr.w	r3, [sl]
 8005e4a:	4499      	add	r9, r3
 8005e4c:	e7d3      	b.n	8005df6 <__cvt+0x6a>
 8005e4e:	1c59      	adds	r1, r3, #1
 8005e50:	9103      	str	r1, [sp, #12]
 8005e52:	701a      	strb	r2, [r3, #0]
 8005e54:	e7d9      	b.n	8005e0a <__cvt+0x7e>

08005e56 <__exponent>:
 8005e56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e58:	2900      	cmp	r1, #0
 8005e5a:	bfba      	itte	lt
 8005e5c:	4249      	neglt	r1, r1
 8005e5e:	232d      	movlt	r3, #45	@ 0x2d
 8005e60:	232b      	movge	r3, #43	@ 0x2b
 8005e62:	2909      	cmp	r1, #9
 8005e64:	7002      	strb	r2, [r0, #0]
 8005e66:	7043      	strb	r3, [r0, #1]
 8005e68:	dd29      	ble.n	8005ebe <__exponent+0x68>
 8005e6a:	f10d 0307 	add.w	r3, sp, #7
 8005e6e:	461d      	mov	r5, r3
 8005e70:	270a      	movs	r7, #10
 8005e72:	461a      	mov	r2, r3
 8005e74:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e78:	fb07 1416 	mls	r4, r7, r6, r1
 8005e7c:	3430      	adds	r4, #48	@ 0x30
 8005e7e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e82:	460c      	mov	r4, r1
 8005e84:	2c63      	cmp	r4, #99	@ 0x63
 8005e86:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	dcf1      	bgt.n	8005e72 <__exponent+0x1c>
 8005e8e:	3130      	adds	r1, #48	@ 0x30
 8005e90:	1e94      	subs	r4, r2, #2
 8005e92:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e96:	1c41      	adds	r1, r0, #1
 8005e98:	4623      	mov	r3, r4
 8005e9a:	42ab      	cmp	r3, r5
 8005e9c:	d30a      	bcc.n	8005eb4 <__exponent+0x5e>
 8005e9e:	f10d 0309 	add.w	r3, sp, #9
 8005ea2:	1a9b      	subs	r3, r3, r2
 8005ea4:	42ac      	cmp	r4, r5
 8005ea6:	bf88      	it	hi
 8005ea8:	2300      	movhi	r3, #0
 8005eaa:	3302      	adds	r3, #2
 8005eac:	4403      	add	r3, r0
 8005eae:	1a18      	subs	r0, r3, r0
 8005eb0:	b003      	add	sp, #12
 8005eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eb4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005eb8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ebc:	e7ed      	b.n	8005e9a <__exponent+0x44>
 8005ebe:	2330      	movs	r3, #48	@ 0x30
 8005ec0:	3130      	adds	r1, #48	@ 0x30
 8005ec2:	7083      	strb	r3, [r0, #2]
 8005ec4:	70c1      	strb	r1, [r0, #3]
 8005ec6:	1d03      	adds	r3, r0, #4
 8005ec8:	e7f1      	b.n	8005eae <__exponent+0x58>
	...

08005ecc <_printf_float>:
 8005ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed0:	b08d      	sub	sp, #52	@ 0x34
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ed8:	4616      	mov	r6, r2
 8005eda:	461f      	mov	r7, r3
 8005edc:	4605      	mov	r5, r0
 8005ede:	f000 fdbd 	bl	8006a5c <_localeconv_r>
 8005ee2:	6803      	ldr	r3, [r0, #0]
 8005ee4:	9304      	str	r3, [sp, #16]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fa f9ea 	bl	80002c0 <strlen>
 8005eec:	2300      	movs	r3, #0
 8005eee:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ef4:	9005      	str	r0, [sp, #20]
 8005ef6:	3307      	adds	r3, #7
 8005ef8:	f023 0307 	bic.w	r3, r3, #7
 8005efc:	f103 0208 	add.w	r2, r3, #8
 8005f00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f04:	f8d4 b000 	ldr.w	fp, [r4]
 8005f08:	f8c8 2000 	str.w	r2, [r8]
 8005f0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005f14:	9307      	str	r3, [sp, #28]
 8005f16:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f1a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005f1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f22:	4b9c      	ldr	r3, [pc, #624]	@ (8006194 <_printf_float+0x2c8>)
 8005f24:	f04f 32ff 	mov.w	r2, #4294967295
 8005f28:	f7fa fe28 	bl	8000b7c <__aeabi_dcmpun>
 8005f2c:	bb70      	cbnz	r0, 8005f8c <_printf_float+0xc0>
 8005f2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f32:	4b98      	ldr	r3, [pc, #608]	@ (8006194 <_printf_float+0x2c8>)
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	f7fa fe02 	bl	8000b40 <__aeabi_dcmple>
 8005f3c:	bb30      	cbnz	r0, 8005f8c <_printf_float+0xc0>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2300      	movs	r3, #0
 8005f42:	4640      	mov	r0, r8
 8005f44:	4649      	mov	r1, r9
 8005f46:	f7fa fdf1 	bl	8000b2c <__aeabi_dcmplt>
 8005f4a:	b110      	cbz	r0, 8005f52 <_printf_float+0x86>
 8005f4c:	232d      	movs	r3, #45	@ 0x2d
 8005f4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f52:	4a91      	ldr	r2, [pc, #580]	@ (8006198 <_printf_float+0x2cc>)
 8005f54:	4b91      	ldr	r3, [pc, #580]	@ (800619c <_printf_float+0x2d0>)
 8005f56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f5a:	bf8c      	ite	hi
 8005f5c:	4690      	movhi	r8, r2
 8005f5e:	4698      	movls	r8, r3
 8005f60:	2303      	movs	r3, #3
 8005f62:	6123      	str	r3, [r4, #16]
 8005f64:	f02b 0304 	bic.w	r3, fp, #4
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	f04f 0900 	mov.w	r9, #0
 8005f6e:	9700      	str	r7, [sp, #0]
 8005f70:	4633      	mov	r3, r6
 8005f72:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f74:	4621      	mov	r1, r4
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 f9d2 	bl	8006320 <_printf_common>
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	f040 808d 	bne.w	800609c <_printf_float+0x1d0>
 8005f82:	f04f 30ff 	mov.w	r0, #4294967295
 8005f86:	b00d      	add	sp, #52	@ 0x34
 8005f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8c:	4642      	mov	r2, r8
 8005f8e:	464b      	mov	r3, r9
 8005f90:	4640      	mov	r0, r8
 8005f92:	4649      	mov	r1, r9
 8005f94:	f7fa fdf2 	bl	8000b7c <__aeabi_dcmpun>
 8005f98:	b140      	cbz	r0, 8005fac <_printf_float+0xe0>
 8005f9a:	464b      	mov	r3, r9
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	bfbc      	itt	lt
 8005fa0:	232d      	movlt	r3, #45	@ 0x2d
 8005fa2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005fa6:	4a7e      	ldr	r2, [pc, #504]	@ (80061a0 <_printf_float+0x2d4>)
 8005fa8:	4b7e      	ldr	r3, [pc, #504]	@ (80061a4 <_printf_float+0x2d8>)
 8005faa:	e7d4      	b.n	8005f56 <_printf_float+0x8a>
 8005fac:	6863      	ldr	r3, [r4, #4]
 8005fae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005fb2:	9206      	str	r2, [sp, #24]
 8005fb4:	1c5a      	adds	r2, r3, #1
 8005fb6:	d13b      	bne.n	8006030 <_printf_float+0x164>
 8005fb8:	2306      	movs	r3, #6
 8005fba:	6063      	str	r3, [r4, #4]
 8005fbc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	6022      	str	r2, [r4, #0]
 8005fc4:	9303      	str	r3, [sp, #12]
 8005fc6:	ab0a      	add	r3, sp, #40	@ 0x28
 8005fc8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005fcc:	ab09      	add	r3, sp, #36	@ 0x24
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	6861      	ldr	r1, [r4, #4]
 8005fd2:	ec49 8b10 	vmov	d0, r8, r9
 8005fd6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005fda:	4628      	mov	r0, r5
 8005fdc:	f7ff fed6 	bl	8005d8c <__cvt>
 8005fe0:	9b06      	ldr	r3, [sp, #24]
 8005fe2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fe4:	2b47      	cmp	r3, #71	@ 0x47
 8005fe6:	4680      	mov	r8, r0
 8005fe8:	d129      	bne.n	800603e <_printf_float+0x172>
 8005fea:	1cc8      	adds	r0, r1, #3
 8005fec:	db02      	blt.n	8005ff4 <_printf_float+0x128>
 8005fee:	6863      	ldr	r3, [r4, #4]
 8005ff0:	4299      	cmp	r1, r3
 8005ff2:	dd41      	ble.n	8006078 <_printf_float+0x1ac>
 8005ff4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ff8:	fa5f fa8a 	uxtb.w	sl, sl
 8005ffc:	3901      	subs	r1, #1
 8005ffe:	4652      	mov	r2, sl
 8006000:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006004:	9109      	str	r1, [sp, #36]	@ 0x24
 8006006:	f7ff ff26 	bl	8005e56 <__exponent>
 800600a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800600c:	1813      	adds	r3, r2, r0
 800600e:	2a01      	cmp	r2, #1
 8006010:	4681      	mov	r9, r0
 8006012:	6123      	str	r3, [r4, #16]
 8006014:	dc02      	bgt.n	800601c <_printf_float+0x150>
 8006016:	6822      	ldr	r2, [r4, #0]
 8006018:	07d2      	lsls	r2, r2, #31
 800601a:	d501      	bpl.n	8006020 <_printf_float+0x154>
 800601c:	3301      	adds	r3, #1
 800601e:	6123      	str	r3, [r4, #16]
 8006020:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006024:	2b00      	cmp	r3, #0
 8006026:	d0a2      	beq.n	8005f6e <_printf_float+0xa2>
 8006028:	232d      	movs	r3, #45	@ 0x2d
 800602a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800602e:	e79e      	b.n	8005f6e <_printf_float+0xa2>
 8006030:	9a06      	ldr	r2, [sp, #24]
 8006032:	2a47      	cmp	r2, #71	@ 0x47
 8006034:	d1c2      	bne.n	8005fbc <_printf_float+0xf0>
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1c0      	bne.n	8005fbc <_printf_float+0xf0>
 800603a:	2301      	movs	r3, #1
 800603c:	e7bd      	b.n	8005fba <_printf_float+0xee>
 800603e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006042:	d9db      	bls.n	8005ffc <_printf_float+0x130>
 8006044:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006048:	d118      	bne.n	800607c <_printf_float+0x1b0>
 800604a:	2900      	cmp	r1, #0
 800604c:	6863      	ldr	r3, [r4, #4]
 800604e:	dd0b      	ble.n	8006068 <_printf_float+0x19c>
 8006050:	6121      	str	r1, [r4, #16]
 8006052:	b913      	cbnz	r3, 800605a <_printf_float+0x18e>
 8006054:	6822      	ldr	r2, [r4, #0]
 8006056:	07d0      	lsls	r0, r2, #31
 8006058:	d502      	bpl.n	8006060 <_printf_float+0x194>
 800605a:	3301      	adds	r3, #1
 800605c:	440b      	add	r3, r1
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006062:	f04f 0900 	mov.w	r9, #0
 8006066:	e7db      	b.n	8006020 <_printf_float+0x154>
 8006068:	b913      	cbnz	r3, 8006070 <_printf_float+0x1a4>
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	07d2      	lsls	r2, r2, #31
 800606e:	d501      	bpl.n	8006074 <_printf_float+0x1a8>
 8006070:	3302      	adds	r3, #2
 8006072:	e7f4      	b.n	800605e <_printf_float+0x192>
 8006074:	2301      	movs	r3, #1
 8006076:	e7f2      	b.n	800605e <_printf_float+0x192>
 8006078:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800607c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800607e:	4299      	cmp	r1, r3
 8006080:	db05      	blt.n	800608e <_printf_float+0x1c2>
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	6121      	str	r1, [r4, #16]
 8006086:	07d8      	lsls	r0, r3, #31
 8006088:	d5ea      	bpl.n	8006060 <_printf_float+0x194>
 800608a:	1c4b      	adds	r3, r1, #1
 800608c:	e7e7      	b.n	800605e <_printf_float+0x192>
 800608e:	2900      	cmp	r1, #0
 8006090:	bfd4      	ite	le
 8006092:	f1c1 0202 	rsble	r2, r1, #2
 8006096:	2201      	movgt	r2, #1
 8006098:	4413      	add	r3, r2
 800609a:	e7e0      	b.n	800605e <_printf_float+0x192>
 800609c:	6823      	ldr	r3, [r4, #0]
 800609e:	055a      	lsls	r2, r3, #21
 80060a0:	d407      	bmi.n	80060b2 <_printf_float+0x1e6>
 80060a2:	6923      	ldr	r3, [r4, #16]
 80060a4:	4642      	mov	r2, r8
 80060a6:	4631      	mov	r1, r6
 80060a8:	4628      	mov	r0, r5
 80060aa:	47b8      	blx	r7
 80060ac:	3001      	adds	r0, #1
 80060ae:	d12b      	bne.n	8006108 <_printf_float+0x23c>
 80060b0:	e767      	b.n	8005f82 <_printf_float+0xb6>
 80060b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060b6:	f240 80dd 	bls.w	8006274 <_printf_float+0x3a8>
 80060ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060be:	2200      	movs	r2, #0
 80060c0:	2300      	movs	r3, #0
 80060c2:	f7fa fd29 	bl	8000b18 <__aeabi_dcmpeq>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d033      	beq.n	8006132 <_printf_float+0x266>
 80060ca:	4a37      	ldr	r2, [pc, #220]	@ (80061a8 <_printf_float+0x2dc>)
 80060cc:	2301      	movs	r3, #1
 80060ce:	4631      	mov	r1, r6
 80060d0:	4628      	mov	r0, r5
 80060d2:	47b8      	blx	r7
 80060d4:	3001      	adds	r0, #1
 80060d6:	f43f af54 	beq.w	8005f82 <_printf_float+0xb6>
 80060da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80060de:	4543      	cmp	r3, r8
 80060e0:	db02      	blt.n	80060e8 <_printf_float+0x21c>
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	07d8      	lsls	r0, r3, #31
 80060e6:	d50f      	bpl.n	8006108 <_printf_float+0x23c>
 80060e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af45 	beq.w	8005f82 <_printf_float+0xb6>
 80060f8:	f04f 0900 	mov.w	r9, #0
 80060fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006100:	f104 0a1a 	add.w	sl, r4, #26
 8006104:	45c8      	cmp	r8, r9
 8006106:	dc09      	bgt.n	800611c <_printf_float+0x250>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	079b      	lsls	r3, r3, #30
 800610c:	f100 8103 	bmi.w	8006316 <_printf_float+0x44a>
 8006110:	68e0      	ldr	r0, [r4, #12]
 8006112:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006114:	4298      	cmp	r0, r3
 8006116:	bfb8      	it	lt
 8006118:	4618      	movlt	r0, r3
 800611a:	e734      	b.n	8005f86 <_printf_float+0xba>
 800611c:	2301      	movs	r3, #1
 800611e:	4652      	mov	r2, sl
 8006120:	4631      	mov	r1, r6
 8006122:	4628      	mov	r0, r5
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f af2b 	beq.w	8005f82 <_printf_float+0xb6>
 800612c:	f109 0901 	add.w	r9, r9, #1
 8006130:	e7e8      	b.n	8006104 <_printf_float+0x238>
 8006132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	dc39      	bgt.n	80061ac <_printf_float+0x2e0>
 8006138:	4a1b      	ldr	r2, [pc, #108]	@ (80061a8 <_printf_float+0x2dc>)
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af1d 	beq.w	8005f82 <_printf_float+0xb6>
 8006148:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800614c:	ea59 0303 	orrs.w	r3, r9, r3
 8006150:	d102      	bne.n	8006158 <_printf_float+0x28c>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	07d9      	lsls	r1, r3, #31
 8006156:	d5d7      	bpl.n	8006108 <_printf_float+0x23c>
 8006158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af0d 	beq.w	8005f82 <_printf_float+0xb6>
 8006168:	f04f 0a00 	mov.w	sl, #0
 800616c:	f104 0b1a 	add.w	fp, r4, #26
 8006170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006172:	425b      	negs	r3, r3
 8006174:	4553      	cmp	r3, sl
 8006176:	dc01      	bgt.n	800617c <_printf_float+0x2b0>
 8006178:	464b      	mov	r3, r9
 800617a:	e793      	b.n	80060a4 <_printf_float+0x1d8>
 800617c:	2301      	movs	r3, #1
 800617e:	465a      	mov	r2, fp
 8006180:	4631      	mov	r1, r6
 8006182:	4628      	mov	r0, r5
 8006184:	47b8      	blx	r7
 8006186:	3001      	adds	r0, #1
 8006188:	f43f aefb 	beq.w	8005f82 <_printf_float+0xb6>
 800618c:	f10a 0a01 	add.w	sl, sl, #1
 8006190:	e7ee      	b.n	8006170 <_printf_float+0x2a4>
 8006192:	bf00      	nop
 8006194:	7fefffff 	.word	0x7fefffff
 8006198:	08008884 	.word	0x08008884
 800619c:	08008880 	.word	0x08008880
 80061a0:	0800888c 	.word	0x0800888c
 80061a4:	08008888 	.word	0x08008888
 80061a8:	08008890 	.word	0x08008890
 80061ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061b2:	4553      	cmp	r3, sl
 80061b4:	bfa8      	it	ge
 80061b6:	4653      	movge	r3, sl
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	4699      	mov	r9, r3
 80061bc:	dc36      	bgt.n	800622c <_printf_float+0x360>
 80061be:	f04f 0b00 	mov.w	fp, #0
 80061c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c6:	f104 021a 	add.w	r2, r4, #26
 80061ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061cc:	9306      	str	r3, [sp, #24]
 80061ce:	eba3 0309 	sub.w	r3, r3, r9
 80061d2:	455b      	cmp	r3, fp
 80061d4:	dc31      	bgt.n	800623a <_printf_float+0x36e>
 80061d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d8:	459a      	cmp	sl, r3
 80061da:	dc3a      	bgt.n	8006252 <_printf_float+0x386>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	07da      	lsls	r2, r3, #31
 80061e0:	d437      	bmi.n	8006252 <_printf_float+0x386>
 80061e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061e4:	ebaa 0903 	sub.w	r9, sl, r3
 80061e8:	9b06      	ldr	r3, [sp, #24]
 80061ea:	ebaa 0303 	sub.w	r3, sl, r3
 80061ee:	4599      	cmp	r9, r3
 80061f0:	bfa8      	it	ge
 80061f2:	4699      	movge	r9, r3
 80061f4:	f1b9 0f00 	cmp.w	r9, #0
 80061f8:	dc33      	bgt.n	8006262 <_printf_float+0x396>
 80061fa:	f04f 0800 	mov.w	r8, #0
 80061fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006202:	f104 0b1a 	add.w	fp, r4, #26
 8006206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006208:	ebaa 0303 	sub.w	r3, sl, r3
 800620c:	eba3 0309 	sub.w	r3, r3, r9
 8006210:	4543      	cmp	r3, r8
 8006212:	f77f af79 	ble.w	8006108 <_printf_float+0x23c>
 8006216:	2301      	movs	r3, #1
 8006218:	465a      	mov	r2, fp
 800621a:	4631      	mov	r1, r6
 800621c:	4628      	mov	r0, r5
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	f43f aeae 	beq.w	8005f82 <_printf_float+0xb6>
 8006226:	f108 0801 	add.w	r8, r8, #1
 800622a:	e7ec      	b.n	8006206 <_printf_float+0x33a>
 800622c:	4642      	mov	r2, r8
 800622e:	4631      	mov	r1, r6
 8006230:	4628      	mov	r0, r5
 8006232:	47b8      	blx	r7
 8006234:	3001      	adds	r0, #1
 8006236:	d1c2      	bne.n	80061be <_printf_float+0x2f2>
 8006238:	e6a3      	b.n	8005f82 <_printf_float+0xb6>
 800623a:	2301      	movs	r3, #1
 800623c:	4631      	mov	r1, r6
 800623e:	4628      	mov	r0, r5
 8006240:	9206      	str	r2, [sp, #24]
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f ae9c 	beq.w	8005f82 <_printf_float+0xb6>
 800624a:	9a06      	ldr	r2, [sp, #24]
 800624c:	f10b 0b01 	add.w	fp, fp, #1
 8006250:	e7bb      	b.n	80061ca <_printf_float+0x2fe>
 8006252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006256:	4631      	mov	r1, r6
 8006258:	4628      	mov	r0, r5
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	d1c0      	bne.n	80061e2 <_printf_float+0x316>
 8006260:	e68f      	b.n	8005f82 <_printf_float+0xb6>
 8006262:	9a06      	ldr	r2, [sp, #24]
 8006264:	464b      	mov	r3, r9
 8006266:	4442      	add	r2, r8
 8006268:	4631      	mov	r1, r6
 800626a:	4628      	mov	r0, r5
 800626c:	47b8      	blx	r7
 800626e:	3001      	adds	r0, #1
 8006270:	d1c3      	bne.n	80061fa <_printf_float+0x32e>
 8006272:	e686      	b.n	8005f82 <_printf_float+0xb6>
 8006274:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006278:	f1ba 0f01 	cmp.w	sl, #1
 800627c:	dc01      	bgt.n	8006282 <_printf_float+0x3b6>
 800627e:	07db      	lsls	r3, r3, #31
 8006280:	d536      	bpl.n	80062f0 <_printf_float+0x424>
 8006282:	2301      	movs	r3, #1
 8006284:	4642      	mov	r2, r8
 8006286:	4631      	mov	r1, r6
 8006288:	4628      	mov	r0, r5
 800628a:	47b8      	blx	r7
 800628c:	3001      	adds	r0, #1
 800628e:	f43f ae78 	beq.w	8005f82 <_printf_float+0xb6>
 8006292:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006296:	4631      	mov	r1, r6
 8006298:	4628      	mov	r0, r5
 800629a:	47b8      	blx	r7
 800629c:	3001      	adds	r0, #1
 800629e:	f43f ae70 	beq.w	8005f82 <_printf_float+0xb6>
 80062a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062a6:	2200      	movs	r2, #0
 80062a8:	2300      	movs	r3, #0
 80062aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062ae:	f7fa fc33 	bl	8000b18 <__aeabi_dcmpeq>
 80062b2:	b9c0      	cbnz	r0, 80062e6 <_printf_float+0x41a>
 80062b4:	4653      	mov	r3, sl
 80062b6:	f108 0201 	add.w	r2, r8, #1
 80062ba:	4631      	mov	r1, r6
 80062bc:	4628      	mov	r0, r5
 80062be:	47b8      	blx	r7
 80062c0:	3001      	adds	r0, #1
 80062c2:	d10c      	bne.n	80062de <_printf_float+0x412>
 80062c4:	e65d      	b.n	8005f82 <_printf_float+0xb6>
 80062c6:	2301      	movs	r3, #1
 80062c8:	465a      	mov	r2, fp
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	f43f ae56 	beq.w	8005f82 <_printf_float+0xb6>
 80062d6:	f108 0801 	add.w	r8, r8, #1
 80062da:	45d0      	cmp	r8, sl
 80062dc:	dbf3      	blt.n	80062c6 <_printf_float+0x3fa>
 80062de:	464b      	mov	r3, r9
 80062e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062e4:	e6df      	b.n	80060a6 <_printf_float+0x1da>
 80062e6:	f04f 0800 	mov.w	r8, #0
 80062ea:	f104 0b1a 	add.w	fp, r4, #26
 80062ee:	e7f4      	b.n	80062da <_printf_float+0x40e>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4642      	mov	r2, r8
 80062f4:	e7e1      	b.n	80062ba <_printf_float+0x3ee>
 80062f6:	2301      	movs	r3, #1
 80062f8:	464a      	mov	r2, r9
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f ae3e 	beq.w	8005f82 <_printf_float+0xb6>
 8006306:	f108 0801 	add.w	r8, r8, #1
 800630a:	68e3      	ldr	r3, [r4, #12]
 800630c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800630e:	1a5b      	subs	r3, r3, r1
 8006310:	4543      	cmp	r3, r8
 8006312:	dcf0      	bgt.n	80062f6 <_printf_float+0x42a>
 8006314:	e6fc      	b.n	8006110 <_printf_float+0x244>
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	f104 0919 	add.w	r9, r4, #25
 800631e:	e7f4      	b.n	800630a <_printf_float+0x43e>

08006320 <_printf_common>:
 8006320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	4616      	mov	r6, r2
 8006326:	4698      	mov	r8, r3
 8006328:	688a      	ldr	r2, [r1, #8]
 800632a:	690b      	ldr	r3, [r1, #16]
 800632c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006330:	4293      	cmp	r3, r2
 8006332:	bfb8      	it	lt
 8006334:	4613      	movlt	r3, r2
 8006336:	6033      	str	r3, [r6, #0]
 8006338:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800633c:	4607      	mov	r7, r0
 800633e:	460c      	mov	r4, r1
 8006340:	b10a      	cbz	r2, 8006346 <_printf_common+0x26>
 8006342:	3301      	adds	r3, #1
 8006344:	6033      	str	r3, [r6, #0]
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	0699      	lsls	r1, r3, #26
 800634a:	bf42      	ittt	mi
 800634c:	6833      	ldrmi	r3, [r6, #0]
 800634e:	3302      	addmi	r3, #2
 8006350:	6033      	strmi	r3, [r6, #0]
 8006352:	6825      	ldr	r5, [r4, #0]
 8006354:	f015 0506 	ands.w	r5, r5, #6
 8006358:	d106      	bne.n	8006368 <_printf_common+0x48>
 800635a:	f104 0a19 	add.w	sl, r4, #25
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	6832      	ldr	r2, [r6, #0]
 8006362:	1a9b      	subs	r3, r3, r2
 8006364:	42ab      	cmp	r3, r5
 8006366:	dc26      	bgt.n	80063b6 <_printf_common+0x96>
 8006368:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800636c:	6822      	ldr	r2, [r4, #0]
 800636e:	3b00      	subs	r3, #0
 8006370:	bf18      	it	ne
 8006372:	2301      	movne	r3, #1
 8006374:	0692      	lsls	r2, r2, #26
 8006376:	d42b      	bmi.n	80063d0 <_printf_common+0xb0>
 8006378:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800637c:	4641      	mov	r1, r8
 800637e:	4638      	mov	r0, r7
 8006380:	47c8      	blx	r9
 8006382:	3001      	adds	r0, #1
 8006384:	d01e      	beq.n	80063c4 <_printf_common+0xa4>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	6922      	ldr	r2, [r4, #16]
 800638a:	f003 0306 	and.w	r3, r3, #6
 800638e:	2b04      	cmp	r3, #4
 8006390:	bf02      	ittt	eq
 8006392:	68e5      	ldreq	r5, [r4, #12]
 8006394:	6833      	ldreq	r3, [r6, #0]
 8006396:	1aed      	subeq	r5, r5, r3
 8006398:	68a3      	ldr	r3, [r4, #8]
 800639a:	bf0c      	ite	eq
 800639c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063a0:	2500      	movne	r5, #0
 80063a2:	4293      	cmp	r3, r2
 80063a4:	bfc4      	itt	gt
 80063a6:	1a9b      	subgt	r3, r3, r2
 80063a8:	18ed      	addgt	r5, r5, r3
 80063aa:	2600      	movs	r6, #0
 80063ac:	341a      	adds	r4, #26
 80063ae:	42b5      	cmp	r5, r6
 80063b0:	d11a      	bne.n	80063e8 <_printf_common+0xc8>
 80063b2:	2000      	movs	r0, #0
 80063b4:	e008      	b.n	80063c8 <_printf_common+0xa8>
 80063b6:	2301      	movs	r3, #1
 80063b8:	4652      	mov	r2, sl
 80063ba:	4641      	mov	r1, r8
 80063bc:	4638      	mov	r0, r7
 80063be:	47c8      	blx	r9
 80063c0:	3001      	adds	r0, #1
 80063c2:	d103      	bne.n	80063cc <_printf_common+0xac>
 80063c4:	f04f 30ff 	mov.w	r0, #4294967295
 80063c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063cc:	3501      	adds	r5, #1
 80063ce:	e7c6      	b.n	800635e <_printf_common+0x3e>
 80063d0:	18e1      	adds	r1, r4, r3
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	2030      	movs	r0, #48	@ 0x30
 80063d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063da:	4422      	add	r2, r4
 80063dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063e4:	3302      	adds	r3, #2
 80063e6:	e7c7      	b.n	8006378 <_printf_common+0x58>
 80063e8:	2301      	movs	r3, #1
 80063ea:	4622      	mov	r2, r4
 80063ec:	4641      	mov	r1, r8
 80063ee:	4638      	mov	r0, r7
 80063f0:	47c8      	blx	r9
 80063f2:	3001      	adds	r0, #1
 80063f4:	d0e6      	beq.n	80063c4 <_printf_common+0xa4>
 80063f6:	3601      	adds	r6, #1
 80063f8:	e7d9      	b.n	80063ae <_printf_common+0x8e>
	...

080063fc <_printf_i>:
 80063fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006400:	7e0f      	ldrb	r7, [r1, #24]
 8006402:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006404:	2f78      	cmp	r7, #120	@ 0x78
 8006406:	4691      	mov	r9, r2
 8006408:	4680      	mov	r8, r0
 800640a:	460c      	mov	r4, r1
 800640c:	469a      	mov	sl, r3
 800640e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006412:	d807      	bhi.n	8006424 <_printf_i+0x28>
 8006414:	2f62      	cmp	r7, #98	@ 0x62
 8006416:	d80a      	bhi.n	800642e <_printf_i+0x32>
 8006418:	2f00      	cmp	r7, #0
 800641a:	f000 80d1 	beq.w	80065c0 <_printf_i+0x1c4>
 800641e:	2f58      	cmp	r7, #88	@ 0x58
 8006420:	f000 80b8 	beq.w	8006594 <_printf_i+0x198>
 8006424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006428:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800642c:	e03a      	b.n	80064a4 <_printf_i+0xa8>
 800642e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006432:	2b15      	cmp	r3, #21
 8006434:	d8f6      	bhi.n	8006424 <_printf_i+0x28>
 8006436:	a101      	add	r1, pc, #4	@ (adr r1, 800643c <_printf_i+0x40>)
 8006438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800643c:	08006495 	.word	0x08006495
 8006440:	080064a9 	.word	0x080064a9
 8006444:	08006425 	.word	0x08006425
 8006448:	08006425 	.word	0x08006425
 800644c:	08006425 	.word	0x08006425
 8006450:	08006425 	.word	0x08006425
 8006454:	080064a9 	.word	0x080064a9
 8006458:	08006425 	.word	0x08006425
 800645c:	08006425 	.word	0x08006425
 8006460:	08006425 	.word	0x08006425
 8006464:	08006425 	.word	0x08006425
 8006468:	080065a7 	.word	0x080065a7
 800646c:	080064d3 	.word	0x080064d3
 8006470:	08006561 	.word	0x08006561
 8006474:	08006425 	.word	0x08006425
 8006478:	08006425 	.word	0x08006425
 800647c:	080065c9 	.word	0x080065c9
 8006480:	08006425 	.word	0x08006425
 8006484:	080064d3 	.word	0x080064d3
 8006488:	08006425 	.word	0x08006425
 800648c:	08006425 	.word	0x08006425
 8006490:	08006569 	.word	0x08006569
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	1d1a      	adds	r2, r3, #4
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6032      	str	r2, [r6, #0]
 800649c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064a4:	2301      	movs	r3, #1
 80064a6:	e09c      	b.n	80065e2 <_printf_i+0x1e6>
 80064a8:	6833      	ldr	r3, [r6, #0]
 80064aa:	6820      	ldr	r0, [r4, #0]
 80064ac:	1d19      	adds	r1, r3, #4
 80064ae:	6031      	str	r1, [r6, #0]
 80064b0:	0606      	lsls	r6, r0, #24
 80064b2:	d501      	bpl.n	80064b8 <_printf_i+0xbc>
 80064b4:	681d      	ldr	r5, [r3, #0]
 80064b6:	e003      	b.n	80064c0 <_printf_i+0xc4>
 80064b8:	0645      	lsls	r5, r0, #25
 80064ba:	d5fb      	bpl.n	80064b4 <_printf_i+0xb8>
 80064bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064c0:	2d00      	cmp	r5, #0
 80064c2:	da03      	bge.n	80064cc <_printf_i+0xd0>
 80064c4:	232d      	movs	r3, #45	@ 0x2d
 80064c6:	426d      	negs	r5, r5
 80064c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064cc:	4858      	ldr	r0, [pc, #352]	@ (8006630 <_printf_i+0x234>)
 80064ce:	230a      	movs	r3, #10
 80064d0:	e011      	b.n	80064f6 <_printf_i+0xfa>
 80064d2:	6821      	ldr	r1, [r4, #0]
 80064d4:	6833      	ldr	r3, [r6, #0]
 80064d6:	0608      	lsls	r0, r1, #24
 80064d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80064dc:	d402      	bmi.n	80064e4 <_printf_i+0xe8>
 80064de:	0649      	lsls	r1, r1, #25
 80064e0:	bf48      	it	mi
 80064e2:	b2ad      	uxthmi	r5, r5
 80064e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80064e6:	4852      	ldr	r0, [pc, #328]	@ (8006630 <_printf_i+0x234>)
 80064e8:	6033      	str	r3, [r6, #0]
 80064ea:	bf14      	ite	ne
 80064ec:	230a      	movne	r3, #10
 80064ee:	2308      	moveq	r3, #8
 80064f0:	2100      	movs	r1, #0
 80064f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064f6:	6866      	ldr	r6, [r4, #4]
 80064f8:	60a6      	str	r6, [r4, #8]
 80064fa:	2e00      	cmp	r6, #0
 80064fc:	db05      	blt.n	800650a <_printf_i+0x10e>
 80064fe:	6821      	ldr	r1, [r4, #0]
 8006500:	432e      	orrs	r6, r5
 8006502:	f021 0104 	bic.w	r1, r1, #4
 8006506:	6021      	str	r1, [r4, #0]
 8006508:	d04b      	beq.n	80065a2 <_printf_i+0x1a6>
 800650a:	4616      	mov	r6, r2
 800650c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006510:	fb03 5711 	mls	r7, r3, r1, r5
 8006514:	5dc7      	ldrb	r7, [r0, r7]
 8006516:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800651a:	462f      	mov	r7, r5
 800651c:	42bb      	cmp	r3, r7
 800651e:	460d      	mov	r5, r1
 8006520:	d9f4      	bls.n	800650c <_printf_i+0x110>
 8006522:	2b08      	cmp	r3, #8
 8006524:	d10b      	bne.n	800653e <_printf_i+0x142>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	07df      	lsls	r7, r3, #31
 800652a:	d508      	bpl.n	800653e <_printf_i+0x142>
 800652c:	6923      	ldr	r3, [r4, #16]
 800652e:	6861      	ldr	r1, [r4, #4]
 8006530:	4299      	cmp	r1, r3
 8006532:	bfde      	ittt	le
 8006534:	2330      	movle	r3, #48	@ 0x30
 8006536:	f806 3c01 	strble.w	r3, [r6, #-1]
 800653a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800653e:	1b92      	subs	r2, r2, r6
 8006540:	6122      	str	r2, [r4, #16]
 8006542:	f8cd a000 	str.w	sl, [sp]
 8006546:	464b      	mov	r3, r9
 8006548:	aa03      	add	r2, sp, #12
 800654a:	4621      	mov	r1, r4
 800654c:	4640      	mov	r0, r8
 800654e:	f7ff fee7 	bl	8006320 <_printf_common>
 8006552:	3001      	adds	r0, #1
 8006554:	d14a      	bne.n	80065ec <_printf_i+0x1f0>
 8006556:	f04f 30ff 	mov.w	r0, #4294967295
 800655a:	b004      	add	sp, #16
 800655c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	f043 0320 	orr.w	r3, r3, #32
 8006566:	6023      	str	r3, [r4, #0]
 8006568:	4832      	ldr	r0, [pc, #200]	@ (8006634 <_printf_i+0x238>)
 800656a:	2778      	movs	r7, #120	@ 0x78
 800656c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	6831      	ldr	r1, [r6, #0]
 8006574:	061f      	lsls	r7, r3, #24
 8006576:	f851 5b04 	ldr.w	r5, [r1], #4
 800657a:	d402      	bmi.n	8006582 <_printf_i+0x186>
 800657c:	065f      	lsls	r7, r3, #25
 800657e:	bf48      	it	mi
 8006580:	b2ad      	uxthmi	r5, r5
 8006582:	6031      	str	r1, [r6, #0]
 8006584:	07d9      	lsls	r1, r3, #31
 8006586:	bf44      	itt	mi
 8006588:	f043 0320 	orrmi.w	r3, r3, #32
 800658c:	6023      	strmi	r3, [r4, #0]
 800658e:	b11d      	cbz	r5, 8006598 <_printf_i+0x19c>
 8006590:	2310      	movs	r3, #16
 8006592:	e7ad      	b.n	80064f0 <_printf_i+0xf4>
 8006594:	4826      	ldr	r0, [pc, #152]	@ (8006630 <_printf_i+0x234>)
 8006596:	e7e9      	b.n	800656c <_printf_i+0x170>
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	f023 0320 	bic.w	r3, r3, #32
 800659e:	6023      	str	r3, [r4, #0]
 80065a0:	e7f6      	b.n	8006590 <_printf_i+0x194>
 80065a2:	4616      	mov	r6, r2
 80065a4:	e7bd      	b.n	8006522 <_printf_i+0x126>
 80065a6:	6833      	ldr	r3, [r6, #0]
 80065a8:	6825      	ldr	r5, [r4, #0]
 80065aa:	6961      	ldr	r1, [r4, #20]
 80065ac:	1d18      	adds	r0, r3, #4
 80065ae:	6030      	str	r0, [r6, #0]
 80065b0:	062e      	lsls	r6, r5, #24
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	d501      	bpl.n	80065ba <_printf_i+0x1be>
 80065b6:	6019      	str	r1, [r3, #0]
 80065b8:	e002      	b.n	80065c0 <_printf_i+0x1c4>
 80065ba:	0668      	lsls	r0, r5, #25
 80065bc:	d5fb      	bpl.n	80065b6 <_printf_i+0x1ba>
 80065be:	8019      	strh	r1, [r3, #0]
 80065c0:	2300      	movs	r3, #0
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	4616      	mov	r6, r2
 80065c6:	e7bc      	b.n	8006542 <_printf_i+0x146>
 80065c8:	6833      	ldr	r3, [r6, #0]
 80065ca:	1d1a      	adds	r2, r3, #4
 80065cc:	6032      	str	r2, [r6, #0]
 80065ce:	681e      	ldr	r6, [r3, #0]
 80065d0:	6862      	ldr	r2, [r4, #4]
 80065d2:	2100      	movs	r1, #0
 80065d4:	4630      	mov	r0, r6
 80065d6:	f7f9 fe23 	bl	8000220 <memchr>
 80065da:	b108      	cbz	r0, 80065e0 <_printf_i+0x1e4>
 80065dc:	1b80      	subs	r0, r0, r6
 80065de:	6060      	str	r0, [r4, #4]
 80065e0:	6863      	ldr	r3, [r4, #4]
 80065e2:	6123      	str	r3, [r4, #16]
 80065e4:	2300      	movs	r3, #0
 80065e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ea:	e7aa      	b.n	8006542 <_printf_i+0x146>
 80065ec:	6923      	ldr	r3, [r4, #16]
 80065ee:	4632      	mov	r2, r6
 80065f0:	4649      	mov	r1, r9
 80065f2:	4640      	mov	r0, r8
 80065f4:	47d0      	blx	sl
 80065f6:	3001      	adds	r0, #1
 80065f8:	d0ad      	beq.n	8006556 <_printf_i+0x15a>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	079b      	lsls	r3, r3, #30
 80065fe:	d413      	bmi.n	8006628 <_printf_i+0x22c>
 8006600:	68e0      	ldr	r0, [r4, #12]
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	4298      	cmp	r0, r3
 8006606:	bfb8      	it	lt
 8006608:	4618      	movlt	r0, r3
 800660a:	e7a6      	b.n	800655a <_printf_i+0x15e>
 800660c:	2301      	movs	r3, #1
 800660e:	4632      	mov	r2, r6
 8006610:	4649      	mov	r1, r9
 8006612:	4640      	mov	r0, r8
 8006614:	47d0      	blx	sl
 8006616:	3001      	adds	r0, #1
 8006618:	d09d      	beq.n	8006556 <_printf_i+0x15a>
 800661a:	3501      	adds	r5, #1
 800661c:	68e3      	ldr	r3, [r4, #12]
 800661e:	9903      	ldr	r1, [sp, #12]
 8006620:	1a5b      	subs	r3, r3, r1
 8006622:	42ab      	cmp	r3, r5
 8006624:	dcf2      	bgt.n	800660c <_printf_i+0x210>
 8006626:	e7eb      	b.n	8006600 <_printf_i+0x204>
 8006628:	2500      	movs	r5, #0
 800662a:	f104 0619 	add.w	r6, r4, #25
 800662e:	e7f5      	b.n	800661c <_printf_i+0x220>
 8006630:	08008892 	.word	0x08008892
 8006634:	080088a3 	.word	0x080088a3

08006638 <std>:
 8006638:	2300      	movs	r3, #0
 800663a:	b510      	push	{r4, lr}
 800663c:	4604      	mov	r4, r0
 800663e:	e9c0 3300 	strd	r3, r3, [r0]
 8006642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006646:	6083      	str	r3, [r0, #8]
 8006648:	8181      	strh	r1, [r0, #12]
 800664a:	6643      	str	r3, [r0, #100]	@ 0x64
 800664c:	81c2      	strh	r2, [r0, #14]
 800664e:	6183      	str	r3, [r0, #24]
 8006650:	4619      	mov	r1, r3
 8006652:	2208      	movs	r2, #8
 8006654:	305c      	adds	r0, #92	@ 0x5c
 8006656:	f000 f9f9 	bl	8006a4c <memset>
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <std+0x58>)
 800665c:	6263      	str	r3, [r4, #36]	@ 0x24
 800665e:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <std+0x5c>)
 8006660:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <std+0x60>)
 8006664:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006666:	4b0d      	ldr	r3, [pc, #52]	@ (800669c <std+0x64>)
 8006668:	6323      	str	r3, [r4, #48]	@ 0x30
 800666a:	4b0d      	ldr	r3, [pc, #52]	@ (80066a0 <std+0x68>)
 800666c:	6224      	str	r4, [r4, #32]
 800666e:	429c      	cmp	r4, r3
 8006670:	d006      	beq.n	8006680 <std+0x48>
 8006672:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006676:	4294      	cmp	r4, r2
 8006678:	d002      	beq.n	8006680 <std+0x48>
 800667a:	33d0      	adds	r3, #208	@ 0xd0
 800667c:	429c      	cmp	r4, r3
 800667e:	d105      	bne.n	800668c <std+0x54>
 8006680:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006688:	f000 ba5c 	b.w	8006b44 <__retarget_lock_init_recursive>
 800668c:	bd10      	pop	{r4, pc}
 800668e:	bf00      	nop
 8006690:	0800689d 	.word	0x0800689d
 8006694:	080068bf 	.word	0x080068bf
 8006698:	080068f7 	.word	0x080068f7
 800669c:	0800691b 	.word	0x0800691b
 80066a0:	20000494 	.word	0x20000494

080066a4 <stdio_exit_handler>:
 80066a4:	4a02      	ldr	r2, [pc, #8]	@ (80066b0 <stdio_exit_handler+0xc>)
 80066a6:	4903      	ldr	r1, [pc, #12]	@ (80066b4 <stdio_exit_handler+0x10>)
 80066a8:	4803      	ldr	r0, [pc, #12]	@ (80066b8 <stdio_exit_handler+0x14>)
 80066aa:	f000 b869 	b.w	8006780 <_fwalk_sglue>
 80066ae:	bf00      	nop
 80066b0:	2000000c 	.word	0x2000000c
 80066b4:	08008481 	.word	0x08008481
 80066b8:	2000001c 	.word	0x2000001c

080066bc <cleanup_stdio>:
 80066bc:	6841      	ldr	r1, [r0, #4]
 80066be:	4b0c      	ldr	r3, [pc, #48]	@ (80066f0 <cleanup_stdio+0x34>)
 80066c0:	4299      	cmp	r1, r3
 80066c2:	b510      	push	{r4, lr}
 80066c4:	4604      	mov	r4, r0
 80066c6:	d001      	beq.n	80066cc <cleanup_stdio+0x10>
 80066c8:	f001 feda 	bl	8008480 <_fflush_r>
 80066cc:	68a1      	ldr	r1, [r4, #8]
 80066ce:	4b09      	ldr	r3, [pc, #36]	@ (80066f4 <cleanup_stdio+0x38>)
 80066d0:	4299      	cmp	r1, r3
 80066d2:	d002      	beq.n	80066da <cleanup_stdio+0x1e>
 80066d4:	4620      	mov	r0, r4
 80066d6:	f001 fed3 	bl	8008480 <_fflush_r>
 80066da:	68e1      	ldr	r1, [r4, #12]
 80066dc:	4b06      	ldr	r3, [pc, #24]	@ (80066f8 <cleanup_stdio+0x3c>)
 80066de:	4299      	cmp	r1, r3
 80066e0:	d004      	beq.n	80066ec <cleanup_stdio+0x30>
 80066e2:	4620      	mov	r0, r4
 80066e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e8:	f001 beca 	b.w	8008480 <_fflush_r>
 80066ec:	bd10      	pop	{r4, pc}
 80066ee:	bf00      	nop
 80066f0:	20000494 	.word	0x20000494
 80066f4:	200004fc 	.word	0x200004fc
 80066f8:	20000564 	.word	0x20000564

080066fc <global_stdio_init.part.0>:
 80066fc:	b510      	push	{r4, lr}
 80066fe:	4b0b      	ldr	r3, [pc, #44]	@ (800672c <global_stdio_init.part.0+0x30>)
 8006700:	4c0b      	ldr	r4, [pc, #44]	@ (8006730 <global_stdio_init.part.0+0x34>)
 8006702:	4a0c      	ldr	r2, [pc, #48]	@ (8006734 <global_stdio_init.part.0+0x38>)
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	4620      	mov	r0, r4
 8006708:	2200      	movs	r2, #0
 800670a:	2104      	movs	r1, #4
 800670c:	f7ff ff94 	bl	8006638 <std>
 8006710:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006714:	2201      	movs	r2, #1
 8006716:	2109      	movs	r1, #9
 8006718:	f7ff ff8e 	bl	8006638 <std>
 800671c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006720:	2202      	movs	r2, #2
 8006722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006726:	2112      	movs	r1, #18
 8006728:	f7ff bf86 	b.w	8006638 <std>
 800672c:	200005cc 	.word	0x200005cc
 8006730:	20000494 	.word	0x20000494
 8006734:	080066a5 	.word	0x080066a5

08006738 <__sfp_lock_acquire>:
 8006738:	4801      	ldr	r0, [pc, #4]	@ (8006740 <__sfp_lock_acquire+0x8>)
 800673a:	f000 ba04 	b.w	8006b46 <__retarget_lock_acquire_recursive>
 800673e:	bf00      	nop
 8006740:	200005d5 	.word	0x200005d5

08006744 <__sfp_lock_release>:
 8006744:	4801      	ldr	r0, [pc, #4]	@ (800674c <__sfp_lock_release+0x8>)
 8006746:	f000 b9ff 	b.w	8006b48 <__retarget_lock_release_recursive>
 800674a:	bf00      	nop
 800674c:	200005d5 	.word	0x200005d5

08006750 <__sinit>:
 8006750:	b510      	push	{r4, lr}
 8006752:	4604      	mov	r4, r0
 8006754:	f7ff fff0 	bl	8006738 <__sfp_lock_acquire>
 8006758:	6a23      	ldr	r3, [r4, #32]
 800675a:	b11b      	cbz	r3, 8006764 <__sinit+0x14>
 800675c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006760:	f7ff bff0 	b.w	8006744 <__sfp_lock_release>
 8006764:	4b04      	ldr	r3, [pc, #16]	@ (8006778 <__sinit+0x28>)
 8006766:	6223      	str	r3, [r4, #32]
 8006768:	4b04      	ldr	r3, [pc, #16]	@ (800677c <__sinit+0x2c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1f5      	bne.n	800675c <__sinit+0xc>
 8006770:	f7ff ffc4 	bl	80066fc <global_stdio_init.part.0>
 8006774:	e7f2      	b.n	800675c <__sinit+0xc>
 8006776:	bf00      	nop
 8006778:	080066bd 	.word	0x080066bd
 800677c:	200005cc 	.word	0x200005cc

08006780 <_fwalk_sglue>:
 8006780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006784:	4607      	mov	r7, r0
 8006786:	4688      	mov	r8, r1
 8006788:	4614      	mov	r4, r2
 800678a:	2600      	movs	r6, #0
 800678c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006790:	f1b9 0901 	subs.w	r9, r9, #1
 8006794:	d505      	bpl.n	80067a2 <_fwalk_sglue+0x22>
 8006796:	6824      	ldr	r4, [r4, #0]
 8006798:	2c00      	cmp	r4, #0
 800679a:	d1f7      	bne.n	800678c <_fwalk_sglue+0xc>
 800679c:	4630      	mov	r0, r6
 800679e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a2:	89ab      	ldrh	r3, [r5, #12]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d907      	bls.n	80067b8 <_fwalk_sglue+0x38>
 80067a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067ac:	3301      	adds	r3, #1
 80067ae:	d003      	beq.n	80067b8 <_fwalk_sglue+0x38>
 80067b0:	4629      	mov	r1, r5
 80067b2:	4638      	mov	r0, r7
 80067b4:	47c0      	blx	r8
 80067b6:	4306      	orrs	r6, r0
 80067b8:	3568      	adds	r5, #104	@ 0x68
 80067ba:	e7e9      	b.n	8006790 <_fwalk_sglue+0x10>

080067bc <iprintf>:
 80067bc:	b40f      	push	{r0, r1, r2, r3}
 80067be:	b507      	push	{r0, r1, r2, lr}
 80067c0:	4906      	ldr	r1, [pc, #24]	@ (80067dc <iprintf+0x20>)
 80067c2:	ab04      	add	r3, sp, #16
 80067c4:	6808      	ldr	r0, [r1, #0]
 80067c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ca:	6881      	ldr	r1, [r0, #8]
 80067cc:	9301      	str	r3, [sp, #4]
 80067ce:	f001 fcbb 	bl	8008148 <_vfiprintf_r>
 80067d2:	b003      	add	sp, #12
 80067d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067d8:	b004      	add	sp, #16
 80067da:	4770      	bx	lr
 80067dc:	20000018 	.word	0x20000018

080067e0 <_puts_r>:
 80067e0:	6a03      	ldr	r3, [r0, #32]
 80067e2:	b570      	push	{r4, r5, r6, lr}
 80067e4:	6884      	ldr	r4, [r0, #8]
 80067e6:	4605      	mov	r5, r0
 80067e8:	460e      	mov	r6, r1
 80067ea:	b90b      	cbnz	r3, 80067f0 <_puts_r+0x10>
 80067ec:	f7ff ffb0 	bl	8006750 <__sinit>
 80067f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067f2:	07db      	lsls	r3, r3, #31
 80067f4:	d405      	bmi.n	8006802 <_puts_r+0x22>
 80067f6:	89a3      	ldrh	r3, [r4, #12]
 80067f8:	0598      	lsls	r0, r3, #22
 80067fa:	d402      	bmi.n	8006802 <_puts_r+0x22>
 80067fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067fe:	f000 f9a2 	bl	8006b46 <__retarget_lock_acquire_recursive>
 8006802:	89a3      	ldrh	r3, [r4, #12]
 8006804:	0719      	lsls	r1, r3, #28
 8006806:	d502      	bpl.n	800680e <_puts_r+0x2e>
 8006808:	6923      	ldr	r3, [r4, #16]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d135      	bne.n	800687a <_puts_r+0x9a>
 800680e:	4621      	mov	r1, r4
 8006810:	4628      	mov	r0, r5
 8006812:	f000 f8c5 	bl	80069a0 <__swsetup_r>
 8006816:	b380      	cbz	r0, 800687a <_puts_r+0x9a>
 8006818:	f04f 35ff 	mov.w	r5, #4294967295
 800681c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800681e:	07da      	lsls	r2, r3, #31
 8006820:	d405      	bmi.n	800682e <_puts_r+0x4e>
 8006822:	89a3      	ldrh	r3, [r4, #12]
 8006824:	059b      	lsls	r3, r3, #22
 8006826:	d402      	bmi.n	800682e <_puts_r+0x4e>
 8006828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800682a:	f000 f98d 	bl	8006b48 <__retarget_lock_release_recursive>
 800682e:	4628      	mov	r0, r5
 8006830:	bd70      	pop	{r4, r5, r6, pc}
 8006832:	2b00      	cmp	r3, #0
 8006834:	da04      	bge.n	8006840 <_puts_r+0x60>
 8006836:	69a2      	ldr	r2, [r4, #24]
 8006838:	429a      	cmp	r2, r3
 800683a:	dc17      	bgt.n	800686c <_puts_r+0x8c>
 800683c:	290a      	cmp	r1, #10
 800683e:	d015      	beq.n	800686c <_puts_r+0x8c>
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	6022      	str	r2, [r4, #0]
 8006846:	7019      	strb	r1, [r3, #0]
 8006848:	68a3      	ldr	r3, [r4, #8]
 800684a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800684e:	3b01      	subs	r3, #1
 8006850:	60a3      	str	r3, [r4, #8]
 8006852:	2900      	cmp	r1, #0
 8006854:	d1ed      	bne.n	8006832 <_puts_r+0x52>
 8006856:	2b00      	cmp	r3, #0
 8006858:	da11      	bge.n	800687e <_puts_r+0x9e>
 800685a:	4622      	mov	r2, r4
 800685c:	210a      	movs	r1, #10
 800685e:	4628      	mov	r0, r5
 8006860:	f000 f85f 	bl	8006922 <__swbuf_r>
 8006864:	3001      	adds	r0, #1
 8006866:	d0d7      	beq.n	8006818 <_puts_r+0x38>
 8006868:	250a      	movs	r5, #10
 800686a:	e7d7      	b.n	800681c <_puts_r+0x3c>
 800686c:	4622      	mov	r2, r4
 800686e:	4628      	mov	r0, r5
 8006870:	f000 f857 	bl	8006922 <__swbuf_r>
 8006874:	3001      	adds	r0, #1
 8006876:	d1e7      	bne.n	8006848 <_puts_r+0x68>
 8006878:	e7ce      	b.n	8006818 <_puts_r+0x38>
 800687a:	3e01      	subs	r6, #1
 800687c:	e7e4      	b.n	8006848 <_puts_r+0x68>
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	1c5a      	adds	r2, r3, #1
 8006882:	6022      	str	r2, [r4, #0]
 8006884:	220a      	movs	r2, #10
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	e7ee      	b.n	8006868 <_puts_r+0x88>
	...

0800688c <puts>:
 800688c:	4b02      	ldr	r3, [pc, #8]	@ (8006898 <puts+0xc>)
 800688e:	4601      	mov	r1, r0
 8006890:	6818      	ldr	r0, [r3, #0]
 8006892:	f7ff bfa5 	b.w	80067e0 <_puts_r>
 8006896:	bf00      	nop
 8006898:	20000018 	.word	0x20000018

0800689c <__sread>:
 800689c:	b510      	push	{r4, lr}
 800689e:	460c      	mov	r4, r1
 80068a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a4:	f000 f900 	bl	8006aa8 <_read_r>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	bfab      	itete	ge
 80068ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068ae:	89a3      	ldrhlt	r3, [r4, #12]
 80068b0:	181b      	addge	r3, r3, r0
 80068b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068b6:	bfac      	ite	ge
 80068b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068ba:	81a3      	strhlt	r3, [r4, #12]
 80068bc:	bd10      	pop	{r4, pc}

080068be <__swrite>:
 80068be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c2:	461f      	mov	r7, r3
 80068c4:	898b      	ldrh	r3, [r1, #12]
 80068c6:	05db      	lsls	r3, r3, #23
 80068c8:	4605      	mov	r5, r0
 80068ca:	460c      	mov	r4, r1
 80068cc:	4616      	mov	r6, r2
 80068ce:	d505      	bpl.n	80068dc <__swrite+0x1e>
 80068d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d4:	2302      	movs	r3, #2
 80068d6:	2200      	movs	r2, #0
 80068d8:	f000 f8d4 	bl	8006a84 <_lseek_r>
 80068dc:	89a3      	ldrh	r3, [r4, #12]
 80068de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068e6:	81a3      	strh	r3, [r4, #12]
 80068e8:	4632      	mov	r2, r6
 80068ea:	463b      	mov	r3, r7
 80068ec:	4628      	mov	r0, r5
 80068ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068f2:	f000 b8eb 	b.w	8006acc <_write_r>

080068f6 <__sseek>:
 80068f6:	b510      	push	{r4, lr}
 80068f8:	460c      	mov	r4, r1
 80068fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068fe:	f000 f8c1 	bl	8006a84 <_lseek_r>
 8006902:	1c43      	adds	r3, r0, #1
 8006904:	89a3      	ldrh	r3, [r4, #12]
 8006906:	bf15      	itete	ne
 8006908:	6560      	strne	r0, [r4, #84]	@ 0x54
 800690a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800690e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006912:	81a3      	strheq	r3, [r4, #12]
 8006914:	bf18      	it	ne
 8006916:	81a3      	strhne	r3, [r4, #12]
 8006918:	bd10      	pop	{r4, pc}

0800691a <__sclose>:
 800691a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800691e:	f000 b8a1 	b.w	8006a64 <_close_r>

08006922 <__swbuf_r>:
 8006922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006924:	460e      	mov	r6, r1
 8006926:	4614      	mov	r4, r2
 8006928:	4605      	mov	r5, r0
 800692a:	b118      	cbz	r0, 8006934 <__swbuf_r+0x12>
 800692c:	6a03      	ldr	r3, [r0, #32]
 800692e:	b90b      	cbnz	r3, 8006934 <__swbuf_r+0x12>
 8006930:	f7ff ff0e 	bl	8006750 <__sinit>
 8006934:	69a3      	ldr	r3, [r4, #24]
 8006936:	60a3      	str	r3, [r4, #8]
 8006938:	89a3      	ldrh	r3, [r4, #12]
 800693a:	071a      	lsls	r2, r3, #28
 800693c:	d501      	bpl.n	8006942 <__swbuf_r+0x20>
 800693e:	6923      	ldr	r3, [r4, #16]
 8006940:	b943      	cbnz	r3, 8006954 <__swbuf_r+0x32>
 8006942:	4621      	mov	r1, r4
 8006944:	4628      	mov	r0, r5
 8006946:	f000 f82b 	bl	80069a0 <__swsetup_r>
 800694a:	b118      	cbz	r0, 8006954 <__swbuf_r+0x32>
 800694c:	f04f 37ff 	mov.w	r7, #4294967295
 8006950:	4638      	mov	r0, r7
 8006952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	6922      	ldr	r2, [r4, #16]
 8006958:	1a98      	subs	r0, r3, r2
 800695a:	6963      	ldr	r3, [r4, #20]
 800695c:	b2f6      	uxtb	r6, r6
 800695e:	4283      	cmp	r3, r0
 8006960:	4637      	mov	r7, r6
 8006962:	dc05      	bgt.n	8006970 <__swbuf_r+0x4e>
 8006964:	4621      	mov	r1, r4
 8006966:	4628      	mov	r0, r5
 8006968:	f001 fd8a 	bl	8008480 <_fflush_r>
 800696c:	2800      	cmp	r0, #0
 800696e:	d1ed      	bne.n	800694c <__swbuf_r+0x2a>
 8006970:	68a3      	ldr	r3, [r4, #8]
 8006972:	3b01      	subs	r3, #1
 8006974:	60a3      	str	r3, [r4, #8]
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	6022      	str	r2, [r4, #0]
 800697c:	701e      	strb	r6, [r3, #0]
 800697e:	6962      	ldr	r2, [r4, #20]
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	429a      	cmp	r2, r3
 8006984:	d004      	beq.n	8006990 <__swbuf_r+0x6e>
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	07db      	lsls	r3, r3, #31
 800698a:	d5e1      	bpl.n	8006950 <__swbuf_r+0x2e>
 800698c:	2e0a      	cmp	r6, #10
 800698e:	d1df      	bne.n	8006950 <__swbuf_r+0x2e>
 8006990:	4621      	mov	r1, r4
 8006992:	4628      	mov	r0, r5
 8006994:	f001 fd74 	bl	8008480 <_fflush_r>
 8006998:	2800      	cmp	r0, #0
 800699a:	d0d9      	beq.n	8006950 <__swbuf_r+0x2e>
 800699c:	e7d6      	b.n	800694c <__swbuf_r+0x2a>
	...

080069a0 <__swsetup_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4b29      	ldr	r3, [pc, #164]	@ (8006a48 <__swsetup_r+0xa8>)
 80069a4:	4605      	mov	r5, r0
 80069a6:	6818      	ldr	r0, [r3, #0]
 80069a8:	460c      	mov	r4, r1
 80069aa:	b118      	cbz	r0, 80069b4 <__swsetup_r+0x14>
 80069ac:	6a03      	ldr	r3, [r0, #32]
 80069ae:	b90b      	cbnz	r3, 80069b4 <__swsetup_r+0x14>
 80069b0:	f7ff fece 	bl	8006750 <__sinit>
 80069b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069b8:	0719      	lsls	r1, r3, #28
 80069ba:	d422      	bmi.n	8006a02 <__swsetup_r+0x62>
 80069bc:	06da      	lsls	r2, r3, #27
 80069be:	d407      	bmi.n	80069d0 <__swsetup_r+0x30>
 80069c0:	2209      	movs	r2, #9
 80069c2:	602a      	str	r2, [r5, #0]
 80069c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069c8:	81a3      	strh	r3, [r4, #12]
 80069ca:	f04f 30ff 	mov.w	r0, #4294967295
 80069ce:	e033      	b.n	8006a38 <__swsetup_r+0x98>
 80069d0:	0758      	lsls	r0, r3, #29
 80069d2:	d512      	bpl.n	80069fa <__swsetup_r+0x5a>
 80069d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069d6:	b141      	cbz	r1, 80069ea <__swsetup_r+0x4a>
 80069d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069dc:	4299      	cmp	r1, r3
 80069de:	d002      	beq.n	80069e6 <__swsetup_r+0x46>
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 ff0d 	bl	8007800 <_free_r>
 80069e6:	2300      	movs	r3, #0
 80069e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80069f0:	81a3      	strh	r3, [r4, #12]
 80069f2:	2300      	movs	r3, #0
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	89a3      	ldrh	r3, [r4, #12]
 80069fc:	f043 0308 	orr.w	r3, r3, #8
 8006a00:	81a3      	strh	r3, [r4, #12]
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	b94b      	cbnz	r3, 8006a1a <__swsetup_r+0x7a>
 8006a06:	89a3      	ldrh	r3, [r4, #12]
 8006a08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a10:	d003      	beq.n	8006a1a <__swsetup_r+0x7a>
 8006a12:	4621      	mov	r1, r4
 8006a14:	4628      	mov	r0, r5
 8006a16:	f001 fd81 	bl	800851c <__smakebuf_r>
 8006a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a1e:	f013 0201 	ands.w	r2, r3, #1
 8006a22:	d00a      	beq.n	8006a3a <__swsetup_r+0x9a>
 8006a24:	2200      	movs	r2, #0
 8006a26:	60a2      	str	r2, [r4, #8]
 8006a28:	6962      	ldr	r2, [r4, #20]
 8006a2a:	4252      	negs	r2, r2
 8006a2c:	61a2      	str	r2, [r4, #24]
 8006a2e:	6922      	ldr	r2, [r4, #16]
 8006a30:	b942      	cbnz	r2, 8006a44 <__swsetup_r+0xa4>
 8006a32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006a36:	d1c5      	bne.n	80069c4 <__swsetup_r+0x24>
 8006a38:	bd38      	pop	{r3, r4, r5, pc}
 8006a3a:	0799      	lsls	r1, r3, #30
 8006a3c:	bf58      	it	pl
 8006a3e:	6962      	ldrpl	r2, [r4, #20]
 8006a40:	60a2      	str	r2, [r4, #8]
 8006a42:	e7f4      	b.n	8006a2e <__swsetup_r+0x8e>
 8006a44:	2000      	movs	r0, #0
 8006a46:	e7f7      	b.n	8006a38 <__swsetup_r+0x98>
 8006a48:	20000018 	.word	0x20000018

08006a4c <memset>:
 8006a4c:	4402      	add	r2, r0
 8006a4e:	4603      	mov	r3, r0
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d100      	bne.n	8006a56 <memset+0xa>
 8006a54:	4770      	bx	lr
 8006a56:	f803 1b01 	strb.w	r1, [r3], #1
 8006a5a:	e7f9      	b.n	8006a50 <memset+0x4>

08006a5c <_localeconv_r>:
 8006a5c:	4800      	ldr	r0, [pc, #0]	@ (8006a60 <_localeconv_r+0x4>)
 8006a5e:	4770      	bx	lr
 8006a60:	20000158 	.word	0x20000158

08006a64 <_close_r>:
 8006a64:	b538      	push	{r3, r4, r5, lr}
 8006a66:	4d06      	ldr	r5, [pc, #24]	@ (8006a80 <_close_r+0x1c>)
 8006a68:	2300      	movs	r3, #0
 8006a6a:	4604      	mov	r4, r0
 8006a6c:	4608      	mov	r0, r1
 8006a6e:	602b      	str	r3, [r5, #0]
 8006a70:	f7fa fd98 	bl	80015a4 <_close>
 8006a74:	1c43      	adds	r3, r0, #1
 8006a76:	d102      	bne.n	8006a7e <_close_r+0x1a>
 8006a78:	682b      	ldr	r3, [r5, #0]
 8006a7a:	b103      	cbz	r3, 8006a7e <_close_r+0x1a>
 8006a7c:	6023      	str	r3, [r4, #0]
 8006a7e:	bd38      	pop	{r3, r4, r5, pc}
 8006a80:	200005d0 	.word	0x200005d0

08006a84 <_lseek_r>:
 8006a84:	b538      	push	{r3, r4, r5, lr}
 8006a86:	4d07      	ldr	r5, [pc, #28]	@ (8006aa4 <_lseek_r+0x20>)
 8006a88:	4604      	mov	r4, r0
 8006a8a:	4608      	mov	r0, r1
 8006a8c:	4611      	mov	r1, r2
 8006a8e:	2200      	movs	r2, #0
 8006a90:	602a      	str	r2, [r5, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	f7fa fdad 	bl	80015f2 <_lseek>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d102      	bne.n	8006aa2 <_lseek_r+0x1e>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	b103      	cbz	r3, 8006aa2 <_lseek_r+0x1e>
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	bd38      	pop	{r3, r4, r5, pc}
 8006aa4:	200005d0 	.word	0x200005d0

08006aa8 <_read_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4d07      	ldr	r5, [pc, #28]	@ (8006ac8 <_read_r+0x20>)
 8006aac:	4604      	mov	r4, r0
 8006aae:	4608      	mov	r0, r1
 8006ab0:	4611      	mov	r1, r2
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	602a      	str	r2, [r5, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f7fa fd3b 	bl	8001532 <_read>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d102      	bne.n	8006ac6 <_read_r+0x1e>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b103      	cbz	r3, 8006ac6 <_read_r+0x1e>
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	200005d0 	.word	0x200005d0

08006acc <_write_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4d07      	ldr	r5, [pc, #28]	@ (8006aec <_write_r+0x20>)
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	602a      	str	r2, [r5, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	f7fa fd46 	bl	800156c <_write>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_write_r+0x1e>
 8006ae4:	682b      	ldr	r3, [r5, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_write_r+0x1e>
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	200005d0 	.word	0x200005d0

08006af0 <__errno>:
 8006af0:	4b01      	ldr	r3, [pc, #4]	@ (8006af8 <__errno+0x8>)
 8006af2:	6818      	ldr	r0, [r3, #0]
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	20000018 	.word	0x20000018

08006afc <__libc_init_array>:
 8006afc:	b570      	push	{r4, r5, r6, lr}
 8006afe:	4d0d      	ldr	r5, [pc, #52]	@ (8006b34 <__libc_init_array+0x38>)
 8006b00:	4c0d      	ldr	r4, [pc, #52]	@ (8006b38 <__libc_init_array+0x3c>)
 8006b02:	1b64      	subs	r4, r4, r5
 8006b04:	10a4      	asrs	r4, r4, #2
 8006b06:	2600      	movs	r6, #0
 8006b08:	42a6      	cmp	r6, r4
 8006b0a:	d109      	bne.n	8006b20 <__libc_init_array+0x24>
 8006b0c:	4d0b      	ldr	r5, [pc, #44]	@ (8006b3c <__libc_init_array+0x40>)
 8006b0e:	4c0c      	ldr	r4, [pc, #48]	@ (8006b40 <__libc_init_array+0x44>)
 8006b10:	f001 fe30 	bl	8008774 <_init>
 8006b14:	1b64      	subs	r4, r4, r5
 8006b16:	10a4      	asrs	r4, r4, #2
 8006b18:	2600      	movs	r6, #0
 8006b1a:	42a6      	cmp	r6, r4
 8006b1c:	d105      	bne.n	8006b2a <__libc_init_array+0x2e>
 8006b1e:	bd70      	pop	{r4, r5, r6, pc}
 8006b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b24:	4798      	blx	r3
 8006b26:	3601      	adds	r6, #1
 8006b28:	e7ee      	b.n	8006b08 <__libc_init_array+0xc>
 8006b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b2e:	4798      	blx	r3
 8006b30:	3601      	adds	r6, #1
 8006b32:	e7f2      	b.n	8006b1a <__libc_init_array+0x1e>
 8006b34:	08008bfc 	.word	0x08008bfc
 8006b38:	08008bfc 	.word	0x08008bfc
 8006b3c:	08008bfc 	.word	0x08008bfc
 8006b40:	08008c00 	.word	0x08008c00

08006b44 <__retarget_lock_init_recursive>:
 8006b44:	4770      	bx	lr

08006b46 <__retarget_lock_acquire_recursive>:
 8006b46:	4770      	bx	lr

08006b48 <__retarget_lock_release_recursive>:
 8006b48:	4770      	bx	lr

08006b4a <quorem>:
 8006b4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4e:	6903      	ldr	r3, [r0, #16]
 8006b50:	690c      	ldr	r4, [r1, #16]
 8006b52:	42a3      	cmp	r3, r4
 8006b54:	4607      	mov	r7, r0
 8006b56:	db7e      	blt.n	8006c56 <quorem+0x10c>
 8006b58:	3c01      	subs	r4, #1
 8006b5a:	f101 0814 	add.w	r8, r1, #20
 8006b5e:	00a3      	lsls	r3, r4, #2
 8006b60:	f100 0514 	add.w	r5, r0, #20
 8006b64:	9300      	str	r3, [sp, #0]
 8006b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b6a:	9301      	str	r3, [sp, #4]
 8006b6c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b74:	3301      	adds	r3, #1
 8006b76:	429a      	cmp	r2, r3
 8006b78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b80:	d32e      	bcc.n	8006be0 <quorem+0x96>
 8006b82:	f04f 0a00 	mov.w	sl, #0
 8006b86:	46c4      	mov	ip, r8
 8006b88:	46ae      	mov	lr, r5
 8006b8a:	46d3      	mov	fp, sl
 8006b8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b90:	b298      	uxth	r0, r3
 8006b92:	fb06 a000 	mla	r0, r6, r0, sl
 8006b96:	0c02      	lsrs	r2, r0, #16
 8006b98:	0c1b      	lsrs	r3, r3, #16
 8006b9a:	fb06 2303 	mla	r3, r6, r3, r2
 8006b9e:	f8de 2000 	ldr.w	r2, [lr]
 8006ba2:	b280      	uxth	r0, r0
 8006ba4:	b292      	uxth	r2, r2
 8006ba6:	1a12      	subs	r2, r2, r0
 8006ba8:	445a      	add	r2, fp
 8006baa:	f8de 0000 	ldr.w	r0, [lr]
 8006bae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bb8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bbc:	b292      	uxth	r2, r2
 8006bbe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bc2:	45e1      	cmp	r9, ip
 8006bc4:	f84e 2b04 	str.w	r2, [lr], #4
 8006bc8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bcc:	d2de      	bcs.n	8006b8c <quorem+0x42>
 8006bce:	9b00      	ldr	r3, [sp, #0]
 8006bd0:	58eb      	ldr	r3, [r5, r3]
 8006bd2:	b92b      	cbnz	r3, 8006be0 <quorem+0x96>
 8006bd4:	9b01      	ldr	r3, [sp, #4]
 8006bd6:	3b04      	subs	r3, #4
 8006bd8:	429d      	cmp	r5, r3
 8006bda:	461a      	mov	r2, r3
 8006bdc:	d32f      	bcc.n	8006c3e <quorem+0xf4>
 8006bde:	613c      	str	r4, [r7, #16]
 8006be0:	4638      	mov	r0, r7
 8006be2:	f001 f97f 	bl	8007ee4 <__mcmp>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	db25      	blt.n	8006c36 <quorem+0xec>
 8006bea:	4629      	mov	r1, r5
 8006bec:	2000      	movs	r0, #0
 8006bee:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bf2:	f8d1 c000 	ldr.w	ip, [r1]
 8006bf6:	fa1f fe82 	uxth.w	lr, r2
 8006bfa:	fa1f f38c 	uxth.w	r3, ip
 8006bfe:	eba3 030e 	sub.w	r3, r3, lr
 8006c02:	4403      	add	r3, r0
 8006c04:	0c12      	lsrs	r2, r2, #16
 8006c06:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c0a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c14:	45c1      	cmp	r9, r8
 8006c16:	f841 3b04 	str.w	r3, [r1], #4
 8006c1a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c1e:	d2e6      	bcs.n	8006bee <quorem+0xa4>
 8006c20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c28:	b922      	cbnz	r2, 8006c34 <quorem+0xea>
 8006c2a:	3b04      	subs	r3, #4
 8006c2c:	429d      	cmp	r5, r3
 8006c2e:	461a      	mov	r2, r3
 8006c30:	d30b      	bcc.n	8006c4a <quorem+0x100>
 8006c32:	613c      	str	r4, [r7, #16]
 8006c34:	3601      	adds	r6, #1
 8006c36:	4630      	mov	r0, r6
 8006c38:	b003      	add	sp, #12
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3e:	6812      	ldr	r2, [r2, #0]
 8006c40:	3b04      	subs	r3, #4
 8006c42:	2a00      	cmp	r2, #0
 8006c44:	d1cb      	bne.n	8006bde <quorem+0x94>
 8006c46:	3c01      	subs	r4, #1
 8006c48:	e7c6      	b.n	8006bd8 <quorem+0x8e>
 8006c4a:	6812      	ldr	r2, [r2, #0]
 8006c4c:	3b04      	subs	r3, #4
 8006c4e:	2a00      	cmp	r2, #0
 8006c50:	d1ef      	bne.n	8006c32 <quorem+0xe8>
 8006c52:	3c01      	subs	r4, #1
 8006c54:	e7ea      	b.n	8006c2c <quorem+0xe2>
 8006c56:	2000      	movs	r0, #0
 8006c58:	e7ee      	b.n	8006c38 <quorem+0xee>
 8006c5a:	0000      	movs	r0, r0
 8006c5c:	0000      	movs	r0, r0
	...

08006c60 <_dtoa_r>:
 8006c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c64:	69c7      	ldr	r7, [r0, #28]
 8006c66:	b097      	sub	sp, #92	@ 0x5c
 8006c68:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c6c:	ec55 4b10 	vmov	r4, r5, d0
 8006c70:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c72:	9107      	str	r1, [sp, #28]
 8006c74:	4681      	mov	r9, r0
 8006c76:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c78:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c7a:	b97f      	cbnz	r7, 8006c9c <_dtoa_r+0x3c>
 8006c7c:	2010      	movs	r0, #16
 8006c7e:	f000 fe09 	bl	8007894 <malloc>
 8006c82:	4602      	mov	r2, r0
 8006c84:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c88:	b920      	cbnz	r0, 8006c94 <_dtoa_r+0x34>
 8006c8a:	4ba9      	ldr	r3, [pc, #676]	@ (8006f30 <_dtoa_r+0x2d0>)
 8006c8c:	21ef      	movs	r1, #239	@ 0xef
 8006c8e:	48a9      	ldr	r0, [pc, #676]	@ (8006f34 <_dtoa_r+0x2d4>)
 8006c90:	f001 fcc0 	bl	8008614 <__assert_func>
 8006c94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c98:	6007      	str	r7, [r0, #0]
 8006c9a:	60c7      	str	r7, [r0, #12]
 8006c9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ca0:	6819      	ldr	r1, [r3, #0]
 8006ca2:	b159      	cbz	r1, 8006cbc <_dtoa_r+0x5c>
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	604a      	str	r2, [r1, #4]
 8006ca8:	2301      	movs	r3, #1
 8006caa:	4093      	lsls	r3, r2
 8006cac:	608b      	str	r3, [r1, #8]
 8006cae:	4648      	mov	r0, r9
 8006cb0:	f000 fee6 	bl	8007a80 <_Bfree>
 8006cb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]
 8006cbc:	1e2b      	subs	r3, r5, #0
 8006cbe:	bfb9      	ittee	lt
 8006cc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006cc4:	9305      	strlt	r3, [sp, #20]
 8006cc6:	2300      	movge	r3, #0
 8006cc8:	6033      	strge	r3, [r6, #0]
 8006cca:	9f05      	ldr	r7, [sp, #20]
 8006ccc:	4b9a      	ldr	r3, [pc, #616]	@ (8006f38 <_dtoa_r+0x2d8>)
 8006cce:	bfbc      	itt	lt
 8006cd0:	2201      	movlt	r2, #1
 8006cd2:	6032      	strlt	r2, [r6, #0]
 8006cd4:	43bb      	bics	r3, r7
 8006cd6:	d112      	bne.n	8006cfe <_dtoa_r+0x9e>
 8006cd8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006cda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cde:	6013      	str	r3, [r2, #0]
 8006ce0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ce4:	4323      	orrs	r3, r4
 8006ce6:	f000 855a 	beq.w	800779e <_dtoa_r+0xb3e>
 8006cea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f4c <_dtoa_r+0x2ec>
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f000 855c 	beq.w	80077ae <_dtoa_r+0xb4e>
 8006cf6:	f10a 0303 	add.w	r3, sl, #3
 8006cfa:	f000 bd56 	b.w	80077aa <_dtoa_r+0xb4a>
 8006cfe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006d02:	2200      	movs	r2, #0
 8006d04:	ec51 0b17 	vmov	r0, r1, d7
 8006d08:	2300      	movs	r3, #0
 8006d0a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006d0e:	f7f9 ff03 	bl	8000b18 <__aeabi_dcmpeq>
 8006d12:	4680      	mov	r8, r0
 8006d14:	b158      	cbz	r0, 8006d2e <_dtoa_r+0xce>
 8006d16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d18:	2301      	movs	r3, #1
 8006d1a:	6013      	str	r3, [r2, #0]
 8006d1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d1e:	b113      	cbz	r3, 8006d26 <_dtoa_r+0xc6>
 8006d20:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d22:	4b86      	ldr	r3, [pc, #536]	@ (8006f3c <_dtoa_r+0x2dc>)
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f50 <_dtoa_r+0x2f0>
 8006d2a:	f000 bd40 	b.w	80077ae <_dtoa_r+0xb4e>
 8006d2e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d32:	aa14      	add	r2, sp, #80	@ 0x50
 8006d34:	a915      	add	r1, sp, #84	@ 0x54
 8006d36:	4648      	mov	r0, r9
 8006d38:	f001 f984 	bl	8008044 <__d2b>
 8006d3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d40:	9002      	str	r0, [sp, #8]
 8006d42:	2e00      	cmp	r6, #0
 8006d44:	d078      	beq.n	8006e38 <_dtoa_r+0x1d8>
 8006d46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d48:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d60:	4619      	mov	r1, r3
 8006d62:	2200      	movs	r2, #0
 8006d64:	4b76      	ldr	r3, [pc, #472]	@ (8006f40 <_dtoa_r+0x2e0>)
 8006d66:	f7f9 fab7 	bl	80002d8 <__aeabi_dsub>
 8006d6a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f18 <_dtoa_r+0x2b8>)
 8006d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d70:	f7f9 fc6a 	bl	8000648 <__aeabi_dmul>
 8006d74:	a36a      	add	r3, pc, #424	@ (adr r3, 8006f20 <_dtoa_r+0x2c0>)
 8006d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7a:	f7f9 faaf 	bl	80002dc <__adddf3>
 8006d7e:	4604      	mov	r4, r0
 8006d80:	4630      	mov	r0, r6
 8006d82:	460d      	mov	r5, r1
 8006d84:	f7f9 fbf6 	bl	8000574 <__aeabi_i2d>
 8006d88:	a367      	add	r3, pc, #412	@ (adr r3, 8006f28 <_dtoa_r+0x2c8>)
 8006d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8e:	f7f9 fc5b 	bl	8000648 <__aeabi_dmul>
 8006d92:	4602      	mov	r2, r0
 8006d94:	460b      	mov	r3, r1
 8006d96:	4620      	mov	r0, r4
 8006d98:	4629      	mov	r1, r5
 8006d9a:	f7f9 fa9f 	bl	80002dc <__adddf3>
 8006d9e:	4604      	mov	r4, r0
 8006da0:	460d      	mov	r5, r1
 8006da2:	f7f9 ff01 	bl	8000ba8 <__aeabi_d2iz>
 8006da6:	2200      	movs	r2, #0
 8006da8:	4607      	mov	r7, r0
 8006daa:	2300      	movs	r3, #0
 8006dac:	4620      	mov	r0, r4
 8006dae:	4629      	mov	r1, r5
 8006db0:	f7f9 febc 	bl	8000b2c <__aeabi_dcmplt>
 8006db4:	b140      	cbz	r0, 8006dc8 <_dtoa_r+0x168>
 8006db6:	4638      	mov	r0, r7
 8006db8:	f7f9 fbdc 	bl	8000574 <__aeabi_i2d>
 8006dbc:	4622      	mov	r2, r4
 8006dbe:	462b      	mov	r3, r5
 8006dc0:	f7f9 feaa 	bl	8000b18 <__aeabi_dcmpeq>
 8006dc4:	b900      	cbnz	r0, 8006dc8 <_dtoa_r+0x168>
 8006dc6:	3f01      	subs	r7, #1
 8006dc8:	2f16      	cmp	r7, #22
 8006dca:	d852      	bhi.n	8006e72 <_dtoa_r+0x212>
 8006dcc:	4b5d      	ldr	r3, [pc, #372]	@ (8006f44 <_dtoa_r+0x2e4>)
 8006dce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006dda:	f7f9 fea7 	bl	8000b2c <__aeabi_dcmplt>
 8006dde:	2800      	cmp	r0, #0
 8006de0:	d049      	beq.n	8006e76 <_dtoa_r+0x216>
 8006de2:	3f01      	subs	r7, #1
 8006de4:	2300      	movs	r3, #0
 8006de6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006de8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dea:	1b9b      	subs	r3, r3, r6
 8006dec:	1e5a      	subs	r2, r3, #1
 8006dee:	bf45      	ittet	mi
 8006df0:	f1c3 0301 	rsbmi	r3, r3, #1
 8006df4:	9300      	strmi	r3, [sp, #0]
 8006df6:	2300      	movpl	r3, #0
 8006df8:	2300      	movmi	r3, #0
 8006dfa:	9206      	str	r2, [sp, #24]
 8006dfc:	bf54      	ite	pl
 8006dfe:	9300      	strpl	r3, [sp, #0]
 8006e00:	9306      	strmi	r3, [sp, #24]
 8006e02:	2f00      	cmp	r7, #0
 8006e04:	db39      	blt.n	8006e7a <_dtoa_r+0x21a>
 8006e06:	9b06      	ldr	r3, [sp, #24]
 8006e08:	970d      	str	r7, [sp, #52]	@ 0x34
 8006e0a:	443b      	add	r3, r7
 8006e0c:	9306      	str	r3, [sp, #24]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	9308      	str	r3, [sp, #32]
 8006e12:	9b07      	ldr	r3, [sp, #28]
 8006e14:	2b09      	cmp	r3, #9
 8006e16:	d863      	bhi.n	8006ee0 <_dtoa_r+0x280>
 8006e18:	2b05      	cmp	r3, #5
 8006e1a:	bfc4      	itt	gt
 8006e1c:	3b04      	subgt	r3, #4
 8006e1e:	9307      	strgt	r3, [sp, #28]
 8006e20:	9b07      	ldr	r3, [sp, #28]
 8006e22:	f1a3 0302 	sub.w	r3, r3, #2
 8006e26:	bfcc      	ite	gt
 8006e28:	2400      	movgt	r4, #0
 8006e2a:	2401      	movle	r4, #1
 8006e2c:	2b03      	cmp	r3, #3
 8006e2e:	d863      	bhi.n	8006ef8 <_dtoa_r+0x298>
 8006e30:	e8df f003 	tbb	[pc, r3]
 8006e34:	2b375452 	.word	0x2b375452
 8006e38:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e3c:	441e      	add	r6, r3
 8006e3e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e42:	2b20      	cmp	r3, #32
 8006e44:	bfc1      	itttt	gt
 8006e46:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e4a:	409f      	lslgt	r7, r3
 8006e4c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e50:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e54:	bfd6      	itet	le
 8006e56:	f1c3 0320 	rsble	r3, r3, #32
 8006e5a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e5e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e62:	f7f9 fb77 	bl	8000554 <__aeabi_ui2d>
 8006e66:	2201      	movs	r2, #1
 8006e68:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e6c:	3e01      	subs	r6, #1
 8006e6e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e70:	e776      	b.n	8006d60 <_dtoa_r+0x100>
 8006e72:	2301      	movs	r3, #1
 8006e74:	e7b7      	b.n	8006de6 <_dtoa_r+0x186>
 8006e76:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e78:	e7b6      	b.n	8006de8 <_dtoa_r+0x188>
 8006e7a:	9b00      	ldr	r3, [sp, #0]
 8006e7c:	1bdb      	subs	r3, r3, r7
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	427b      	negs	r3, r7
 8006e82:	9308      	str	r3, [sp, #32]
 8006e84:	2300      	movs	r3, #0
 8006e86:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e88:	e7c3      	b.n	8006e12 <_dtoa_r+0x1b2>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e90:	eb07 0b03 	add.w	fp, r7, r3
 8006e94:	f10b 0301 	add.w	r3, fp, #1
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	9303      	str	r3, [sp, #12]
 8006e9c:	bfb8      	it	lt
 8006e9e:	2301      	movlt	r3, #1
 8006ea0:	e006      	b.n	8006eb0 <_dtoa_r+0x250>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	dd28      	ble.n	8006efe <_dtoa_r+0x29e>
 8006eac:	469b      	mov	fp, r3
 8006eae:	9303      	str	r3, [sp, #12]
 8006eb0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	2204      	movs	r2, #4
 8006eb8:	f102 0514 	add.w	r5, r2, #20
 8006ebc:	429d      	cmp	r5, r3
 8006ebe:	d926      	bls.n	8006f0e <_dtoa_r+0x2ae>
 8006ec0:	6041      	str	r1, [r0, #4]
 8006ec2:	4648      	mov	r0, r9
 8006ec4:	f000 fd9c 	bl	8007a00 <_Balloc>
 8006ec8:	4682      	mov	sl, r0
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	d142      	bne.n	8006f54 <_dtoa_r+0x2f4>
 8006ece:	4b1e      	ldr	r3, [pc, #120]	@ (8006f48 <_dtoa_r+0x2e8>)
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ed6:	e6da      	b.n	8006c8e <_dtoa_r+0x2e>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e7e3      	b.n	8006ea4 <_dtoa_r+0x244>
 8006edc:	2300      	movs	r3, #0
 8006ede:	e7d5      	b.n	8006e8c <_dtoa_r+0x22c>
 8006ee0:	2401      	movs	r4, #1
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	9307      	str	r3, [sp, #28]
 8006ee6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006ee8:	f04f 3bff 	mov.w	fp, #4294967295
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ef2:	2312      	movs	r3, #18
 8006ef4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ef6:	e7db      	b.n	8006eb0 <_dtoa_r+0x250>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006efc:	e7f4      	b.n	8006ee8 <_dtoa_r+0x288>
 8006efe:	f04f 0b01 	mov.w	fp, #1
 8006f02:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f06:	465b      	mov	r3, fp
 8006f08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006f0c:	e7d0      	b.n	8006eb0 <_dtoa_r+0x250>
 8006f0e:	3101      	adds	r1, #1
 8006f10:	0052      	lsls	r2, r2, #1
 8006f12:	e7d1      	b.n	8006eb8 <_dtoa_r+0x258>
 8006f14:	f3af 8000 	nop.w
 8006f18:	636f4361 	.word	0x636f4361
 8006f1c:	3fd287a7 	.word	0x3fd287a7
 8006f20:	8b60c8b3 	.word	0x8b60c8b3
 8006f24:	3fc68a28 	.word	0x3fc68a28
 8006f28:	509f79fb 	.word	0x509f79fb
 8006f2c:	3fd34413 	.word	0x3fd34413
 8006f30:	080088c1 	.word	0x080088c1
 8006f34:	080088d8 	.word	0x080088d8
 8006f38:	7ff00000 	.word	0x7ff00000
 8006f3c:	08008891 	.word	0x08008891
 8006f40:	3ff80000 	.word	0x3ff80000
 8006f44:	08008a28 	.word	0x08008a28
 8006f48:	08008930 	.word	0x08008930
 8006f4c:	080088bd 	.word	0x080088bd
 8006f50:	08008890 	.word	0x08008890
 8006f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f58:	6018      	str	r0, [r3, #0]
 8006f5a:	9b03      	ldr	r3, [sp, #12]
 8006f5c:	2b0e      	cmp	r3, #14
 8006f5e:	f200 80a1 	bhi.w	80070a4 <_dtoa_r+0x444>
 8006f62:	2c00      	cmp	r4, #0
 8006f64:	f000 809e 	beq.w	80070a4 <_dtoa_r+0x444>
 8006f68:	2f00      	cmp	r7, #0
 8006f6a:	dd33      	ble.n	8006fd4 <_dtoa_r+0x374>
 8006f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80071e0 <_dtoa_r+0x580>)
 8006f6e:	f007 020f 	and.w	r2, r7, #15
 8006f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f76:	ed93 7b00 	vldr	d7, [r3]
 8006f7a:	05f8      	lsls	r0, r7, #23
 8006f7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f84:	d516      	bpl.n	8006fb4 <_dtoa_r+0x354>
 8006f86:	4b97      	ldr	r3, [pc, #604]	@ (80071e4 <_dtoa_r+0x584>)
 8006f88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f90:	f7f9 fc84 	bl	800089c <__aeabi_ddiv>
 8006f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f98:	f004 040f 	and.w	r4, r4, #15
 8006f9c:	2603      	movs	r6, #3
 8006f9e:	4d91      	ldr	r5, [pc, #580]	@ (80071e4 <_dtoa_r+0x584>)
 8006fa0:	b954      	cbnz	r4, 8006fb8 <_dtoa_r+0x358>
 8006fa2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006faa:	f7f9 fc77 	bl	800089c <__aeabi_ddiv>
 8006fae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fb2:	e028      	b.n	8007006 <_dtoa_r+0x3a6>
 8006fb4:	2602      	movs	r6, #2
 8006fb6:	e7f2      	b.n	8006f9e <_dtoa_r+0x33e>
 8006fb8:	07e1      	lsls	r1, r4, #31
 8006fba:	d508      	bpl.n	8006fce <_dtoa_r+0x36e>
 8006fbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006fc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fc4:	f7f9 fb40 	bl	8000648 <__aeabi_dmul>
 8006fc8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006fcc:	3601      	adds	r6, #1
 8006fce:	1064      	asrs	r4, r4, #1
 8006fd0:	3508      	adds	r5, #8
 8006fd2:	e7e5      	b.n	8006fa0 <_dtoa_r+0x340>
 8006fd4:	f000 80af 	beq.w	8007136 <_dtoa_r+0x4d6>
 8006fd8:	427c      	negs	r4, r7
 8006fda:	4b81      	ldr	r3, [pc, #516]	@ (80071e0 <_dtoa_r+0x580>)
 8006fdc:	4d81      	ldr	r5, [pc, #516]	@ (80071e4 <_dtoa_r+0x584>)
 8006fde:	f004 020f 	and.w	r2, r4, #15
 8006fe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fee:	f7f9 fb2b 	bl	8000648 <__aeabi_dmul>
 8006ff2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ff6:	1124      	asrs	r4, r4, #4
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	2602      	movs	r6, #2
 8006ffc:	2c00      	cmp	r4, #0
 8006ffe:	f040 808f 	bne.w	8007120 <_dtoa_r+0x4c0>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1d3      	bne.n	8006fae <_dtoa_r+0x34e>
 8007006:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007008:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8094 	beq.w	800713a <_dtoa_r+0x4da>
 8007012:	4b75      	ldr	r3, [pc, #468]	@ (80071e8 <_dtoa_r+0x588>)
 8007014:	2200      	movs	r2, #0
 8007016:	4620      	mov	r0, r4
 8007018:	4629      	mov	r1, r5
 800701a:	f7f9 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800701e:	2800      	cmp	r0, #0
 8007020:	f000 808b 	beq.w	800713a <_dtoa_r+0x4da>
 8007024:	9b03      	ldr	r3, [sp, #12]
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 8087 	beq.w	800713a <_dtoa_r+0x4da>
 800702c:	f1bb 0f00 	cmp.w	fp, #0
 8007030:	dd34      	ble.n	800709c <_dtoa_r+0x43c>
 8007032:	4620      	mov	r0, r4
 8007034:	4b6d      	ldr	r3, [pc, #436]	@ (80071ec <_dtoa_r+0x58c>)
 8007036:	2200      	movs	r2, #0
 8007038:	4629      	mov	r1, r5
 800703a:	f7f9 fb05 	bl	8000648 <__aeabi_dmul>
 800703e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007042:	f107 38ff 	add.w	r8, r7, #4294967295
 8007046:	3601      	adds	r6, #1
 8007048:	465c      	mov	r4, fp
 800704a:	4630      	mov	r0, r6
 800704c:	f7f9 fa92 	bl	8000574 <__aeabi_i2d>
 8007050:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007054:	f7f9 faf8 	bl	8000648 <__aeabi_dmul>
 8007058:	4b65      	ldr	r3, [pc, #404]	@ (80071f0 <_dtoa_r+0x590>)
 800705a:	2200      	movs	r2, #0
 800705c:	f7f9 f93e 	bl	80002dc <__adddf3>
 8007060:	4605      	mov	r5, r0
 8007062:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007066:	2c00      	cmp	r4, #0
 8007068:	d16a      	bne.n	8007140 <_dtoa_r+0x4e0>
 800706a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800706e:	4b61      	ldr	r3, [pc, #388]	@ (80071f4 <_dtoa_r+0x594>)
 8007070:	2200      	movs	r2, #0
 8007072:	f7f9 f931 	bl	80002d8 <__aeabi_dsub>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800707e:	462a      	mov	r2, r5
 8007080:	4633      	mov	r3, r6
 8007082:	f7f9 fd71 	bl	8000b68 <__aeabi_dcmpgt>
 8007086:	2800      	cmp	r0, #0
 8007088:	f040 8298 	bne.w	80075bc <_dtoa_r+0x95c>
 800708c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007090:	462a      	mov	r2, r5
 8007092:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007096:	f7f9 fd49 	bl	8000b2c <__aeabi_dcmplt>
 800709a:	bb38      	cbnz	r0, 80070ec <_dtoa_r+0x48c>
 800709c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80070a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f2c0 8157 	blt.w	800735a <_dtoa_r+0x6fa>
 80070ac:	2f0e      	cmp	r7, #14
 80070ae:	f300 8154 	bgt.w	800735a <_dtoa_r+0x6fa>
 80070b2:	4b4b      	ldr	r3, [pc, #300]	@ (80071e0 <_dtoa_r+0x580>)
 80070b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070b8:	ed93 7b00 	vldr	d7, [r3]
 80070bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070be:	2b00      	cmp	r3, #0
 80070c0:	ed8d 7b00 	vstr	d7, [sp]
 80070c4:	f280 80e5 	bge.w	8007292 <_dtoa_r+0x632>
 80070c8:	9b03      	ldr	r3, [sp, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f300 80e1 	bgt.w	8007292 <_dtoa_r+0x632>
 80070d0:	d10c      	bne.n	80070ec <_dtoa_r+0x48c>
 80070d2:	4b48      	ldr	r3, [pc, #288]	@ (80071f4 <_dtoa_r+0x594>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	ec51 0b17 	vmov	r0, r1, d7
 80070da:	f7f9 fab5 	bl	8000648 <__aeabi_dmul>
 80070de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e2:	f7f9 fd37 	bl	8000b54 <__aeabi_dcmpge>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f000 8266 	beq.w	80075b8 <_dtoa_r+0x958>
 80070ec:	2400      	movs	r4, #0
 80070ee:	4625      	mov	r5, r4
 80070f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070f2:	4656      	mov	r6, sl
 80070f4:	ea6f 0803 	mvn.w	r8, r3
 80070f8:	2700      	movs	r7, #0
 80070fa:	4621      	mov	r1, r4
 80070fc:	4648      	mov	r0, r9
 80070fe:	f000 fcbf 	bl	8007a80 <_Bfree>
 8007102:	2d00      	cmp	r5, #0
 8007104:	f000 80bd 	beq.w	8007282 <_dtoa_r+0x622>
 8007108:	b12f      	cbz	r7, 8007116 <_dtoa_r+0x4b6>
 800710a:	42af      	cmp	r7, r5
 800710c:	d003      	beq.n	8007116 <_dtoa_r+0x4b6>
 800710e:	4639      	mov	r1, r7
 8007110:	4648      	mov	r0, r9
 8007112:	f000 fcb5 	bl	8007a80 <_Bfree>
 8007116:	4629      	mov	r1, r5
 8007118:	4648      	mov	r0, r9
 800711a:	f000 fcb1 	bl	8007a80 <_Bfree>
 800711e:	e0b0      	b.n	8007282 <_dtoa_r+0x622>
 8007120:	07e2      	lsls	r2, r4, #31
 8007122:	d505      	bpl.n	8007130 <_dtoa_r+0x4d0>
 8007124:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007128:	f7f9 fa8e 	bl	8000648 <__aeabi_dmul>
 800712c:	3601      	adds	r6, #1
 800712e:	2301      	movs	r3, #1
 8007130:	1064      	asrs	r4, r4, #1
 8007132:	3508      	adds	r5, #8
 8007134:	e762      	b.n	8006ffc <_dtoa_r+0x39c>
 8007136:	2602      	movs	r6, #2
 8007138:	e765      	b.n	8007006 <_dtoa_r+0x3a6>
 800713a:	9c03      	ldr	r4, [sp, #12]
 800713c:	46b8      	mov	r8, r7
 800713e:	e784      	b.n	800704a <_dtoa_r+0x3ea>
 8007140:	4b27      	ldr	r3, [pc, #156]	@ (80071e0 <_dtoa_r+0x580>)
 8007142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007144:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007148:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800714c:	4454      	add	r4, sl
 800714e:	2900      	cmp	r1, #0
 8007150:	d054      	beq.n	80071fc <_dtoa_r+0x59c>
 8007152:	4929      	ldr	r1, [pc, #164]	@ (80071f8 <_dtoa_r+0x598>)
 8007154:	2000      	movs	r0, #0
 8007156:	f7f9 fba1 	bl	800089c <__aeabi_ddiv>
 800715a:	4633      	mov	r3, r6
 800715c:	462a      	mov	r2, r5
 800715e:	f7f9 f8bb 	bl	80002d8 <__aeabi_dsub>
 8007162:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007166:	4656      	mov	r6, sl
 8007168:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800716c:	f7f9 fd1c 	bl	8000ba8 <__aeabi_d2iz>
 8007170:	4605      	mov	r5, r0
 8007172:	f7f9 f9ff 	bl	8000574 <__aeabi_i2d>
 8007176:	4602      	mov	r2, r0
 8007178:	460b      	mov	r3, r1
 800717a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800717e:	f7f9 f8ab 	bl	80002d8 <__aeabi_dsub>
 8007182:	3530      	adds	r5, #48	@ 0x30
 8007184:	4602      	mov	r2, r0
 8007186:	460b      	mov	r3, r1
 8007188:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800718c:	f806 5b01 	strb.w	r5, [r6], #1
 8007190:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007194:	f7f9 fcca 	bl	8000b2c <__aeabi_dcmplt>
 8007198:	2800      	cmp	r0, #0
 800719a:	d172      	bne.n	8007282 <_dtoa_r+0x622>
 800719c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071a0:	4911      	ldr	r1, [pc, #68]	@ (80071e8 <_dtoa_r+0x588>)
 80071a2:	2000      	movs	r0, #0
 80071a4:	f7f9 f898 	bl	80002d8 <__aeabi_dsub>
 80071a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071ac:	f7f9 fcbe 	bl	8000b2c <__aeabi_dcmplt>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	f040 80b4 	bne.w	800731e <_dtoa_r+0x6be>
 80071b6:	42a6      	cmp	r6, r4
 80071b8:	f43f af70 	beq.w	800709c <_dtoa_r+0x43c>
 80071bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80071c0:	4b0a      	ldr	r3, [pc, #40]	@ (80071ec <_dtoa_r+0x58c>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	f7f9 fa40 	bl	8000648 <__aeabi_dmul>
 80071c8:	4b08      	ldr	r3, [pc, #32]	@ (80071ec <_dtoa_r+0x58c>)
 80071ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071ce:	2200      	movs	r2, #0
 80071d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071d4:	f7f9 fa38 	bl	8000648 <__aeabi_dmul>
 80071d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071dc:	e7c4      	b.n	8007168 <_dtoa_r+0x508>
 80071de:	bf00      	nop
 80071e0:	08008a28 	.word	0x08008a28
 80071e4:	08008a00 	.word	0x08008a00
 80071e8:	3ff00000 	.word	0x3ff00000
 80071ec:	40240000 	.word	0x40240000
 80071f0:	401c0000 	.word	0x401c0000
 80071f4:	40140000 	.word	0x40140000
 80071f8:	3fe00000 	.word	0x3fe00000
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	f7f9 fa22 	bl	8000648 <__aeabi_dmul>
 8007204:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007208:	9413      	str	r4, [sp, #76]	@ 0x4c
 800720a:	4656      	mov	r6, sl
 800720c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007210:	f7f9 fcca 	bl	8000ba8 <__aeabi_d2iz>
 8007214:	4605      	mov	r5, r0
 8007216:	f7f9 f9ad 	bl	8000574 <__aeabi_i2d>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007222:	f7f9 f859 	bl	80002d8 <__aeabi_dsub>
 8007226:	3530      	adds	r5, #48	@ 0x30
 8007228:	f806 5b01 	strb.w	r5, [r6], #1
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	42a6      	cmp	r6, r4
 8007232:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007236:	f04f 0200 	mov.w	r2, #0
 800723a:	d124      	bne.n	8007286 <_dtoa_r+0x626>
 800723c:	4baf      	ldr	r3, [pc, #700]	@ (80074fc <_dtoa_r+0x89c>)
 800723e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007242:	f7f9 f84b 	bl	80002dc <__adddf3>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800724e:	f7f9 fc8b 	bl	8000b68 <__aeabi_dcmpgt>
 8007252:	2800      	cmp	r0, #0
 8007254:	d163      	bne.n	800731e <_dtoa_r+0x6be>
 8007256:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800725a:	49a8      	ldr	r1, [pc, #672]	@ (80074fc <_dtoa_r+0x89c>)
 800725c:	2000      	movs	r0, #0
 800725e:	f7f9 f83b 	bl	80002d8 <__aeabi_dsub>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800726a:	f7f9 fc5f 	bl	8000b2c <__aeabi_dcmplt>
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f af14 	beq.w	800709c <_dtoa_r+0x43c>
 8007274:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007276:	1e73      	subs	r3, r6, #1
 8007278:	9313      	str	r3, [sp, #76]	@ 0x4c
 800727a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800727e:	2b30      	cmp	r3, #48	@ 0x30
 8007280:	d0f8      	beq.n	8007274 <_dtoa_r+0x614>
 8007282:	4647      	mov	r7, r8
 8007284:	e03b      	b.n	80072fe <_dtoa_r+0x69e>
 8007286:	4b9e      	ldr	r3, [pc, #632]	@ (8007500 <_dtoa_r+0x8a0>)
 8007288:	f7f9 f9de 	bl	8000648 <__aeabi_dmul>
 800728c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007290:	e7bc      	b.n	800720c <_dtoa_r+0x5ac>
 8007292:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007296:	4656      	mov	r6, sl
 8007298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800729c:	4620      	mov	r0, r4
 800729e:	4629      	mov	r1, r5
 80072a0:	f7f9 fafc 	bl	800089c <__aeabi_ddiv>
 80072a4:	f7f9 fc80 	bl	8000ba8 <__aeabi_d2iz>
 80072a8:	4680      	mov	r8, r0
 80072aa:	f7f9 f963 	bl	8000574 <__aeabi_i2d>
 80072ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b2:	f7f9 f9c9 	bl	8000648 <__aeabi_dmul>
 80072b6:	4602      	mov	r2, r0
 80072b8:	460b      	mov	r3, r1
 80072ba:	4620      	mov	r0, r4
 80072bc:	4629      	mov	r1, r5
 80072be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80072c2:	f7f9 f809 	bl	80002d8 <__aeabi_dsub>
 80072c6:	f806 4b01 	strb.w	r4, [r6], #1
 80072ca:	9d03      	ldr	r5, [sp, #12]
 80072cc:	eba6 040a 	sub.w	r4, r6, sl
 80072d0:	42a5      	cmp	r5, r4
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	d133      	bne.n	8007340 <_dtoa_r+0x6e0>
 80072d8:	f7f9 f800 	bl	80002dc <__adddf3>
 80072dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072e0:	4604      	mov	r4, r0
 80072e2:	460d      	mov	r5, r1
 80072e4:	f7f9 fc40 	bl	8000b68 <__aeabi_dcmpgt>
 80072e8:	b9c0      	cbnz	r0, 800731c <_dtoa_r+0x6bc>
 80072ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072ee:	4620      	mov	r0, r4
 80072f0:	4629      	mov	r1, r5
 80072f2:	f7f9 fc11 	bl	8000b18 <__aeabi_dcmpeq>
 80072f6:	b110      	cbz	r0, 80072fe <_dtoa_r+0x69e>
 80072f8:	f018 0f01 	tst.w	r8, #1
 80072fc:	d10e      	bne.n	800731c <_dtoa_r+0x6bc>
 80072fe:	9902      	ldr	r1, [sp, #8]
 8007300:	4648      	mov	r0, r9
 8007302:	f000 fbbd 	bl	8007a80 <_Bfree>
 8007306:	2300      	movs	r3, #0
 8007308:	7033      	strb	r3, [r6, #0]
 800730a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800730c:	3701      	adds	r7, #1
 800730e:	601f      	str	r7, [r3, #0]
 8007310:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 824b 	beq.w	80077ae <_dtoa_r+0xb4e>
 8007318:	601e      	str	r6, [r3, #0]
 800731a:	e248      	b.n	80077ae <_dtoa_r+0xb4e>
 800731c:	46b8      	mov	r8, r7
 800731e:	4633      	mov	r3, r6
 8007320:	461e      	mov	r6, r3
 8007322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007326:	2a39      	cmp	r2, #57	@ 0x39
 8007328:	d106      	bne.n	8007338 <_dtoa_r+0x6d8>
 800732a:	459a      	cmp	sl, r3
 800732c:	d1f8      	bne.n	8007320 <_dtoa_r+0x6c0>
 800732e:	2230      	movs	r2, #48	@ 0x30
 8007330:	f108 0801 	add.w	r8, r8, #1
 8007334:	f88a 2000 	strb.w	r2, [sl]
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	3201      	adds	r2, #1
 800733c:	701a      	strb	r2, [r3, #0]
 800733e:	e7a0      	b.n	8007282 <_dtoa_r+0x622>
 8007340:	4b6f      	ldr	r3, [pc, #444]	@ (8007500 <_dtoa_r+0x8a0>)
 8007342:	2200      	movs	r2, #0
 8007344:	f7f9 f980 	bl	8000648 <__aeabi_dmul>
 8007348:	2200      	movs	r2, #0
 800734a:	2300      	movs	r3, #0
 800734c:	4604      	mov	r4, r0
 800734e:	460d      	mov	r5, r1
 8007350:	f7f9 fbe2 	bl	8000b18 <__aeabi_dcmpeq>
 8007354:	2800      	cmp	r0, #0
 8007356:	d09f      	beq.n	8007298 <_dtoa_r+0x638>
 8007358:	e7d1      	b.n	80072fe <_dtoa_r+0x69e>
 800735a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800735c:	2a00      	cmp	r2, #0
 800735e:	f000 80ea 	beq.w	8007536 <_dtoa_r+0x8d6>
 8007362:	9a07      	ldr	r2, [sp, #28]
 8007364:	2a01      	cmp	r2, #1
 8007366:	f300 80cd 	bgt.w	8007504 <_dtoa_r+0x8a4>
 800736a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800736c:	2a00      	cmp	r2, #0
 800736e:	f000 80c1 	beq.w	80074f4 <_dtoa_r+0x894>
 8007372:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007376:	9c08      	ldr	r4, [sp, #32]
 8007378:	9e00      	ldr	r6, [sp, #0]
 800737a:	9a00      	ldr	r2, [sp, #0]
 800737c:	441a      	add	r2, r3
 800737e:	9200      	str	r2, [sp, #0]
 8007380:	9a06      	ldr	r2, [sp, #24]
 8007382:	2101      	movs	r1, #1
 8007384:	441a      	add	r2, r3
 8007386:	4648      	mov	r0, r9
 8007388:	9206      	str	r2, [sp, #24]
 800738a:	f000 fc2d 	bl	8007be8 <__i2b>
 800738e:	4605      	mov	r5, r0
 8007390:	b166      	cbz	r6, 80073ac <_dtoa_r+0x74c>
 8007392:	9b06      	ldr	r3, [sp, #24]
 8007394:	2b00      	cmp	r3, #0
 8007396:	dd09      	ble.n	80073ac <_dtoa_r+0x74c>
 8007398:	42b3      	cmp	r3, r6
 800739a:	9a00      	ldr	r2, [sp, #0]
 800739c:	bfa8      	it	ge
 800739e:	4633      	movge	r3, r6
 80073a0:	1ad2      	subs	r2, r2, r3
 80073a2:	9200      	str	r2, [sp, #0]
 80073a4:	9a06      	ldr	r2, [sp, #24]
 80073a6:	1af6      	subs	r6, r6, r3
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	9306      	str	r3, [sp, #24]
 80073ac:	9b08      	ldr	r3, [sp, #32]
 80073ae:	b30b      	cbz	r3, 80073f4 <_dtoa_r+0x794>
 80073b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f000 80c6 	beq.w	8007544 <_dtoa_r+0x8e4>
 80073b8:	2c00      	cmp	r4, #0
 80073ba:	f000 80c0 	beq.w	800753e <_dtoa_r+0x8de>
 80073be:	4629      	mov	r1, r5
 80073c0:	4622      	mov	r2, r4
 80073c2:	4648      	mov	r0, r9
 80073c4:	f000 fcc8 	bl	8007d58 <__pow5mult>
 80073c8:	9a02      	ldr	r2, [sp, #8]
 80073ca:	4601      	mov	r1, r0
 80073cc:	4605      	mov	r5, r0
 80073ce:	4648      	mov	r0, r9
 80073d0:	f000 fc20 	bl	8007c14 <__multiply>
 80073d4:	9902      	ldr	r1, [sp, #8]
 80073d6:	4680      	mov	r8, r0
 80073d8:	4648      	mov	r0, r9
 80073da:	f000 fb51 	bl	8007a80 <_Bfree>
 80073de:	9b08      	ldr	r3, [sp, #32]
 80073e0:	1b1b      	subs	r3, r3, r4
 80073e2:	9308      	str	r3, [sp, #32]
 80073e4:	f000 80b1 	beq.w	800754a <_dtoa_r+0x8ea>
 80073e8:	9a08      	ldr	r2, [sp, #32]
 80073ea:	4641      	mov	r1, r8
 80073ec:	4648      	mov	r0, r9
 80073ee:	f000 fcb3 	bl	8007d58 <__pow5mult>
 80073f2:	9002      	str	r0, [sp, #8]
 80073f4:	2101      	movs	r1, #1
 80073f6:	4648      	mov	r0, r9
 80073f8:	f000 fbf6 	bl	8007be8 <__i2b>
 80073fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073fe:	4604      	mov	r4, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 81d8 	beq.w	80077b6 <_dtoa_r+0xb56>
 8007406:	461a      	mov	r2, r3
 8007408:	4601      	mov	r1, r0
 800740a:	4648      	mov	r0, r9
 800740c:	f000 fca4 	bl	8007d58 <__pow5mult>
 8007410:	9b07      	ldr	r3, [sp, #28]
 8007412:	2b01      	cmp	r3, #1
 8007414:	4604      	mov	r4, r0
 8007416:	f300 809f 	bgt.w	8007558 <_dtoa_r+0x8f8>
 800741a:	9b04      	ldr	r3, [sp, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f040 8097 	bne.w	8007550 <_dtoa_r+0x8f0>
 8007422:	9b05      	ldr	r3, [sp, #20]
 8007424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007428:	2b00      	cmp	r3, #0
 800742a:	f040 8093 	bne.w	8007554 <_dtoa_r+0x8f4>
 800742e:	9b05      	ldr	r3, [sp, #20]
 8007430:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007434:	0d1b      	lsrs	r3, r3, #20
 8007436:	051b      	lsls	r3, r3, #20
 8007438:	b133      	cbz	r3, 8007448 <_dtoa_r+0x7e8>
 800743a:	9b00      	ldr	r3, [sp, #0]
 800743c:	3301      	adds	r3, #1
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	9b06      	ldr	r3, [sp, #24]
 8007442:	3301      	adds	r3, #1
 8007444:	9306      	str	r3, [sp, #24]
 8007446:	2301      	movs	r3, #1
 8007448:	9308      	str	r3, [sp, #32]
 800744a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 81b8 	beq.w	80077c2 <_dtoa_r+0xb62>
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007458:	6918      	ldr	r0, [r3, #16]
 800745a:	f000 fb79 	bl	8007b50 <__hi0bits>
 800745e:	f1c0 0020 	rsb	r0, r0, #32
 8007462:	9b06      	ldr	r3, [sp, #24]
 8007464:	4418      	add	r0, r3
 8007466:	f010 001f 	ands.w	r0, r0, #31
 800746a:	f000 8082 	beq.w	8007572 <_dtoa_r+0x912>
 800746e:	f1c0 0320 	rsb	r3, r0, #32
 8007472:	2b04      	cmp	r3, #4
 8007474:	dd73      	ble.n	800755e <_dtoa_r+0x8fe>
 8007476:	9b00      	ldr	r3, [sp, #0]
 8007478:	f1c0 001c 	rsb	r0, r0, #28
 800747c:	4403      	add	r3, r0
 800747e:	9300      	str	r3, [sp, #0]
 8007480:	9b06      	ldr	r3, [sp, #24]
 8007482:	4403      	add	r3, r0
 8007484:	4406      	add	r6, r0
 8007486:	9306      	str	r3, [sp, #24]
 8007488:	9b00      	ldr	r3, [sp, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	dd05      	ble.n	800749a <_dtoa_r+0x83a>
 800748e:	9902      	ldr	r1, [sp, #8]
 8007490:	461a      	mov	r2, r3
 8007492:	4648      	mov	r0, r9
 8007494:	f000 fcba 	bl	8007e0c <__lshift>
 8007498:	9002      	str	r0, [sp, #8]
 800749a:	9b06      	ldr	r3, [sp, #24]
 800749c:	2b00      	cmp	r3, #0
 800749e:	dd05      	ble.n	80074ac <_dtoa_r+0x84c>
 80074a0:	4621      	mov	r1, r4
 80074a2:	461a      	mov	r2, r3
 80074a4:	4648      	mov	r0, r9
 80074a6:	f000 fcb1 	bl	8007e0c <__lshift>
 80074aa:	4604      	mov	r4, r0
 80074ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d061      	beq.n	8007576 <_dtoa_r+0x916>
 80074b2:	9802      	ldr	r0, [sp, #8]
 80074b4:	4621      	mov	r1, r4
 80074b6:	f000 fd15 	bl	8007ee4 <__mcmp>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	da5b      	bge.n	8007576 <_dtoa_r+0x916>
 80074be:	2300      	movs	r3, #0
 80074c0:	9902      	ldr	r1, [sp, #8]
 80074c2:	220a      	movs	r2, #10
 80074c4:	4648      	mov	r0, r9
 80074c6:	f000 fafd 	bl	8007ac4 <__multadd>
 80074ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074cc:	9002      	str	r0, [sp, #8]
 80074ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 8177 	beq.w	80077c6 <_dtoa_r+0xb66>
 80074d8:	4629      	mov	r1, r5
 80074da:	2300      	movs	r3, #0
 80074dc:	220a      	movs	r2, #10
 80074de:	4648      	mov	r0, r9
 80074e0:	f000 faf0 	bl	8007ac4 <__multadd>
 80074e4:	f1bb 0f00 	cmp.w	fp, #0
 80074e8:	4605      	mov	r5, r0
 80074ea:	dc6f      	bgt.n	80075cc <_dtoa_r+0x96c>
 80074ec:	9b07      	ldr	r3, [sp, #28]
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	dc49      	bgt.n	8007586 <_dtoa_r+0x926>
 80074f2:	e06b      	b.n	80075cc <_dtoa_r+0x96c>
 80074f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074fa:	e73c      	b.n	8007376 <_dtoa_r+0x716>
 80074fc:	3fe00000 	.word	0x3fe00000
 8007500:	40240000 	.word	0x40240000
 8007504:	9b03      	ldr	r3, [sp, #12]
 8007506:	1e5c      	subs	r4, r3, #1
 8007508:	9b08      	ldr	r3, [sp, #32]
 800750a:	42a3      	cmp	r3, r4
 800750c:	db09      	blt.n	8007522 <_dtoa_r+0x8c2>
 800750e:	1b1c      	subs	r4, r3, r4
 8007510:	9b03      	ldr	r3, [sp, #12]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f6bf af30 	bge.w	8007378 <_dtoa_r+0x718>
 8007518:	9b00      	ldr	r3, [sp, #0]
 800751a:	9a03      	ldr	r2, [sp, #12]
 800751c:	1a9e      	subs	r6, r3, r2
 800751e:	2300      	movs	r3, #0
 8007520:	e72b      	b.n	800737a <_dtoa_r+0x71a>
 8007522:	9b08      	ldr	r3, [sp, #32]
 8007524:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007526:	9408      	str	r4, [sp, #32]
 8007528:	1ae3      	subs	r3, r4, r3
 800752a:	441a      	add	r2, r3
 800752c:	9e00      	ldr	r6, [sp, #0]
 800752e:	9b03      	ldr	r3, [sp, #12]
 8007530:	920d      	str	r2, [sp, #52]	@ 0x34
 8007532:	2400      	movs	r4, #0
 8007534:	e721      	b.n	800737a <_dtoa_r+0x71a>
 8007536:	9c08      	ldr	r4, [sp, #32]
 8007538:	9e00      	ldr	r6, [sp, #0]
 800753a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800753c:	e728      	b.n	8007390 <_dtoa_r+0x730>
 800753e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007542:	e751      	b.n	80073e8 <_dtoa_r+0x788>
 8007544:	9a08      	ldr	r2, [sp, #32]
 8007546:	9902      	ldr	r1, [sp, #8]
 8007548:	e750      	b.n	80073ec <_dtoa_r+0x78c>
 800754a:	f8cd 8008 	str.w	r8, [sp, #8]
 800754e:	e751      	b.n	80073f4 <_dtoa_r+0x794>
 8007550:	2300      	movs	r3, #0
 8007552:	e779      	b.n	8007448 <_dtoa_r+0x7e8>
 8007554:	9b04      	ldr	r3, [sp, #16]
 8007556:	e777      	b.n	8007448 <_dtoa_r+0x7e8>
 8007558:	2300      	movs	r3, #0
 800755a:	9308      	str	r3, [sp, #32]
 800755c:	e779      	b.n	8007452 <_dtoa_r+0x7f2>
 800755e:	d093      	beq.n	8007488 <_dtoa_r+0x828>
 8007560:	9a00      	ldr	r2, [sp, #0]
 8007562:	331c      	adds	r3, #28
 8007564:	441a      	add	r2, r3
 8007566:	9200      	str	r2, [sp, #0]
 8007568:	9a06      	ldr	r2, [sp, #24]
 800756a:	441a      	add	r2, r3
 800756c:	441e      	add	r6, r3
 800756e:	9206      	str	r2, [sp, #24]
 8007570:	e78a      	b.n	8007488 <_dtoa_r+0x828>
 8007572:	4603      	mov	r3, r0
 8007574:	e7f4      	b.n	8007560 <_dtoa_r+0x900>
 8007576:	9b03      	ldr	r3, [sp, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	46b8      	mov	r8, r7
 800757c:	dc20      	bgt.n	80075c0 <_dtoa_r+0x960>
 800757e:	469b      	mov	fp, r3
 8007580:	9b07      	ldr	r3, [sp, #28]
 8007582:	2b02      	cmp	r3, #2
 8007584:	dd1e      	ble.n	80075c4 <_dtoa_r+0x964>
 8007586:	f1bb 0f00 	cmp.w	fp, #0
 800758a:	f47f adb1 	bne.w	80070f0 <_dtoa_r+0x490>
 800758e:	4621      	mov	r1, r4
 8007590:	465b      	mov	r3, fp
 8007592:	2205      	movs	r2, #5
 8007594:	4648      	mov	r0, r9
 8007596:	f000 fa95 	bl	8007ac4 <__multadd>
 800759a:	4601      	mov	r1, r0
 800759c:	4604      	mov	r4, r0
 800759e:	9802      	ldr	r0, [sp, #8]
 80075a0:	f000 fca0 	bl	8007ee4 <__mcmp>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	f77f ada3 	ble.w	80070f0 <_dtoa_r+0x490>
 80075aa:	4656      	mov	r6, sl
 80075ac:	2331      	movs	r3, #49	@ 0x31
 80075ae:	f806 3b01 	strb.w	r3, [r6], #1
 80075b2:	f108 0801 	add.w	r8, r8, #1
 80075b6:	e59f      	b.n	80070f8 <_dtoa_r+0x498>
 80075b8:	9c03      	ldr	r4, [sp, #12]
 80075ba:	46b8      	mov	r8, r7
 80075bc:	4625      	mov	r5, r4
 80075be:	e7f4      	b.n	80075aa <_dtoa_r+0x94a>
 80075c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80075c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8101 	beq.w	80077ce <_dtoa_r+0xb6e>
 80075cc:	2e00      	cmp	r6, #0
 80075ce:	dd05      	ble.n	80075dc <_dtoa_r+0x97c>
 80075d0:	4629      	mov	r1, r5
 80075d2:	4632      	mov	r2, r6
 80075d4:	4648      	mov	r0, r9
 80075d6:	f000 fc19 	bl	8007e0c <__lshift>
 80075da:	4605      	mov	r5, r0
 80075dc:	9b08      	ldr	r3, [sp, #32]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d05c      	beq.n	800769c <_dtoa_r+0xa3c>
 80075e2:	6869      	ldr	r1, [r5, #4]
 80075e4:	4648      	mov	r0, r9
 80075e6:	f000 fa0b 	bl	8007a00 <_Balloc>
 80075ea:	4606      	mov	r6, r0
 80075ec:	b928      	cbnz	r0, 80075fa <_dtoa_r+0x99a>
 80075ee:	4b82      	ldr	r3, [pc, #520]	@ (80077f8 <_dtoa_r+0xb98>)
 80075f0:	4602      	mov	r2, r0
 80075f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075f6:	f7ff bb4a 	b.w	8006c8e <_dtoa_r+0x2e>
 80075fa:	692a      	ldr	r2, [r5, #16]
 80075fc:	3202      	adds	r2, #2
 80075fe:	0092      	lsls	r2, r2, #2
 8007600:	f105 010c 	add.w	r1, r5, #12
 8007604:	300c      	adds	r0, #12
 8007606:	f000 fff7 	bl	80085f8 <memcpy>
 800760a:	2201      	movs	r2, #1
 800760c:	4631      	mov	r1, r6
 800760e:	4648      	mov	r0, r9
 8007610:	f000 fbfc 	bl	8007e0c <__lshift>
 8007614:	f10a 0301 	add.w	r3, sl, #1
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	eb0a 030b 	add.w	r3, sl, fp
 800761e:	9308      	str	r3, [sp, #32]
 8007620:	9b04      	ldr	r3, [sp, #16]
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	462f      	mov	r7, r5
 8007628:	9306      	str	r3, [sp, #24]
 800762a:	4605      	mov	r5, r0
 800762c:	9b00      	ldr	r3, [sp, #0]
 800762e:	9802      	ldr	r0, [sp, #8]
 8007630:	4621      	mov	r1, r4
 8007632:	f103 3bff 	add.w	fp, r3, #4294967295
 8007636:	f7ff fa88 	bl	8006b4a <quorem>
 800763a:	4603      	mov	r3, r0
 800763c:	3330      	adds	r3, #48	@ 0x30
 800763e:	9003      	str	r0, [sp, #12]
 8007640:	4639      	mov	r1, r7
 8007642:	9802      	ldr	r0, [sp, #8]
 8007644:	9309      	str	r3, [sp, #36]	@ 0x24
 8007646:	f000 fc4d 	bl	8007ee4 <__mcmp>
 800764a:	462a      	mov	r2, r5
 800764c:	9004      	str	r0, [sp, #16]
 800764e:	4621      	mov	r1, r4
 8007650:	4648      	mov	r0, r9
 8007652:	f000 fc63 	bl	8007f1c <__mdiff>
 8007656:	68c2      	ldr	r2, [r0, #12]
 8007658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800765a:	4606      	mov	r6, r0
 800765c:	bb02      	cbnz	r2, 80076a0 <_dtoa_r+0xa40>
 800765e:	4601      	mov	r1, r0
 8007660:	9802      	ldr	r0, [sp, #8]
 8007662:	f000 fc3f 	bl	8007ee4 <__mcmp>
 8007666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007668:	4602      	mov	r2, r0
 800766a:	4631      	mov	r1, r6
 800766c:	4648      	mov	r0, r9
 800766e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007670:	9309      	str	r3, [sp, #36]	@ 0x24
 8007672:	f000 fa05 	bl	8007a80 <_Bfree>
 8007676:	9b07      	ldr	r3, [sp, #28]
 8007678:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800767a:	9e00      	ldr	r6, [sp, #0]
 800767c:	ea42 0103 	orr.w	r1, r2, r3
 8007680:	9b06      	ldr	r3, [sp, #24]
 8007682:	4319      	orrs	r1, r3
 8007684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007686:	d10d      	bne.n	80076a4 <_dtoa_r+0xa44>
 8007688:	2b39      	cmp	r3, #57	@ 0x39
 800768a:	d027      	beq.n	80076dc <_dtoa_r+0xa7c>
 800768c:	9a04      	ldr	r2, [sp, #16]
 800768e:	2a00      	cmp	r2, #0
 8007690:	dd01      	ble.n	8007696 <_dtoa_r+0xa36>
 8007692:	9b03      	ldr	r3, [sp, #12]
 8007694:	3331      	adds	r3, #49	@ 0x31
 8007696:	f88b 3000 	strb.w	r3, [fp]
 800769a:	e52e      	b.n	80070fa <_dtoa_r+0x49a>
 800769c:	4628      	mov	r0, r5
 800769e:	e7b9      	b.n	8007614 <_dtoa_r+0x9b4>
 80076a0:	2201      	movs	r2, #1
 80076a2:	e7e2      	b.n	800766a <_dtoa_r+0xa0a>
 80076a4:	9904      	ldr	r1, [sp, #16]
 80076a6:	2900      	cmp	r1, #0
 80076a8:	db04      	blt.n	80076b4 <_dtoa_r+0xa54>
 80076aa:	9807      	ldr	r0, [sp, #28]
 80076ac:	4301      	orrs	r1, r0
 80076ae:	9806      	ldr	r0, [sp, #24]
 80076b0:	4301      	orrs	r1, r0
 80076b2:	d120      	bne.n	80076f6 <_dtoa_r+0xa96>
 80076b4:	2a00      	cmp	r2, #0
 80076b6:	ddee      	ble.n	8007696 <_dtoa_r+0xa36>
 80076b8:	9902      	ldr	r1, [sp, #8]
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	2201      	movs	r2, #1
 80076be:	4648      	mov	r0, r9
 80076c0:	f000 fba4 	bl	8007e0c <__lshift>
 80076c4:	4621      	mov	r1, r4
 80076c6:	9002      	str	r0, [sp, #8]
 80076c8:	f000 fc0c 	bl	8007ee4 <__mcmp>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	9b00      	ldr	r3, [sp, #0]
 80076d0:	dc02      	bgt.n	80076d8 <_dtoa_r+0xa78>
 80076d2:	d1e0      	bne.n	8007696 <_dtoa_r+0xa36>
 80076d4:	07da      	lsls	r2, r3, #31
 80076d6:	d5de      	bpl.n	8007696 <_dtoa_r+0xa36>
 80076d8:	2b39      	cmp	r3, #57	@ 0x39
 80076da:	d1da      	bne.n	8007692 <_dtoa_r+0xa32>
 80076dc:	2339      	movs	r3, #57	@ 0x39
 80076de:	f88b 3000 	strb.w	r3, [fp]
 80076e2:	4633      	mov	r3, r6
 80076e4:	461e      	mov	r6, r3
 80076e6:	3b01      	subs	r3, #1
 80076e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076ec:	2a39      	cmp	r2, #57	@ 0x39
 80076ee:	d04e      	beq.n	800778e <_dtoa_r+0xb2e>
 80076f0:	3201      	adds	r2, #1
 80076f2:	701a      	strb	r2, [r3, #0]
 80076f4:	e501      	b.n	80070fa <_dtoa_r+0x49a>
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	dd03      	ble.n	8007702 <_dtoa_r+0xaa2>
 80076fa:	2b39      	cmp	r3, #57	@ 0x39
 80076fc:	d0ee      	beq.n	80076dc <_dtoa_r+0xa7c>
 80076fe:	3301      	adds	r3, #1
 8007700:	e7c9      	b.n	8007696 <_dtoa_r+0xa36>
 8007702:	9a00      	ldr	r2, [sp, #0]
 8007704:	9908      	ldr	r1, [sp, #32]
 8007706:	f802 3c01 	strb.w	r3, [r2, #-1]
 800770a:	428a      	cmp	r2, r1
 800770c:	d028      	beq.n	8007760 <_dtoa_r+0xb00>
 800770e:	9902      	ldr	r1, [sp, #8]
 8007710:	2300      	movs	r3, #0
 8007712:	220a      	movs	r2, #10
 8007714:	4648      	mov	r0, r9
 8007716:	f000 f9d5 	bl	8007ac4 <__multadd>
 800771a:	42af      	cmp	r7, r5
 800771c:	9002      	str	r0, [sp, #8]
 800771e:	f04f 0300 	mov.w	r3, #0
 8007722:	f04f 020a 	mov.w	r2, #10
 8007726:	4639      	mov	r1, r7
 8007728:	4648      	mov	r0, r9
 800772a:	d107      	bne.n	800773c <_dtoa_r+0xadc>
 800772c:	f000 f9ca 	bl	8007ac4 <__multadd>
 8007730:	4607      	mov	r7, r0
 8007732:	4605      	mov	r5, r0
 8007734:	9b00      	ldr	r3, [sp, #0]
 8007736:	3301      	adds	r3, #1
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	e777      	b.n	800762c <_dtoa_r+0x9cc>
 800773c:	f000 f9c2 	bl	8007ac4 <__multadd>
 8007740:	4629      	mov	r1, r5
 8007742:	4607      	mov	r7, r0
 8007744:	2300      	movs	r3, #0
 8007746:	220a      	movs	r2, #10
 8007748:	4648      	mov	r0, r9
 800774a:	f000 f9bb 	bl	8007ac4 <__multadd>
 800774e:	4605      	mov	r5, r0
 8007750:	e7f0      	b.n	8007734 <_dtoa_r+0xad4>
 8007752:	f1bb 0f00 	cmp.w	fp, #0
 8007756:	bfcc      	ite	gt
 8007758:	465e      	movgt	r6, fp
 800775a:	2601      	movle	r6, #1
 800775c:	4456      	add	r6, sl
 800775e:	2700      	movs	r7, #0
 8007760:	9902      	ldr	r1, [sp, #8]
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	2201      	movs	r2, #1
 8007766:	4648      	mov	r0, r9
 8007768:	f000 fb50 	bl	8007e0c <__lshift>
 800776c:	4621      	mov	r1, r4
 800776e:	9002      	str	r0, [sp, #8]
 8007770:	f000 fbb8 	bl	8007ee4 <__mcmp>
 8007774:	2800      	cmp	r0, #0
 8007776:	dcb4      	bgt.n	80076e2 <_dtoa_r+0xa82>
 8007778:	d102      	bne.n	8007780 <_dtoa_r+0xb20>
 800777a:	9b00      	ldr	r3, [sp, #0]
 800777c:	07db      	lsls	r3, r3, #31
 800777e:	d4b0      	bmi.n	80076e2 <_dtoa_r+0xa82>
 8007780:	4633      	mov	r3, r6
 8007782:	461e      	mov	r6, r3
 8007784:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007788:	2a30      	cmp	r2, #48	@ 0x30
 800778a:	d0fa      	beq.n	8007782 <_dtoa_r+0xb22>
 800778c:	e4b5      	b.n	80070fa <_dtoa_r+0x49a>
 800778e:	459a      	cmp	sl, r3
 8007790:	d1a8      	bne.n	80076e4 <_dtoa_r+0xa84>
 8007792:	2331      	movs	r3, #49	@ 0x31
 8007794:	f108 0801 	add.w	r8, r8, #1
 8007798:	f88a 3000 	strb.w	r3, [sl]
 800779c:	e4ad      	b.n	80070fa <_dtoa_r+0x49a>
 800779e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077fc <_dtoa_r+0xb9c>
 80077a4:	b11b      	cbz	r3, 80077ae <_dtoa_r+0xb4e>
 80077a6:	f10a 0308 	add.w	r3, sl, #8
 80077aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077ac:	6013      	str	r3, [r2, #0]
 80077ae:	4650      	mov	r0, sl
 80077b0:	b017      	add	sp, #92	@ 0x5c
 80077b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b6:	9b07      	ldr	r3, [sp, #28]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	f77f ae2e 	ble.w	800741a <_dtoa_r+0x7ba>
 80077be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077c0:	9308      	str	r3, [sp, #32]
 80077c2:	2001      	movs	r0, #1
 80077c4:	e64d      	b.n	8007462 <_dtoa_r+0x802>
 80077c6:	f1bb 0f00 	cmp.w	fp, #0
 80077ca:	f77f aed9 	ble.w	8007580 <_dtoa_r+0x920>
 80077ce:	4656      	mov	r6, sl
 80077d0:	9802      	ldr	r0, [sp, #8]
 80077d2:	4621      	mov	r1, r4
 80077d4:	f7ff f9b9 	bl	8006b4a <quorem>
 80077d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077dc:	f806 3b01 	strb.w	r3, [r6], #1
 80077e0:	eba6 020a 	sub.w	r2, r6, sl
 80077e4:	4593      	cmp	fp, r2
 80077e6:	ddb4      	ble.n	8007752 <_dtoa_r+0xaf2>
 80077e8:	9902      	ldr	r1, [sp, #8]
 80077ea:	2300      	movs	r3, #0
 80077ec:	220a      	movs	r2, #10
 80077ee:	4648      	mov	r0, r9
 80077f0:	f000 f968 	bl	8007ac4 <__multadd>
 80077f4:	9002      	str	r0, [sp, #8]
 80077f6:	e7eb      	b.n	80077d0 <_dtoa_r+0xb70>
 80077f8:	08008930 	.word	0x08008930
 80077fc:	080088b4 	.word	0x080088b4

08007800 <_free_r>:
 8007800:	b538      	push	{r3, r4, r5, lr}
 8007802:	4605      	mov	r5, r0
 8007804:	2900      	cmp	r1, #0
 8007806:	d041      	beq.n	800788c <_free_r+0x8c>
 8007808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800780c:	1f0c      	subs	r4, r1, #4
 800780e:	2b00      	cmp	r3, #0
 8007810:	bfb8      	it	lt
 8007812:	18e4      	addlt	r4, r4, r3
 8007814:	f000 f8e8 	bl	80079e8 <__malloc_lock>
 8007818:	4a1d      	ldr	r2, [pc, #116]	@ (8007890 <_free_r+0x90>)
 800781a:	6813      	ldr	r3, [r2, #0]
 800781c:	b933      	cbnz	r3, 800782c <_free_r+0x2c>
 800781e:	6063      	str	r3, [r4, #4]
 8007820:	6014      	str	r4, [r2, #0]
 8007822:	4628      	mov	r0, r5
 8007824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007828:	f000 b8e4 	b.w	80079f4 <__malloc_unlock>
 800782c:	42a3      	cmp	r3, r4
 800782e:	d908      	bls.n	8007842 <_free_r+0x42>
 8007830:	6820      	ldr	r0, [r4, #0]
 8007832:	1821      	adds	r1, r4, r0
 8007834:	428b      	cmp	r3, r1
 8007836:	bf01      	itttt	eq
 8007838:	6819      	ldreq	r1, [r3, #0]
 800783a:	685b      	ldreq	r3, [r3, #4]
 800783c:	1809      	addeq	r1, r1, r0
 800783e:	6021      	streq	r1, [r4, #0]
 8007840:	e7ed      	b.n	800781e <_free_r+0x1e>
 8007842:	461a      	mov	r2, r3
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	b10b      	cbz	r3, 800784c <_free_r+0x4c>
 8007848:	42a3      	cmp	r3, r4
 800784a:	d9fa      	bls.n	8007842 <_free_r+0x42>
 800784c:	6811      	ldr	r1, [r2, #0]
 800784e:	1850      	adds	r0, r2, r1
 8007850:	42a0      	cmp	r0, r4
 8007852:	d10b      	bne.n	800786c <_free_r+0x6c>
 8007854:	6820      	ldr	r0, [r4, #0]
 8007856:	4401      	add	r1, r0
 8007858:	1850      	adds	r0, r2, r1
 800785a:	4283      	cmp	r3, r0
 800785c:	6011      	str	r1, [r2, #0]
 800785e:	d1e0      	bne.n	8007822 <_free_r+0x22>
 8007860:	6818      	ldr	r0, [r3, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	6053      	str	r3, [r2, #4]
 8007866:	4408      	add	r0, r1
 8007868:	6010      	str	r0, [r2, #0]
 800786a:	e7da      	b.n	8007822 <_free_r+0x22>
 800786c:	d902      	bls.n	8007874 <_free_r+0x74>
 800786e:	230c      	movs	r3, #12
 8007870:	602b      	str	r3, [r5, #0]
 8007872:	e7d6      	b.n	8007822 <_free_r+0x22>
 8007874:	6820      	ldr	r0, [r4, #0]
 8007876:	1821      	adds	r1, r4, r0
 8007878:	428b      	cmp	r3, r1
 800787a:	bf04      	itt	eq
 800787c:	6819      	ldreq	r1, [r3, #0]
 800787e:	685b      	ldreq	r3, [r3, #4]
 8007880:	6063      	str	r3, [r4, #4]
 8007882:	bf04      	itt	eq
 8007884:	1809      	addeq	r1, r1, r0
 8007886:	6021      	streq	r1, [r4, #0]
 8007888:	6054      	str	r4, [r2, #4]
 800788a:	e7ca      	b.n	8007822 <_free_r+0x22>
 800788c:	bd38      	pop	{r3, r4, r5, pc}
 800788e:	bf00      	nop
 8007890:	200005dc 	.word	0x200005dc

08007894 <malloc>:
 8007894:	4b02      	ldr	r3, [pc, #8]	@ (80078a0 <malloc+0xc>)
 8007896:	4601      	mov	r1, r0
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	f000 b825 	b.w	80078e8 <_malloc_r>
 800789e:	bf00      	nop
 80078a0:	20000018 	.word	0x20000018

080078a4 <sbrk_aligned>:
 80078a4:	b570      	push	{r4, r5, r6, lr}
 80078a6:	4e0f      	ldr	r6, [pc, #60]	@ (80078e4 <sbrk_aligned+0x40>)
 80078a8:	460c      	mov	r4, r1
 80078aa:	6831      	ldr	r1, [r6, #0]
 80078ac:	4605      	mov	r5, r0
 80078ae:	b911      	cbnz	r1, 80078b6 <sbrk_aligned+0x12>
 80078b0:	f000 fe92 	bl	80085d8 <_sbrk_r>
 80078b4:	6030      	str	r0, [r6, #0]
 80078b6:	4621      	mov	r1, r4
 80078b8:	4628      	mov	r0, r5
 80078ba:	f000 fe8d 	bl	80085d8 <_sbrk_r>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	d103      	bne.n	80078ca <sbrk_aligned+0x26>
 80078c2:	f04f 34ff 	mov.w	r4, #4294967295
 80078c6:	4620      	mov	r0, r4
 80078c8:	bd70      	pop	{r4, r5, r6, pc}
 80078ca:	1cc4      	adds	r4, r0, #3
 80078cc:	f024 0403 	bic.w	r4, r4, #3
 80078d0:	42a0      	cmp	r0, r4
 80078d2:	d0f8      	beq.n	80078c6 <sbrk_aligned+0x22>
 80078d4:	1a21      	subs	r1, r4, r0
 80078d6:	4628      	mov	r0, r5
 80078d8:	f000 fe7e 	bl	80085d8 <_sbrk_r>
 80078dc:	3001      	adds	r0, #1
 80078de:	d1f2      	bne.n	80078c6 <sbrk_aligned+0x22>
 80078e0:	e7ef      	b.n	80078c2 <sbrk_aligned+0x1e>
 80078e2:	bf00      	nop
 80078e4:	200005d8 	.word	0x200005d8

080078e8 <_malloc_r>:
 80078e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078ec:	1ccd      	adds	r5, r1, #3
 80078ee:	f025 0503 	bic.w	r5, r5, #3
 80078f2:	3508      	adds	r5, #8
 80078f4:	2d0c      	cmp	r5, #12
 80078f6:	bf38      	it	cc
 80078f8:	250c      	movcc	r5, #12
 80078fa:	2d00      	cmp	r5, #0
 80078fc:	4606      	mov	r6, r0
 80078fe:	db01      	blt.n	8007904 <_malloc_r+0x1c>
 8007900:	42a9      	cmp	r1, r5
 8007902:	d904      	bls.n	800790e <_malloc_r+0x26>
 8007904:	230c      	movs	r3, #12
 8007906:	6033      	str	r3, [r6, #0]
 8007908:	2000      	movs	r0, #0
 800790a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800790e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079e4 <_malloc_r+0xfc>
 8007912:	f000 f869 	bl	80079e8 <__malloc_lock>
 8007916:	f8d8 3000 	ldr.w	r3, [r8]
 800791a:	461c      	mov	r4, r3
 800791c:	bb44      	cbnz	r4, 8007970 <_malloc_r+0x88>
 800791e:	4629      	mov	r1, r5
 8007920:	4630      	mov	r0, r6
 8007922:	f7ff ffbf 	bl	80078a4 <sbrk_aligned>
 8007926:	1c43      	adds	r3, r0, #1
 8007928:	4604      	mov	r4, r0
 800792a:	d158      	bne.n	80079de <_malloc_r+0xf6>
 800792c:	f8d8 4000 	ldr.w	r4, [r8]
 8007930:	4627      	mov	r7, r4
 8007932:	2f00      	cmp	r7, #0
 8007934:	d143      	bne.n	80079be <_malloc_r+0xd6>
 8007936:	2c00      	cmp	r4, #0
 8007938:	d04b      	beq.n	80079d2 <_malloc_r+0xea>
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	4639      	mov	r1, r7
 800793e:	4630      	mov	r0, r6
 8007940:	eb04 0903 	add.w	r9, r4, r3
 8007944:	f000 fe48 	bl	80085d8 <_sbrk_r>
 8007948:	4581      	cmp	r9, r0
 800794a:	d142      	bne.n	80079d2 <_malloc_r+0xea>
 800794c:	6821      	ldr	r1, [r4, #0]
 800794e:	1a6d      	subs	r5, r5, r1
 8007950:	4629      	mov	r1, r5
 8007952:	4630      	mov	r0, r6
 8007954:	f7ff ffa6 	bl	80078a4 <sbrk_aligned>
 8007958:	3001      	adds	r0, #1
 800795a:	d03a      	beq.n	80079d2 <_malloc_r+0xea>
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	442b      	add	r3, r5
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	f8d8 3000 	ldr.w	r3, [r8]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	bb62      	cbnz	r2, 80079c4 <_malloc_r+0xdc>
 800796a:	f8c8 7000 	str.w	r7, [r8]
 800796e:	e00f      	b.n	8007990 <_malloc_r+0xa8>
 8007970:	6822      	ldr	r2, [r4, #0]
 8007972:	1b52      	subs	r2, r2, r5
 8007974:	d420      	bmi.n	80079b8 <_malloc_r+0xd0>
 8007976:	2a0b      	cmp	r2, #11
 8007978:	d917      	bls.n	80079aa <_malloc_r+0xc2>
 800797a:	1961      	adds	r1, r4, r5
 800797c:	42a3      	cmp	r3, r4
 800797e:	6025      	str	r5, [r4, #0]
 8007980:	bf18      	it	ne
 8007982:	6059      	strne	r1, [r3, #4]
 8007984:	6863      	ldr	r3, [r4, #4]
 8007986:	bf08      	it	eq
 8007988:	f8c8 1000 	streq.w	r1, [r8]
 800798c:	5162      	str	r2, [r4, r5]
 800798e:	604b      	str	r3, [r1, #4]
 8007990:	4630      	mov	r0, r6
 8007992:	f000 f82f 	bl	80079f4 <__malloc_unlock>
 8007996:	f104 000b 	add.w	r0, r4, #11
 800799a:	1d23      	adds	r3, r4, #4
 800799c:	f020 0007 	bic.w	r0, r0, #7
 80079a0:	1ac2      	subs	r2, r0, r3
 80079a2:	bf1c      	itt	ne
 80079a4:	1a1b      	subne	r3, r3, r0
 80079a6:	50a3      	strne	r3, [r4, r2]
 80079a8:	e7af      	b.n	800790a <_malloc_r+0x22>
 80079aa:	6862      	ldr	r2, [r4, #4]
 80079ac:	42a3      	cmp	r3, r4
 80079ae:	bf0c      	ite	eq
 80079b0:	f8c8 2000 	streq.w	r2, [r8]
 80079b4:	605a      	strne	r2, [r3, #4]
 80079b6:	e7eb      	b.n	8007990 <_malloc_r+0xa8>
 80079b8:	4623      	mov	r3, r4
 80079ba:	6864      	ldr	r4, [r4, #4]
 80079bc:	e7ae      	b.n	800791c <_malloc_r+0x34>
 80079be:	463c      	mov	r4, r7
 80079c0:	687f      	ldr	r7, [r7, #4]
 80079c2:	e7b6      	b.n	8007932 <_malloc_r+0x4a>
 80079c4:	461a      	mov	r2, r3
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	42a3      	cmp	r3, r4
 80079ca:	d1fb      	bne.n	80079c4 <_malloc_r+0xdc>
 80079cc:	2300      	movs	r3, #0
 80079ce:	6053      	str	r3, [r2, #4]
 80079d0:	e7de      	b.n	8007990 <_malloc_r+0xa8>
 80079d2:	230c      	movs	r3, #12
 80079d4:	6033      	str	r3, [r6, #0]
 80079d6:	4630      	mov	r0, r6
 80079d8:	f000 f80c 	bl	80079f4 <__malloc_unlock>
 80079dc:	e794      	b.n	8007908 <_malloc_r+0x20>
 80079de:	6005      	str	r5, [r0, #0]
 80079e0:	e7d6      	b.n	8007990 <_malloc_r+0xa8>
 80079e2:	bf00      	nop
 80079e4:	200005dc 	.word	0x200005dc

080079e8 <__malloc_lock>:
 80079e8:	4801      	ldr	r0, [pc, #4]	@ (80079f0 <__malloc_lock+0x8>)
 80079ea:	f7ff b8ac 	b.w	8006b46 <__retarget_lock_acquire_recursive>
 80079ee:	bf00      	nop
 80079f0:	200005d4 	.word	0x200005d4

080079f4 <__malloc_unlock>:
 80079f4:	4801      	ldr	r0, [pc, #4]	@ (80079fc <__malloc_unlock+0x8>)
 80079f6:	f7ff b8a7 	b.w	8006b48 <__retarget_lock_release_recursive>
 80079fa:	bf00      	nop
 80079fc:	200005d4 	.word	0x200005d4

08007a00 <_Balloc>:
 8007a00:	b570      	push	{r4, r5, r6, lr}
 8007a02:	69c6      	ldr	r6, [r0, #28]
 8007a04:	4604      	mov	r4, r0
 8007a06:	460d      	mov	r5, r1
 8007a08:	b976      	cbnz	r6, 8007a28 <_Balloc+0x28>
 8007a0a:	2010      	movs	r0, #16
 8007a0c:	f7ff ff42 	bl	8007894 <malloc>
 8007a10:	4602      	mov	r2, r0
 8007a12:	61e0      	str	r0, [r4, #28]
 8007a14:	b920      	cbnz	r0, 8007a20 <_Balloc+0x20>
 8007a16:	4b18      	ldr	r3, [pc, #96]	@ (8007a78 <_Balloc+0x78>)
 8007a18:	4818      	ldr	r0, [pc, #96]	@ (8007a7c <_Balloc+0x7c>)
 8007a1a:	216b      	movs	r1, #107	@ 0x6b
 8007a1c:	f000 fdfa 	bl	8008614 <__assert_func>
 8007a20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a24:	6006      	str	r6, [r0, #0]
 8007a26:	60c6      	str	r6, [r0, #12]
 8007a28:	69e6      	ldr	r6, [r4, #28]
 8007a2a:	68f3      	ldr	r3, [r6, #12]
 8007a2c:	b183      	cbz	r3, 8007a50 <_Balloc+0x50>
 8007a2e:	69e3      	ldr	r3, [r4, #28]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a36:	b9b8      	cbnz	r0, 8007a68 <_Balloc+0x68>
 8007a38:	2101      	movs	r1, #1
 8007a3a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a3e:	1d72      	adds	r2, r6, #5
 8007a40:	0092      	lsls	r2, r2, #2
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 fe04 	bl	8008650 <_calloc_r>
 8007a48:	b160      	cbz	r0, 8007a64 <_Balloc+0x64>
 8007a4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a4e:	e00e      	b.n	8007a6e <_Balloc+0x6e>
 8007a50:	2221      	movs	r2, #33	@ 0x21
 8007a52:	2104      	movs	r1, #4
 8007a54:	4620      	mov	r0, r4
 8007a56:	f000 fdfb 	bl	8008650 <_calloc_r>
 8007a5a:	69e3      	ldr	r3, [r4, #28]
 8007a5c:	60f0      	str	r0, [r6, #12]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e4      	bne.n	8007a2e <_Balloc+0x2e>
 8007a64:	2000      	movs	r0, #0
 8007a66:	bd70      	pop	{r4, r5, r6, pc}
 8007a68:	6802      	ldr	r2, [r0, #0]
 8007a6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a6e:	2300      	movs	r3, #0
 8007a70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a74:	e7f7      	b.n	8007a66 <_Balloc+0x66>
 8007a76:	bf00      	nop
 8007a78:	080088c1 	.word	0x080088c1
 8007a7c:	08008941 	.word	0x08008941

08007a80 <_Bfree>:
 8007a80:	b570      	push	{r4, r5, r6, lr}
 8007a82:	69c6      	ldr	r6, [r0, #28]
 8007a84:	4605      	mov	r5, r0
 8007a86:	460c      	mov	r4, r1
 8007a88:	b976      	cbnz	r6, 8007aa8 <_Bfree+0x28>
 8007a8a:	2010      	movs	r0, #16
 8007a8c:	f7ff ff02 	bl	8007894 <malloc>
 8007a90:	4602      	mov	r2, r0
 8007a92:	61e8      	str	r0, [r5, #28]
 8007a94:	b920      	cbnz	r0, 8007aa0 <_Bfree+0x20>
 8007a96:	4b09      	ldr	r3, [pc, #36]	@ (8007abc <_Bfree+0x3c>)
 8007a98:	4809      	ldr	r0, [pc, #36]	@ (8007ac0 <_Bfree+0x40>)
 8007a9a:	218f      	movs	r1, #143	@ 0x8f
 8007a9c:	f000 fdba 	bl	8008614 <__assert_func>
 8007aa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007aa4:	6006      	str	r6, [r0, #0]
 8007aa6:	60c6      	str	r6, [r0, #12]
 8007aa8:	b13c      	cbz	r4, 8007aba <_Bfree+0x3a>
 8007aaa:	69eb      	ldr	r3, [r5, #28]
 8007aac:	6862      	ldr	r2, [r4, #4]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ab4:	6021      	str	r1, [r4, #0]
 8007ab6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aba:	bd70      	pop	{r4, r5, r6, pc}
 8007abc:	080088c1 	.word	0x080088c1
 8007ac0:	08008941 	.word	0x08008941

08007ac4 <__multadd>:
 8007ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ac8:	690d      	ldr	r5, [r1, #16]
 8007aca:	4607      	mov	r7, r0
 8007acc:	460c      	mov	r4, r1
 8007ace:	461e      	mov	r6, r3
 8007ad0:	f101 0c14 	add.w	ip, r1, #20
 8007ad4:	2000      	movs	r0, #0
 8007ad6:	f8dc 3000 	ldr.w	r3, [ip]
 8007ada:	b299      	uxth	r1, r3
 8007adc:	fb02 6101 	mla	r1, r2, r1, r6
 8007ae0:	0c1e      	lsrs	r6, r3, #16
 8007ae2:	0c0b      	lsrs	r3, r1, #16
 8007ae4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ae8:	b289      	uxth	r1, r1
 8007aea:	3001      	adds	r0, #1
 8007aec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007af0:	4285      	cmp	r5, r0
 8007af2:	f84c 1b04 	str.w	r1, [ip], #4
 8007af6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007afa:	dcec      	bgt.n	8007ad6 <__multadd+0x12>
 8007afc:	b30e      	cbz	r6, 8007b42 <__multadd+0x7e>
 8007afe:	68a3      	ldr	r3, [r4, #8]
 8007b00:	42ab      	cmp	r3, r5
 8007b02:	dc19      	bgt.n	8007b38 <__multadd+0x74>
 8007b04:	6861      	ldr	r1, [r4, #4]
 8007b06:	4638      	mov	r0, r7
 8007b08:	3101      	adds	r1, #1
 8007b0a:	f7ff ff79 	bl	8007a00 <_Balloc>
 8007b0e:	4680      	mov	r8, r0
 8007b10:	b928      	cbnz	r0, 8007b1e <__multadd+0x5a>
 8007b12:	4602      	mov	r2, r0
 8007b14:	4b0c      	ldr	r3, [pc, #48]	@ (8007b48 <__multadd+0x84>)
 8007b16:	480d      	ldr	r0, [pc, #52]	@ (8007b4c <__multadd+0x88>)
 8007b18:	21ba      	movs	r1, #186	@ 0xba
 8007b1a:	f000 fd7b 	bl	8008614 <__assert_func>
 8007b1e:	6922      	ldr	r2, [r4, #16]
 8007b20:	3202      	adds	r2, #2
 8007b22:	f104 010c 	add.w	r1, r4, #12
 8007b26:	0092      	lsls	r2, r2, #2
 8007b28:	300c      	adds	r0, #12
 8007b2a:	f000 fd65 	bl	80085f8 <memcpy>
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4638      	mov	r0, r7
 8007b32:	f7ff ffa5 	bl	8007a80 <_Bfree>
 8007b36:	4644      	mov	r4, r8
 8007b38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b3c:	3501      	adds	r5, #1
 8007b3e:	615e      	str	r6, [r3, #20]
 8007b40:	6125      	str	r5, [r4, #16]
 8007b42:	4620      	mov	r0, r4
 8007b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b48:	08008930 	.word	0x08008930
 8007b4c:	08008941 	.word	0x08008941

08007b50 <__hi0bits>:
 8007b50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b54:	4603      	mov	r3, r0
 8007b56:	bf36      	itet	cc
 8007b58:	0403      	lslcc	r3, r0, #16
 8007b5a:	2000      	movcs	r0, #0
 8007b5c:	2010      	movcc	r0, #16
 8007b5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b62:	bf3c      	itt	cc
 8007b64:	021b      	lslcc	r3, r3, #8
 8007b66:	3008      	addcc	r0, #8
 8007b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b6c:	bf3c      	itt	cc
 8007b6e:	011b      	lslcc	r3, r3, #4
 8007b70:	3004      	addcc	r0, #4
 8007b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b76:	bf3c      	itt	cc
 8007b78:	009b      	lslcc	r3, r3, #2
 8007b7a:	3002      	addcc	r0, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	db05      	blt.n	8007b8c <__hi0bits+0x3c>
 8007b80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b84:	f100 0001 	add.w	r0, r0, #1
 8007b88:	bf08      	it	eq
 8007b8a:	2020      	moveq	r0, #32
 8007b8c:	4770      	bx	lr

08007b8e <__lo0bits>:
 8007b8e:	6803      	ldr	r3, [r0, #0]
 8007b90:	4602      	mov	r2, r0
 8007b92:	f013 0007 	ands.w	r0, r3, #7
 8007b96:	d00b      	beq.n	8007bb0 <__lo0bits+0x22>
 8007b98:	07d9      	lsls	r1, r3, #31
 8007b9a:	d421      	bmi.n	8007be0 <__lo0bits+0x52>
 8007b9c:	0798      	lsls	r0, r3, #30
 8007b9e:	bf49      	itett	mi
 8007ba0:	085b      	lsrmi	r3, r3, #1
 8007ba2:	089b      	lsrpl	r3, r3, #2
 8007ba4:	2001      	movmi	r0, #1
 8007ba6:	6013      	strmi	r3, [r2, #0]
 8007ba8:	bf5c      	itt	pl
 8007baa:	6013      	strpl	r3, [r2, #0]
 8007bac:	2002      	movpl	r0, #2
 8007bae:	4770      	bx	lr
 8007bb0:	b299      	uxth	r1, r3
 8007bb2:	b909      	cbnz	r1, 8007bb8 <__lo0bits+0x2a>
 8007bb4:	0c1b      	lsrs	r3, r3, #16
 8007bb6:	2010      	movs	r0, #16
 8007bb8:	b2d9      	uxtb	r1, r3
 8007bba:	b909      	cbnz	r1, 8007bc0 <__lo0bits+0x32>
 8007bbc:	3008      	adds	r0, #8
 8007bbe:	0a1b      	lsrs	r3, r3, #8
 8007bc0:	0719      	lsls	r1, r3, #28
 8007bc2:	bf04      	itt	eq
 8007bc4:	091b      	lsreq	r3, r3, #4
 8007bc6:	3004      	addeq	r0, #4
 8007bc8:	0799      	lsls	r1, r3, #30
 8007bca:	bf04      	itt	eq
 8007bcc:	089b      	lsreq	r3, r3, #2
 8007bce:	3002      	addeq	r0, #2
 8007bd0:	07d9      	lsls	r1, r3, #31
 8007bd2:	d403      	bmi.n	8007bdc <__lo0bits+0x4e>
 8007bd4:	085b      	lsrs	r3, r3, #1
 8007bd6:	f100 0001 	add.w	r0, r0, #1
 8007bda:	d003      	beq.n	8007be4 <__lo0bits+0x56>
 8007bdc:	6013      	str	r3, [r2, #0]
 8007bde:	4770      	bx	lr
 8007be0:	2000      	movs	r0, #0
 8007be2:	4770      	bx	lr
 8007be4:	2020      	movs	r0, #32
 8007be6:	4770      	bx	lr

08007be8 <__i2b>:
 8007be8:	b510      	push	{r4, lr}
 8007bea:	460c      	mov	r4, r1
 8007bec:	2101      	movs	r1, #1
 8007bee:	f7ff ff07 	bl	8007a00 <_Balloc>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	b928      	cbnz	r0, 8007c02 <__i2b+0x1a>
 8007bf6:	4b05      	ldr	r3, [pc, #20]	@ (8007c0c <__i2b+0x24>)
 8007bf8:	4805      	ldr	r0, [pc, #20]	@ (8007c10 <__i2b+0x28>)
 8007bfa:	f240 1145 	movw	r1, #325	@ 0x145
 8007bfe:	f000 fd09 	bl	8008614 <__assert_func>
 8007c02:	2301      	movs	r3, #1
 8007c04:	6144      	str	r4, [r0, #20]
 8007c06:	6103      	str	r3, [r0, #16]
 8007c08:	bd10      	pop	{r4, pc}
 8007c0a:	bf00      	nop
 8007c0c:	08008930 	.word	0x08008930
 8007c10:	08008941 	.word	0x08008941

08007c14 <__multiply>:
 8007c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c18:	4617      	mov	r7, r2
 8007c1a:	690a      	ldr	r2, [r1, #16]
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	bfa8      	it	ge
 8007c22:	463b      	movge	r3, r7
 8007c24:	4689      	mov	r9, r1
 8007c26:	bfa4      	itt	ge
 8007c28:	460f      	movge	r7, r1
 8007c2a:	4699      	movge	r9, r3
 8007c2c:	693d      	ldr	r5, [r7, #16]
 8007c2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	6879      	ldr	r1, [r7, #4]
 8007c36:	eb05 060a 	add.w	r6, r5, sl
 8007c3a:	42b3      	cmp	r3, r6
 8007c3c:	b085      	sub	sp, #20
 8007c3e:	bfb8      	it	lt
 8007c40:	3101      	addlt	r1, #1
 8007c42:	f7ff fedd 	bl	8007a00 <_Balloc>
 8007c46:	b930      	cbnz	r0, 8007c56 <__multiply+0x42>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	4b41      	ldr	r3, [pc, #260]	@ (8007d50 <__multiply+0x13c>)
 8007c4c:	4841      	ldr	r0, [pc, #260]	@ (8007d54 <__multiply+0x140>)
 8007c4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c52:	f000 fcdf 	bl	8008614 <__assert_func>
 8007c56:	f100 0414 	add.w	r4, r0, #20
 8007c5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c5e:	4623      	mov	r3, r4
 8007c60:	2200      	movs	r2, #0
 8007c62:	4573      	cmp	r3, lr
 8007c64:	d320      	bcc.n	8007ca8 <__multiply+0x94>
 8007c66:	f107 0814 	add.w	r8, r7, #20
 8007c6a:	f109 0114 	add.w	r1, r9, #20
 8007c6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c76:	9302      	str	r3, [sp, #8]
 8007c78:	1beb      	subs	r3, r5, r7
 8007c7a:	3b15      	subs	r3, #21
 8007c7c:	f023 0303 	bic.w	r3, r3, #3
 8007c80:	3304      	adds	r3, #4
 8007c82:	3715      	adds	r7, #21
 8007c84:	42bd      	cmp	r5, r7
 8007c86:	bf38      	it	cc
 8007c88:	2304      	movcc	r3, #4
 8007c8a:	9301      	str	r3, [sp, #4]
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	9103      	str	r1, [sp, #12]
 8007c90:	428b      	cmp	r3, r1
 8007c92:	d80c      	bhi.n	8007cae <__multiply+0x9a>
 8007c94:	2e00      	cmp	r6, #0
 8007c96:	dd03      	ble.n	8007ca0 <__multiply+0x8c>
 8007c98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d055      	beq.n	8007d4c <__multiply+0x138>
 8007ca0:	6106      	str	r6, [r0, #16]
 8007ca2:	b005      	add	sp, #20
 8007ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca8:	f843 2b04 	str.w	r2, [r3], #4
 8007cac:	e7d9      	b.n	8007c62 <__multiply+0x4e>
 8007cae:	f8b1 a000 	ldrh.w	sl, [r1]
 8007cb2:	f1ba 0f00 	cmp.w	sl, #0
 8007cb6:	d01f      	beq.n	8007cf8 <__multiply+0xe4>
 8007cb8:	46c4      	mov	ip, r8
 8007cba:	46a1      	mov	r9, r4
 8007cbc:	2700      	movs	r7, #0
 8007cbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cc2:	f8d9 3000 	ldr.w	r3, [r9]
 8007cc6:	fa1f fb82 	uxth.w	fp, r2
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007cd0:	443b      	add	r3, r7
 8007cd2:	f8d9 7000 	ldr.w	r7, [r9]
 8007cd6:	0c12      	lsrs	r2, r2, #16
 8007cd8:	0c3f      	lsrs	r7, r7, #16
 8007cda:	fb0a 7202 	mla	r2, sl, r2, r7
 8007cde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ce8:	4565      	cmp	r5, ip
 8007cea:	f849 3b04 	str.w	r3, [r9], #4
 8007cee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007cf2:	d8e4      	bhi.n	8007cbe <__multiply+0xaa>
 8007cf4:	9b01      	ldr	r3, [sp, #4]
 8007cf6:	50e7      	str	r7, [r4, r3]
 8007cf8:	9b03      	ldr	r3, [sp, #12]
 8007cfa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007cfe:	3104      	adds	r1, #4
 8007d00:	f1b9 0f00 	cmp.w	r9, #0
 8007d04:	d020      	beq.n	8007d48 <__multiply+0x134>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	4647      	mov	r7, r8
 8007d0a:	46a4      	mov	ip, r4
 8007d0c:	f04f 0a00 	mov.w	sl, #0
 8007d10:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d14:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d18:	fb09 220b 	mla	r2, r9, fp, r2
 8007d1c:	4452      	add	r2, sl
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d24:	f84c 3b04 	str.w	r3, [ip], #4
 8007d28:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d30:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d34:	fb09 330a 	mla	r3, r9, sl, r3
 8007d38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d3c:	42bd      	cmp	r5, r7
 8007d3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d42:	d8e5      	bhi.n	8007d10 <__multiply+0xfc>
 8007d44:	9a01      	ldr	r2, [sp, #4]
 8007d46:	50a3      	str	r3, [r4, r2]
 8007d48:	3404      	adds	r4, #4
 8007d4a:	e79f      	b.n	8007c8c <__multiply+0x78>
 8007d4c:	3e01      	subs	r6, #1
 8007d4e:	e7a1      	b.n	8007c94 <__multiply+0x80>
 8007d50:	08008930 	.word	0x08008930
 8007d54:	08008941 	.word	0x08008941

08007d58 <__pow5mult>:
 8007d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	4615      	mov	r5, r2
 8007d5e:	f012 0203 	ands.w	r2, r2, #3
 8007d62:	4607      	mov	r7, r0
 8007d64:	460e      	mov	r6, r1
 8007d66:	d007      	beq.n	8007d78 <__pow5mult+0x20>
 8007d68:	4c25      	ldr	r4, [pc, #148]	@ (8007e00 <__pow5mult+0xa8>)
 8007d6a:	3a01      	subs	r2, #1
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d72:	f7ff fea7 	bl	8007ac4 <__multadd>
 8007d76:	4606      	mov	r6, r0
 8007d78:	10ad      	asrs	r5, r5, #2
 8007d7a:	d03d      	beq.n	8007df8 <__pow5mult+0xa0>
 8007d7c:	69fc      	ldr	r4, [r7, #28]
 8007d7e:	b97c      	cbnz	r4, 8007da0 <__pow5mult+0x48>
 8007d80:	2010      	movs	r0, #16
 8007d82:	f7ff fd87 	bl	8007894 <malloc>
 8007d86:	4602      	mov	r2, r0
 8007d88:	61f8      	str	r0, [r7, #28]
 8007d8a:	b928      	cbnz	r0, 8007d98 <__pow5mult+0x40>
 8007d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8007e04 <__pow5mult+0xac>)
 8007d8e:	481e      	ldr	r0, [pc, #120]	@ (8007e08 <__pow5mult+0xb0>)
 8007d90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d94:	f000 fc3e 	bl	8008614 <__assert_func>
 8007d98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d9c:	6004      	str	r4, [r0, #0]
 8007d9e:	60c4      	str	r4, [r0, #12]
 8007da0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007da4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007da8:	b94c      	cbnz	r4, 8007dbe <__pow5mult+0x66>
 8007daa:	f240 2171 	movw	r1, #625	@ 0x271
 8007dae:	4638      	mov	r0, r7
 8007db0:	f7ff ff1a 	bl	8007be8 <__i2b>
 8007db4:	2300      	movs	r3, #0
 8007db6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dba:	4604      	mov	r4, r0
 8007dbc:	6003      	str	r3, [r0, #0]
 8007dbe:	f04f 0900 	mov.w	r9, #0
 8007dc2:	07eb      	lsls	r3, r5, #31
 8007dc4:	d50a      	bpl.n	8007ddc <__pow5mult+0x84>
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4622      	mov	r2, r4
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f7ff ff22 	bl	8007c14 <__multiply>
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	4680      	mov	r8, r0
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7ff fe53 	bl	8007a80 <_Bfree>
 8007dda:	4646      	mov	r6, r8
 8007ddc:	106d      	asrs	r5, r5, #1
 8007dde:	d00b      	beq.n	8007df8 <__pow5mult+0xa0>
 8007de0:	6820      	ldr	r0, [r4, #0]
 8007de2:	b938      	cbnz	r0, 8007df4 <__pow5mult+0x9c>
 8007de4:	4622      	mov	r2, r4
 8007de6:	4621      	mov	r1, r4
 8007de8:	4638      	mov	r0, r7
 8007dea:	f7ff ff13 	bl	8007c14 <__multiply>
 8007dee:	6020      	str	r0, [r4, #0]
 8007df0:	f8c0 9000 	str.w	r9, [r0]
 8007df4:	4604      	mov	r4, r0
 8007df6:	e7e4      	b.n	8007dc2 <__pow5mult+0x6a>
 8007df8:	4630      	mov	r0, r6
 8007dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfe:	bf00      	nop
 8007e00:	080089f4 	.word	0x080089f4
 8007e04:	080088c1 	.word	0x080088c1
 8007e08:	08008941 	.word	0x08008941

08007e0c <__lshift>:
 8007e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e10:	460c      	mov	r4, r1
 8007e12:	6849      	ldr	r1, [r1, #4]
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e1a:	68a3      	ldr	r3, [r4, #8]
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	4691      	mov	r9, r2
 8007e20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e24:	f108 0601 	add.w	r6, r8, #1
 8007e28:	42b3      	cmp	r3, r6
 8007e2a:	db0b      	blt.n	8007e44 <__lshift+0x38>
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff fde7 	bl	8007a00 <_Balloc>
 8007e32:	4605      	mov	r5, r0
 8007e34:	b948      	cbnz	r0, 8007e4a <__lshift+0x3e>
 8007e36:	4602      	mov	r2, r0
 8007e38:	4b28      	ldr	r3, [pc, #160]	@ (8007edc <__lshift+0xd0>)
 8007e3a:	4829      	ldr	r0, [pc, #164]	@ (8007ee0 <__lshift+0xd4>)
 8007e3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e40:	f000 fbe8 	bl	8008614 <__assert_func>
 8007e44:	3101      	adds	r1, #1
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	e7ee      	b.n	8007e28 <__lshift+0x1c>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f100 0114 	add.w	r1, r0, #20
 8007e50:	f100 0210 	add.w	r2, r0, #16
 8007e54:	4618      	mov	r0, r3
 8007e56:	4553      	cmp	r3, sl
 8007e58:	db33      	blt.n	8007ec2 <__lshift+0xb6>
 8007e5a:	6920      	ldr	r0, [r4, #16]
 8007e5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e60:	f104 0314 	add.w	r3, r4, #20
 8007e64:	f019 091f 	ands.w	r9, r9, #31
 8007e68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e70:	d02b      	beq.n	8007eca <__lshift+0xbe>
 8007e72:	f1c9 0e20 	rsb	lr, r9, #32
 8007e76:	468a      	mov	sl, r1
 8007e78:	2200      	movs	r2, #0
 8007e7a:	6818      	ldr	r0, [r3, #0]
 8007e7c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e80:	4310      	orrs	r0, r2
 8007e82:	f84a 0b04 	str.w	r0, [sl], #4
 8007e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e8a:	459c      	cmp	ip, r3
 8007e8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e90:	d8f3      	bhi.n	8007e7a <__lshift+0x6e>
 8007e92:	ebac 0304 	sub.w	r3, ip, r4
 8007e96:	3b15      	subs	r3, #21
 8007e98:	f023 0303 	bic.w	r3, r3, #3
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	f104 0015 	add.w	r0, r4, #21
 8007ea2:	4560      	cmp	r0, ip
 8007ea4:	bf88      	it	hi
 8007ea6:	2304      	movhi	r3, #4
 8007ea8:	50ca      	str	r2, [r1, r3]
 8007eaa:	b10a      	cbz	r2, 8007eb0 <__lshift+0xa4>
 8007eac:	f108 0602 	add.w	r6, r8, #2
 8007eb0:	3e01      	subs	r6, #1
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	612e      	str	r6, [r5, #16]
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	f7ff fde2 	bl	8007a80 <_Bfree>
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	e7c5      	b.n	8007e56 <__lshift+0x4a>
 8007eca:	3904      	subs	r1, #4
 8007ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ed4:	459c      	cmp	ip, r3
 8007ed6:	d8f9      	bhi.n	8007ecc <__lshift+0xc0>
 8007ed8:	e7ea      	b.n	8007eb0 <__lshift+0xa4>
 8007eda:	bf00      	nop
 8007edc:	08008930 	.word	0x08008930
 8007ee0:	08008941 	.word	0x08008941

08007ee4 <__mcmp>:
 8007ee4:	690a      	ldr	r2, [r1, #16]
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	6900      	ldr	r0, [r0, #16]
 8007eea:	1a80      	subs	r0, r0, r2
 8007eec:	b530      	push	{r4, r5, lr}
 8007eee:	d10e      	bne.n	8007f0e <__mcmp+0x2a>
 8007ef0:	3314      	adds	r3, #20
 8007ef2:	3114      	adds	r1, #20
 8007ef4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ef8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007efc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f04:	4295      	cmp	r5, r2
 8007f06:	d003      	beq.n	8007f10 <__mcmp+0x2c>
 8007f08:	d205      	bcs.n	8007f16 <__mcmp+0x32>
 8007f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0e:	bd30      	pop	{r4, r5, pc}
 8007f10:	42a3      	cmp	r3, r4
 8007f12:	d3f3      	bcc.n	8007efc <__mcmp+0x18>
 8007f14:	e7fb      	b.n	8007f0e <__mcmp+0x2a>
 8007f16:	2001      	movs	r0, #1
 8007f18:	e7f9      	b.n	8007f0e <__mcmp+0x2a>
	...

08007f1c <__mdiff>:
 8007f1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	4689      	mov	r9, r1
 8007f22:	4606      	mov	r6, r0
 8007f24:	4611      	mov	r1, r2
 8007f26:	4648      	mov	r0, r9
 8007f28:	4614      	mov	r4, r2
 8007f2a:	f7ff ffdb 	bl	8007ee4 <__mcmp>
 8007f2e:	1e05      	subs	r5, r0, #0
 8007f30:	d112      	bne.n	8007f58 <__mdiff+0x3c>
 8007f32:	4629      	mov	r1, r5
 8007f34:	4630      	mov	r0, r6
 8007f36:	f7ff fd63 	bl	8007a00 <_Balloc>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	b928      	cbnz	r0, 8007f4a <__mdiff+0x2e>
 8007f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800803c <__mdiff+0x120>)
 8007f40:	f240 2137 	movw	r1, #567	@ 0x237
 8007f44:	483e      	ldr	r0, [pc, #248]	@ (8008040 <__mdiff+0x124>)
 8007f46:	f000 fb65 	bl	8008614 <__assert_func>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f50:	4610      	mov	r0, r2
 8007f52:	b003      	add	sp, #12
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	bfbc      	itt	lt
 8007f5a:	464b      	movlt	r3, r9
 8007f5c:	46a1      	movlt	r9, r4
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f64:	bfba      	itte	lt
 8007f66:	461c      	movlt	r4, r3
 8007f68:	2501      	movlt	r5, #1
 8007f6a:	2500      	movge	r5, #0
 8007f6c:	f7ff fd48 	bl	8007a00 <_Balloc>
 8007f70:	4602      	mov	r2, r0
 8007f72:	b918      	cbnz	r0, 8007f7c <__mdiff+0x60>
 8007f74:	4b31      	ldr	r3, [pc, #196]	@ (800803c <__mdiff+0x120>)
 8007f76:	f240 2145 	movw	r1, #581	@ 0x245
 8007f7a:	e7e3      	b.n	8007f44 <__mdiff+0x28>
 8007f7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f80:	6926      	ldr	r6, [r4, #16]
 8007f82:	60c5      	str	r5, [r0, #12]
 8007f84:	f109 0310 	add.w	r3, r9, #16
 8007f88:	f109 0514 	add.w	r5, r9, #20
 8007f8c:	f104 0e14 	add.w	lr, r4, #20
 8007f90:	f100 0b14 	add.w	fp, r0, #20
 8007f94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f9c:	9301      	str	r3, [sp, #4]
 8007f9e:	46d9      	mov	r9, fp
 8007fa0:	f04f 0c00 	mov.w	ip, #0
 8007fa4:	9b01      	ldr	r3, [sp, #4]
 8007fa6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007faa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007fae:	9301      	str	r3, [sp, #4]
 8007fb0:	fa1f f38a 	uxth.w	r3, sl
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	b283      	uxth	r3, r0
 8007fb8:	1acb      	subs	r3, r1, r3
 8007fba:	0c00      	lsrs	r0, r0, #16
 8007fbc:	4463      	add	r3, ip
 8007fbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007fc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007fcc:	4576      	cmp	r6, lr
 8007fce:	f849 3b04 	str.w	r3, [r9], #4
 8007fd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fd6:	d8e5      	bhi.n	8007fa4 <__mdiff+0x88>
 8007fd8:	1b33      	subs	r3, r6, r4
 8007fda:	3b15      	subs	r3, #21
 8007fdc:	f023 0303 	bic.w	r3, r3, #3
 8007fe0:	3415      	adds	r4, #21
 8007fe2:	3304      	adds	r3, #4
 8007fe4:	42a6      	cmp	r6, r4
 8007fe6:	bf38      	it	cc
 8007fe8:	2304      	movcc	r3, #4
 8007fea:	441d      	add	r5, r3
 8007fec:	445b      	add	r3, fp
 8007fee:	461e      	mov	r6, r3
 8007ff0:	462c      	mov	r4, r5
 8007ff2:	4544      	cmp	r4, r8
 8007ff4:	d30e      	bcc.n	8008014 <__mdiff+0xf8>
 8007ff6:	f108 0103 	add.w	r1, r8, #3
 8007ffa:	1b49      	subs	r1, r1, r5
 8007ffc:	f021 0103 	bic.w	r1, r1, #3
 8008000:	3d03      	subs	r5, #3
 8008002:	45a8      	cmp	r8, r5
 8008004:	bf38      	it	cc
 8008006:	2100      	movcc	r1, #0
 8008008:	440b      	add	r3, r1
 800800a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800800e:	b191      	cbz	r1, 8008036 <__mdiff+0x11a>
 8008010:	6117      	str	r7, [r2, #16]
 8008012:	e79d      	b.n	8007f50 <__mdiff+0x34>
 8008014:	f854 1b04 	ldr.w	r1, [r4], #4
 8008018:	46e6      	mov	lr, ip
 800801a:	0c08      	lsrs	r0, r1, #16
 800801c:	fa1c fc81 	uxtah	ip, ip, r1
 8008020:	4471      	add	r1, lr
 8008022:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008026:	b289      	uxth	r1, r1
 8008028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800802c:	f846 1b04 	str.w	r1, [r6], #4
 8008030:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008034:	e7dd      	b.n	8007ff2 <__mdiff+0xd6>
 8008036:	3f01      	subs	r7, #1
 8008038:	e7e7      	b.n	800800a <__mdiff+0xee>
 800803a:	bf00      	nop
 800803c:	08008930 	.word	0x08008930
 8008040:	08008941 	.word	0x08008941

08008044 <__d2b>:
 8008044:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008048:	460f      	mov	r7, r1
 800804a:	2101      	movs	r1, #1
 800804c:	ec59 8b10 	vmov	r8, r9, d0
 8008050:	4616      	mov	r6, r2
 8008052:	f7ff fcd5 	bl	8007a00 <_Balloc>
 8008056:	4604      	mov	r4, r0
 8008058:	b930      	cbnz	r0, 8008068 <__d2b+0x24>
 800805a:	4602      	mov	r2, r0
 800805c:	4b23      	ldr	r3, [pc, #140]	@ (80080ec <__d2b+0xa8>)
 800805e:	4824      	ldr	r0, [pc, #144]	@ (80080f0 <__d2b+0xac>)
 8008060:	f240 310f 	movw	r1, #783	@ 0x30f
 8008064:	f000 fad6 	bl	8008614 <__assert_func>
 8008068:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800806c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008070:	b10d      	cbz	r5, 8008076 <__d2b+0x32>
 8008072:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008076:	9301      	str	r3, [sp, #4]
 8008078:	f1b8 0300 	subs.w	r3, r8, #0
 800807c:	d023      	beq.n	80080c6 <__d2b+0x82>
 800807e:	4668      	mov	r0, sp
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	f7ff fd84 	bl	8007b8e <__lo0bits>
 8008086:	e9dd 1200 	ldrd	r1, r2, [sp]
 800808a:	b1d0      	cbz	r0, 80080c2 <__d2b+0x7e>
 800808c:	f1c0 0320 	rsb	r3, r0, #32
 8008090:	fa02 f303 	lsl.w	r3, r2, r3
 8008094:	430b      	orrs	r3, r1
 8008096:	40c2      	lsrs	r2, r0
 8008098:	6163      	str	r3, [r4, #20]
 800809a:	9201      	str	r2, [sp, #4]
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	61a3      	str	r3, [r4, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	bf0c      	ite	eq
 80080a4:	2201      	moveq	r2, #1
 80080a6:	2202      	movne	r2, #2
 80080a8:	6122      	str	r2, [r4, #16]
 80080aa:	b1a5      	cbz	r5, 80080d6 <__d2b+0x92>
 80080ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80080b0:	4405      	add	r5, r0
 80080b2:	603d      	str	r5, [r7, #0]
 80080b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80080b8:	6030      	str	r0, [r6, #0]
 80080ba:	4620      	mov	r0, r4
 80080bc:	b003      	add	sp, #12
 80080be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080c2:	6161      	str	r1, [r4, #20]
 80080c4:	e7ea      	b.n	800809c <__d2b+0x58>
 80080c6:	a801      	add	r0, sp, #4
 80080c8:	f7ff fd61 	bl	8007b8e <__lo0bits>
 80080cc:	9b01      	ldr	r3, [sp, #4]
 80080ce:	6163      	str	r3, [r4, #20]
 80080d0:	3020      	adds	r0, #32
 80080d2:	2201      	movs	r2, #1
 80080d4:	e7e8      	b.n	80080a8 <__d2b+0x64>
 80080d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080de:	6038      	str	r0, [r7, #0]
 80080e0:	6918      	ldr	r0, [r3, #16]
 80080e2:	f7ff fd35 	bl	8007b50 <__hi0bits>
 80080e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ea:	e7e5      	b.n	80080b8 <__d2b+0x74>
 80080ec:	08008930 	.word	0x08008930
 80080f0:	08008941 	.word	0x08008941

080080f4 <__sfputc_r>:
 80080f4:	6893      	ldr	r3, [r2, #8]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	b410      	push	{r4}
 80080fc:	6093      	str	r3, [r2, #8]
 80080fe:	da08      	bge.n	8008112 <__sfputc_r+0x1e>
 8008100:	6994      	ldr	r4, [r2, #24]
 8008102:	42a3      	cmp	r3, r4
 8008104:	db01      	blt.n	800810a <__sfputc_r+0x16>
 8008106:	290a      	cmp	r1, #10
 8008108:	d103      	bne.n	8008112 <__sfputc_r+0x1e>
 800810a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800810e:	f7fe bc08 	b.w	8006922 <__swbuf_r>
 8008112:	6813      	ldr	r3, [r2, #0]
 8008114:	1c58      	adds	r0, r3, #1
 8008116:	6010      	str	r0, [r2, #0]
 8008118:	7019      	strb	r1, [r3, #0]
 800811a:	4608      	mov	r0, r1
 800811c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008120:	4770      	bx	lr

08008122 <__sfputs_r>:
 8008122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008124:	4606      	mov	r6, r0
 8008126:	460f      	mov	r7, r1
 8008128:	4614      	mov	r4, r2
 800812a:	18d5      	adds	r5, r2, r3
 800812c:	42ac      	cmp	r4, r5
 800812e:	d101      	bne.n	8008134 <__sfputs_r+0x12>
 8008130:	2000      	movs	r0, #0
 8008132:	e007      	b.n	8008144 <__sfputs_r+0x22>
 8008134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008138:	463a      	mov	r2, r7
 800813a:	4630      	mov	r0, r6
 800813c:	f7ff ffda 	bl	80080f4 <__sfputc_r>
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	d1f3      	bne.n	800812c <__sfputs_r+0xa>
 8008144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008148 <_vfiprintf_r>:
 8008148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814c:	460d      	mov	r5, r1
 800814e:	b09d      	sub	sp, #116	@ 0x74
 8008150:	4614      	mov	r4, r2
 8008152:	4698      	mov	r8, r3
 8008154:	4606      	mov	r6, r0
 8008156:	b118      	cbz	r0, 8008160 <_vfiprintf_r+0x18>
 8008158:	6a03      	ldr	r3, [r0, #32]
 800815a:	b90b      	cbnz	r3, 8008160 <_vfiprintf_r+0x18>
 800815c:	f7fe faf8 	bl	8006750 <__sinit>
 8008160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008162:	07d9      	lsls	r1, r3, #31
 8008164:	d405      	bmi.n	8008172 <_vfiprintf_r+0x2a>
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	059a      	lsls	r2, r3, #22
 800816a:	d402      	bmi.n	8008172 <_vfiprintf_r+0x2a>
 800816c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800816e:	f7fe fcea 	bl	8006b46 <__retarget_lock_acquire_recursive>
 8008172:	89ab      	ldrh	r3, [r5, #12]
 8008174:	071b      	lsls	r3, r3, #28
 8008176:	d501      	bpl.n	800817c <_vfiprintf_r+0x34>
 8008178:	692b      	ldr	r3, [r5, #16]
 800817a:	b99b      	cbnz	r3, 80081a4 <_vfiprintf_r+0x5c>
 800817c:	4629      	mov	r1, r5
 800817e:	4630      	mov	r0, r6
 8008180:	f7fe fc0e 	bl	80069a0 <__swsetup_r>
 8008184:	b170      	cbz	r0, 80081a4 <_vfiprintf_r+0x5c>
 8008186:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008188:	07dc      	lsls	r4, r3, #31
 800818a:	d504      	bpl.n	8008196 <_vfiprintf_r+0x4e>
 800818c:	f04f 30ff 	mov.w	r0, #4294967295
 8008190:	b01d      	add	sp, #116	@ 0x74
 8008192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008196:	89ab      	ldrh	r3, [r5, #12]
 8008198:	0598      	lsls	r0, r3, #22
 800819a:	d4f7      	bmi.n	800818c <_vfiprintf_r+0x44>
 800819c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800819e:	f7fe fcd3 	bl	8006b48 <__retarget_lock_release_recursive>
 80081a2:	e7f3      	b.n	800818c <_vfiprintf_r+0x44>
 80081a4:	2300      	movs	r3, #0
 80081a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a8:	2320      	movs	r3, #32
 80081aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80081b2:	2330      	movs	r3, #48	@ 0x30
 80081b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008364 <_vfiprintf_r+0x21c>
 80081b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081bc:	f04f 0901 	mov.w	r9, #1
 80081c0:	4623      	mov	r3, r4
 80081c2:	469a      	mov	sl, r3
 80081c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081c8:	b10a      	cbz	r2, 80081ce <_vfiprintf_r+0x86>
 80081ca:	2a25      	cmp	r2, #37	@ 0x25
 80081cc:	d1f9      	bne.n	80081c2 <_vfiprintf_r+0x7a>
 80081ce:	ebba 0b04 	subs.w	fp, sl, r4
 80081d2:	d00b      	beq.n	80081ec <_vfiprintf_r+0xa4>
 80081d4:	465b      	mov	r3, fp
 80081d6:	4622      	mov	r2, r4
 80081d8:	4629      	mov	r1, r5
 80081da:	4630      	mov	r0, r6
 80081dc:	f7ff ffa1 	bl	8008122 <__sfputs_r>
 80081e0:	3001      	adds	r0, #1
 80081e2:	f000 80a7 	beq.w	8008334 <_vfiprintf_r+0x1ec>
 80081e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081e8:	445a      	add	r2, fp
 80081ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80081ec:	f89a 3000 	ldrb.w	r3, [sl]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f000 809f 	beq.w	8008334 <_vfiprintf_r+0x1ec>
 80081f6:	2300      	movs	r3, #0
 80081f8:	f04f 32ff 	mov.w	r2, #4294967295
 80081fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008200:	f10a 0a01 	add.w	sl, sl, #1
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	9307      	str	r3, [sp, #28]
 8008208:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800820c:	931a      	str	r3, [sp, #104]	@ 0x68
 800820e:	4654      	mov	r4, sl
 8008210:	2205      	movs	r2, #5
 8008212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008216:	4853      	ldr	r0, [pc, #332]	@ (8008364 <_vfiprintf_r+0x21c>)
 8008218:	f7f8 f802 	bl	8000220 <memchr>
 800821c:	9a04      	ldr	r2, [sp, #16]
 800821e:	b9d8      	cbnz	r0, 8008258 <_vfiprintf_r+0x110>
 8008220:	06d1      	lsls	r1, r2, #27
 8008222:	bf44      	itt	mi
 8008224:	2320      	movmi	r3, #32
 8008226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800822a:	0713      	lsls	r3, r2, #28
 800822c:	bf44      	itt	mi
 800822e:	232b      	movmi	r3, #43	@ 0x2b
 8008230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008234:	f89a 3000 	ldrb.w	r3, [sl]
 8008238:	2b2a      	cmp	r3, #42	@ 0x2a
 800823a:	d015      	beq.n	8008268 <_vfiprintf_r+0x120>
 800823c:	9a07      	ldr	r2, [sp, #28]
 800823e:	4654      	mov	r4, sl
 8008240:	2000      	movs	r0, #0
 8008242:	f04f 0c0a 	mov.w	ip, #10
 8008246:	4621      	mov	r1, r4
 8008248:	f811 3b01 	ldrb.w	r3, [r1], #1
 800824c:	3b30      	subs	r3, #48	@ 0x30
 800824e:	2b09      	cmp	r3, #9
 8008250:	d94b      	bls.n	80082ea <_vfiprintf_r+0x1a2>
 8008252:	b1b0      	cbz	r0, 8008282 <_vfiprintf_r+0x13a>
 8008254:	9207      	str	r2, [sp, #28]
 8008256:	e014      	b.n	8008282 <_vfiprintf_r+0x13a>
 8008258:	eba0 0308 	sub.w	r3, r0, r8
 800825c:	fa09 f303 	lsl.w	r3, r9, r3
 8008260:	4313      	orrs	r3, r2
 8008262:	9304      	str	r3, [sp, #16]
 8008264:	46a2      	mov	sl, r4
 8008266:	e7d2      	b.n	800820e <_vfiprintf_r+0xc6>
 8008268:	9b03      	ldr	r3, [sp, #12]
 800826a:	1d19      	adds	r1, r3, #4
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	9103      	str	r1, [sp, #12]
 8008270:	2b00      	cmp	r3, #0
 8008272:	bfbb      	ittet	lt
 8008274:	425b      	neglt	r3, r3
 8008276:	f042 0202 	orrlt.w	r2, r2, #2
 800827a:	9307      	strge	r3, [sp, #28]
 800827c:	9307      	strlt	r3, [sp, #28]
 800827e:	bfb8      	it	lt
 8008280:	9204      	strlt	r2, [sp, #16]
 8008282:	7823      	ldrb	r3, [r4, #0]
 8008284:	2b2e      	cmp	r3, #46	@ 0x2e
 8008286:	d10a      	bne.n	800829e <_vfiprintf_r+0x156>
 8008288:	7863      	ldrb	r3, [r4, #1]
 800828a:	2b2a      	cmp	r3, #42	@ 0x2a
 800828c:	d132      	bne.n	80082f4 <_vfiprintf_r+0x1ac>
 800828e:	9b03      	ldr	r3, [sp, #12]
 8008290:	1d1a      	adds	r2, r3, #4
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	9203      	str	r2, [sp, #12]
 8008296:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800829a:	3402      	adds	r4, #2
 800829c:	9305      	str	r3, [sp, #20]
 800829e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008374 <_vfiprintf_r+0x22c>
 80082a2:	7821      	ldrb	r1, [r4, #0]
 80082a4:	2203      	movs	r2, #3
 80082a6:	4650      	mov	r0, sl
 80082a8:	f7f7 ffba 	bl	8000220 <memchr>
 80082ac:	b138      	cbz	r0, 80082be <_vfiprintf_r+0x176>
 80082ae:	9b04      	ldr	r3, [sp, #16]
 80082b0:	eba0 000a 	sub.w	r0, r0, sl
 80082b4:	2240      	movs	r2, #64	@ 0x40
 80082b6:	4082      	lsls	r2, r0
 80082b8:	4313      	orrs	r3, r2
 80082ba:	3401      	adds	r4, #1
 80082bc:	9304      	str	r3, [sp, #16]
 80082be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c2:	4829      	ldr	r0, [pc, #164]	@ (8008368 <_vfiprintf_r+0x220>)
 80082c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082c8:	2206      	movs	r2, #6
 80082ca:	f7f7 ffa9 	bl	8000220 <memchr>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d03f      	beq.n	8008352 <_vfiprintf_r+0x20a>
 80082d2:	4b26      	ldr	r3, [pc, #152]	@ (800836c <_vfiprintf_r+0x224>)
 80082d4:	bb1b      	cbnz	r3, 800831e <_vfiprintf_r+0x1d6>
 80082d6:	9b03      	ldr	r3, [sp, #12]
 80082d8:	3307      	adds	r3, #7
 80082da:	f023 0307 	bic.w	r3, r3, #7
 80082de:	3308      	adds	r3, #8
 80082e0:	9303      	str	r3, [sp, #12]
 80082e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e4:	443b      	add	r3, r7
 80082e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082e8:	e76a      	b.n	80081c0 <_vfiprintf_r+0x78>
 80082ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80082ee:	460c      	mov	r4, r1
 80082f0:	2001      	movs	r0, #1
 80082f2:	e7a8      	b.n	8008246 <_vfiprintf_r+0xfe>
 80082f4:	2300      	movs	r3, #0
 80082f6:	3401      	adds	r4, #1
 80082f8:	9305      	str	r3, [sp, #20]
 80082fa:	4619      	mov	r1, r3
 80082fc:	f04f 0c0a 	mov.w	ip, #10
 8008300:	4620      	mov	r0, r4
 8008302:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008306:	3a30      	subs	r2, #48	@ 0x30
 8008308:	2a09      	cmp	r2, #9
 800830a:	d903      	bls.n	8008314 <_vfiprintf_r+0x1cc>
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0c6      	beq.n	800829e <_vfiprintf_r+0x156>
 8008310:	9105      	str	r1, [sp, #20]
 8008312:	e7c4      	b.n	800829e <_vfiprintf_r+0x156>
 8008314:	fb0c 2101 	mla	r1, ip, r1, r2
 8008318:	4604      	mov	r4, r0
 800831a:	2301      	movs	r3, #1
 800831c:	e7f0      	b.n	8008300 <_vfiprintf_r+0x1b8>
 800831e:	ab03      	add	r3, sp, #12
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	462a      	mov	r2, r5
 8008324:	4b12      	ldr	r3, [pc, #72]	@ (8008370 <_vfiprintf_r+0x228>)
 8008326:	a904      	add	r1, sp, #16
 8008328:	4630      	mov	r0, r6
 800832a:	f7fd fdcf 	bl	8005ecc <_printf_float>
 800832e:	4607      	mov	r7, r0
 8008330:	1c78      	adds	r0, r7, #1
 8008332:	d1d6      	bne.n	80082e2 <_vfiprintf_r+0x19a>
 8008334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008336:	07d9      	lsls	r1, r3, #31
 8008338:	d405      	bmi.n	8008346 <_vfiprintf_r+0x1fe>
 800833a:	89ab      	ldrh	r3, [r5, #12]
 800833c:	059a      	lsls	r2, r3, #22
 800833e:	d402      	bmi.n	8008346 <_vfiprintf_r+0x1fe>
 8008340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008342:	f7fe fc01 	bl	8006b48 <__retarget_lock_release_recursive>
 8008346:	89ab      	ldrh	r3, [r5, #12]
 8008348:	065b      	lsls	r3, r3, #25
 800834a:	f53f af1f 	bmi.w	800818c <_vfiprintf_r+0x44>
 800834e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008350:	e71e      	b.n	8008190 <_vfiprintf_r+0x48>
 8008352:	ab03      	add	r3, sp, #12
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	462a      	mov	r2, r5
 8008358:	4b05      	ldr	r3, [pc, #20]	@ (8008370 <_vfiprintf_r+0x228>)
 800835a:	a904      	add	r1, sp, #16
 800835c:	4630      	mov	r0, r6
 800835e:	f7fe f84d 	bl	80063fc <_printf_i>
 8008362:	e7e4      	b.n	800832e <_vfiprintf_r+0x1e6>
 8008364:	0800899a 	.word	0x0800899a
 8008368:	080089a4 	.word	0x080089a4
 800836c:	08005ecd 	.word	0x08005ecd
 8008370:	08008123 	.word	0x08008123
 8008374:	080089a0 	.word	0x080089a0

08008378 <__sflush_r>:
 8008378:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800837c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008380:	0716      	lsls	r6, r2, #28
 8008382:	4605      	mov	r5, r0
 8008384:	460c      	mov	r4, r1
 8008386:	d454      	bmi.n	8008432 <__sflush_r+0xba>
 8008388:	684b      	ldr	r3, [r1, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	dc02      	bgt.n	8008394 <__sflush_r+0x1c>
 800838e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008390:	2b00      	cmp	r3, #0
 8008392:	dd48      	ble.n	8008426 <__sflush_r+0xae>
 8008394:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008396:	2e00      	cmp	r6, #0
 8008398:	d045      	beq.n	8008426 <__sflush_r+0xae>
 800839a:	2300      	movs	r3, #0
 800839c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80083a0:	682f      	ldr	r7, [r5, #0]
 80083a2:	6a21      	ldr	r1, [r4, #32]
 80083a4:	602b      	str	r3, [r5, #0]
 80083a6:	d030      	beq.n	800840a <__sflush_r+0x92>
 80083a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	0759      	lsls	r1, r3, #29
 80083ae:	d505      	bpl.n	80083bc <__sflush_r+0x44>
 80083b0:	6863      	ldr	r3, [r4, #4]
 80083b2:	1ad2      	subs	r2, r2, r3
 80083b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083b6:	b10b      	cbz	r3, 80083bc <__sflush_r+0x44>
 80083b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083ba:	1ad2      	subs	r2, r2, r3
 80083bc:	2300      	movs	r3, #0
 80083be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083c0:	6a21      	ldr	r1, [r4, #32]
 80083c2:	4628      	mov	r0, r5
 80083c4:	47b0      	blx	r6
 80083c6:	1c43      	adds	r3, r0, #1
 80083c8:	89a3      	ldrh	r3, [r4, #12]
 80083ca:	d106      	bne.n	80083da <__sflush_r+0x62>
 80083cc:	6829      	ldr	r1, [r5, #0]
 80083ce:	291d      	cmp	r1, #29
 80083d0:	d82b      	bhi.n	800842a <__sflush_r+0xb2>
 80083d2:	4a2a      	ldr	r2, [pc, #168]	@ (800847c <__sflush_r+0x104>)
 80083d4:	40ca      	lsrs	r2, r1
 80083d6:	07d6      	lsls	r6, r2, #31
 80083d8:	d527      	bpl.n	800842a <__sflush_r+0xb2>
 80083da:	2200      	movs	r2, #0
 80083dc:	6062      	str	r2, [r4, #4]
 80083de:	04d9      	lsls	r1, r3, #19
 80083e0:	6922      	ldr	r2, [r4, #16]
 80083e2:	6022      	str	r2, [r4, #0]
 80083e4:	d504      	bpl.n	80083f0 <__sflush_r+0x78>
 80083e6:	1c42      	adds	r2, r0, #1
 80083e8:	d101      	bne.n	80083ee <__sflush_r+0x76>
 80083ea:	682b      	ldr	r3, [r5, #0]
 80083ec:	b903      	cbnz	r3, 80083f0 <__sflush_r+0x78>
 80083ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80083f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083f2:	602f      	str	r7, [r5, #0]
 80083f4:	b1b9      	cbz	r1, 8008426 <__sflush_r+0xae>
 80083f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083fa:	4299      	cmp	r1, r3
 80083fc:	d002      	beq.n	8008404 <__sflush_r+0x8c>
 80083fe:	4628      	mov	r0, r5
 8008400:	f7ff f9fe 	bl	8007800 <_free_r>
 8008404:	2300      	movs	r3, #0
 8008406:	6363      	str	r3, [r4, #52]	@ 0x34
 8008408:	e00d      	b.n	8008426 <__sflush_r+0xae>
 800840a:	2301      	movs	r3, #1
 800840c:	4628      	mov	r0, r5
 800840e:	47b0      	blx	r6
 8008410:	4602      	mov	r2, r0
 8008412:	1c50      	adds	r0, r2, #1
 8008414:	d1c9      	bne.n	80083aa <__sflush_r+0x32>
 8008416:	682b      	ldr	r3, [r5, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0c6      	beq.n	80083aa <__sflush_r+0x32>
 800841c:	2b1d      	cmp	r3, #29
 800841e:	d001      	beq.n	8008424 <__sflush_r+0xac>
 8008420:	2b16      	cmp	r3, #22
 8008422:	d11e      	bne.n	8008462 <__sflush_r+0xea>
 8008424:	602f      	str	r7, [r5, #0]
 8008426:	2000      	movs	r0, #0
 8008428:	e022      	b.n	8008470 <__sflush_r+0xf8>
 800842a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800842e:	b21b      	sxth	r3, r3
 8008430:	e01b      	b.n	800846a <__sflush_r+0xf2>
 8008432:	690f      	ldr	r7, [r1, #16]
 8008434:	2f00      	cmp	r7, #0
 8008436:	d0f6      	beq.n	8008426 <__sflush_r+0xae>
 8008438:	0793      	lsls	r3, r2, #30
 800843a:	680e      	ldr	r6, [r1, #0]
 800843c:	bf08      	it	eq
 800843e:	694b      	ldreq	r3, [r1, #20]
 8008440:	600f      	str	r7, [r1, #0]
 8008442:	bf18      	it	ne
 8008444:	2300      	movne	r3, #0
 8008446:	eba6 0807 	sub.w	r8, r6, r7
 800844a:	608b      	str	r3, [r1, #8]
 800844c:	f1b8 0f00 	cmp.w	r8, #0
 8008450:	dde9      	ble.n	8008426 <__sflush_r+0xae>
 8008452:	6a21      	ldr	r1, [r4, #32]
 8008454:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008456:	4643      	mov	r3, r8
 8008458:	463a      	mov	r2, r7
 800845a:	4628      	mov	r0, r5
 800845c:	47b0      	blx	r6
 800845e:	2800      	cmp	r0, #0
 8008460:	dc08      	bgt.n	8008474 <__sflush_r+0xfc>
 8008462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800846a:	81a3      	strh	r3, [r4, #12]
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008474:	4407      	add	r7, r0
 8008476:	eba8 0800 	sub.w	r8, r8, r0
 800847a:	e7e7      	b.n	800844c <__sflush_r+0xd4>
 800847c:	20400001 	.word	0x20400001

08008480 <_fflush_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	690b      	ldr	r3, [r1, #16]
 8008484:	4605      	mov	r5, r0
 8008486:	460c      	mov	r4, r1
 8008488:	b913      	cbnz	r3, 8008490 <_fflush_r+0x10>
 800848a:	2500      	movs	r5, #0
 800848c:	4628      	mov	r0, r5
 800848e:	bd38      	pop	{r3, r4, r5, pc}
 8008490:	b118      	cbz	r0, 800849a <_fflush_r+0x1a>
 8008492:	6a03      	ldr	r3, [r0, #32]
 8008494:	b90b      	cbnz	r3, 800849a <_fflush_r+0x1a>
 8008496:	f7fe f95b 	bl	8006750 <__sinit>
 800849a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d0f3      	beq.n	800848a <_fflush_r+0xa>
 80084a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084a4:	07d0      	lsls	r0, r2, #31
 80084a6:	d404      	bmi.n	80084b2 <_fflush_r+0x32>
 80084a8:	0599      	lsls	r1, r3, #22
 80084aa:	d402      	bmi.n	80084b2 <_fflush_r+0x32>
 80084ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084ae:	f7fe fb4a 	bl	8006b46 <__retarget_lock_acquire_recursive>
 80084b2:	4628      	mov	r0, r5
 80084b4:	4621      	mov	r1, r4
 80084b6:	f7ff ff5f 	bl	8008378 <__sflush_r>
 80084ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084bc:	07da      	lsls	r2, r3, #31
 80084be:	4605      	mov	r5, r0
 80084c0:	d4e4      	bmi.n	800848c <_fflush_r+0xc>
 80084c2:	89a3      	ldrh	r3, [r4, #12]
 80084c4:	059b      	lsls	r3, r3, #22
 80084c6:	d4e1      	bmi.n	800848c <_fflush_r+0xc>
 80084c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084ca:	f7fe fb3d 	bl	8006b48 <__retarget_lock_release_recursive>
 80084ce:	e7dd      	b.n	800848c <_fflush_r+0xc>

080084d0 <__swhatbuf_r>:
 80084d0:	b570      	push	{r4, r5, r6, lr}
 80084d2:	460c      	mov	r4, r1
 80084d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d8:	2900      	cmp	r1, #0
 80084da:	b096      	sub	sp, #88	@ 0x58
 80084dc:	4615      	mov	r5, r2
 80084de:	461e      	mov	r6, r3
 80084e0:	da0d      	bge.n	80084fe <__swhatbuf_r+0x2e>
 80084e2:	89a3      	ldrh	r3, [r4, #12]
 80084e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80084e8:	f04f 0100 	mov.w	r1, #0
 80084ec:	bf14      	ite	ne
 80084ee:	2340      	movne	r3, #64	@ 0x40
 80084f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80084f4:	2000      	movs	r0, #0
 80084f6:	6031      	str	r1, [r6, #0]
 80084f8:	602b      	str	r3, [r5, #0]
 80084fa:	b016      	add	sp, #88	@ 0x58
 80084fc:	bd70      	pop	{r4, r5, r6, pc}
 80084fe:	466a      	mov	r2, sp
 8008500:	f000 f848 	bl	8008594 <_fstat_r>
 8008504:	2800      	cmp	r0, #0
 8008506:	dbec      	blt.n	80084e2 <__swhatbuf_r+0x12>
 8008508:	9901      	ldr	r1, [sp, #4]
 800850a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800850e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008512:	4259      	negs	r1, r3
 8008514:	4159      	adcs	r1, r3
 8008516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800851a:	e7eb      	b.n	80084f4 <__swhatbuf_r+0x24>

0800851c <__smakebuf_r>:
 800851c:	898b      	ldrh	r3, [r1, #12]
 800851e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008520:	079d      	lsls	r5, r3, #30
 8008522:	4606      	mov	r6, r0
 8008524:	460c      	mov	r4, r1
 8008526:	d507      	bpl.n	8008538 <__smakebuf_r+0x1c>
 8008528:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800852c:	6023      	str	r3, [r4, #0]
 800852e:	6123      	str	r3, [r4, #16]
 8008530:	2301      	movs	r3, #1
 8008532:	6163      	str	r3, [r4, #20]
 8008534:	b003      	add	sp, #12
 8008536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008538:	ab01      	add	r3, sp, #4
 800853a:	466a      	mov	r2, sp
 800853c:	f7ff ffc8 	bl	80084d0 <__swhatbuf_r>
 8008540:	9f00      	ldr	r7, [sp, #0]
 8008542:	4605      	mov	r5, r0
 8008544:	4639      	mov	r1, r7
 8008546:	4630      	mov	r0, r6
 8008548:	f7ff f9ce 	bl	80078e8 <_malloc_r>
 800854c:	b948      	cbnz	r0, 8008562 <__smakebuf_r+0x46>
 800854e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008552:	059a      	lsls	r2, r3, #22
 8008554:	d4ee      	bmi.n	8008534 <__smakebuf_r+0x18>
 8008556:	f023 0303 	bic.w	r3, r3, #3
 800855a:	f043 0302 	orr.w	r3, r3, #2
 800855e:	81a3      	strh	r3, [r4, #12]
 8008560:	e7e2      	b.n	8008528 <__smakebuf_r+0xc>
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	6020      	str	r0, [r4, #0]
 8008566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800856a:	81a3      	strh	r3, [r4, #12]
 800856c:	9b01      	ldr	r3, [sp, #4]
 800856e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008572:	b15b      	cbz	r3, 800858c <__smakebuf_r+0x70>
 8008574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008578:	4630      	mov	r0, r6
 800857a:	f000 f81d 	bl	80085b8 <_isatty_r>
 800857e:	b128      	cbz	r0, 800858c <__smakebuf_r+0x70>
 8008580:	89a3      	ldrh	r3, [r4, #12]
 8008582:	f023 0303 	bic.w	r3, r3, #3
 8008586:	f043 0301 	orr.w	r3, r3, #1
 800858a:	81a3      	strh	r3, [r4, #12]
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	431d      	orrs	r5, r3
 8008590:	81a5      	strh	r5, [r4, #12]
 8008592:	e7cf      	b.n	8008534 <__smakebuf_r+0x18>

08008594 <_fstat_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d07      	ldr	r5, [pc, #28]	@ (80085b4 <_fstat_r+0x20>)
 8008598:	2300      	movs	r3, #0
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	4611      	mov	r1, r2
 80085a0:	602b      	str	r3, [r5, #0]
 80085a2:	f7f9 f80b 	bl	80015bc <_fstat>
 80085a6:	1c43      	adds	r3, r0, #1
 80085a8:	d102      	bne.n	80085b0 <_fstat_r+0x1c>
 80085aa:	682b      	ldr	r3, [r5, #0]
 80085ac:	b103      	cbz	r3, 80085b0 <_fstat_r+0x1c>
 80085ae:	6023      	str	r3, [r4, #0]
 80085b0:	bd38      	pop	{r3, r4, r5, pc}
 80085b2:	bf00      	nop
 80085b4:	200005d0 	.word	0x200005d0

080085b8 <_isatty_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	4d06      	ldr	r5, [pc, #24]	@ (80085d4 <_isatty_r+0x1c>)
 80085bc:	2300      	movs	r3, #0
 80085be:	4604      	mov	r4, r0
 80085c0:	4608      	mov	r0, r1
 80085c2:	602b      	str	r3, [r5, #0]
 80085c4:	f7f9 f80a 	bl	80015dc <_isatty>
 80085c8:	1c43      	adds	r3, r0, #1
 80085ca:	d102      	bne.n	80085d2 <_isatty_r+0x1a>
 80085cc:	682b      	ldr	r3, [r5, #0]
 80085ce:	b103      	cbz	r3, 80085d2 <_isatty_r+0x1a>
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	bd38      	pop	{r3, r4, r5, pc}
 80085d4:	200005d0 	.word	0x200005d0

080085d8 <_sbrk_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4d06      	ldr	r5, [pc, #24]	@ (80085f4 <_sbrk_r+0x1c>)
 80085dc:	2300      	movs	r3, #0
 80085de:	4604      	mov	r4, r0
 80085e0:	4608      	mov	r0, r1
 80085e2:	602b      	str	r3, [r5, #0]
 80085e4:	f7f9 f812 	bl	800160c <_sbrk>
 80085e8:	1c43      	adds	r3, r0, #1
 80085ea:	d102      	bne.n	80085f2 <_sbrk_r+0x1a>
 80085ec:	682b      	ldr	r3, [r5, #0]
 80085ee:	b103      	cbz	r3, 80085f2 <_sbrk_r+0x1a>
 80085f0:	6023      	str	r3, [r4, #0]
 80085f2:	bd38      	pop	{r3, r4, r5, pc}
 80085f4:	200005d0 	.word	0x200005d0

080085f8 <memcpy>:
 80085f8:	440a      	add	r2, r1
 80085fa:	4291      	cmp	r1, r2
 80085fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008600:	d100      	bne.n	8008604 <memcpy+0xc>
 8008602:	4770      	bx	lr
 8008604:	b510      	push	{r4, lr}
 8008606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800860a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800860e:	4291      	cmp	r1, r2
 8008610:	d1f9      	bne.n	8008606 <memcpy+0xe>
 8008612:	bd10      	pop	{r4, pc}

08008614 <__assert_func>:
 8008614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008616:	4614      	mov	r4, r2
 8008618:	461a      	mov	r2, r3
 800861a:	4b09      	ldr	r3, [pc, #36]	@ (8008640 <__assert_func+0x2c>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4605      	mov	r5, r0
 8008620:	68d8      	ldr	r0, [r3, #12]
 8008622:	b14c      	cbz	r4, 8008638 <__assert_func+0x24>
 8008624:	4b07      	ldr	r3, [pc, #28]	@ (8008644 <__assert_func+0x30>)
 8008626:	9100      	str	r1, [sp, #0]
 8008628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800862c:	4906      	ldr	r1, [pc, #24]	@ (8008648 <__assert_func+0x34>)
 800862e:	462b      	mov	r3, r5
 8008630:	f000 f842 	bl	80086b8 <fiprintf>
 8008634:	f000 f852 	bl	80086dc <abort>
 8008638:	4b04      	ldr	r3, [pc, #16]	@ (800864c <__assert_func+0x38>)
 800863a:	461c      	mov	r4, r3
 800863c:	e7f3      	b.n	8008626 <__assert_func+0x12>
 800863e:	bf00      	nop
 8008640:	20000018 	.word	0x20000018
 8008644:	080089b5 	.word	0x080089b5
 8008648:	080089c2 	.word	0x080089c2
 800864c:	080089f0 	.word	0x080089f0

08008650 <_calloc_r>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	fba1 5402 	umull	r5, r4, r1, r2
 8008656:	b934      	cbnz	r4, 8008666 <_calloc_r+0x16>
 8008658:	4629      	mov	r1, r5
 800865a:	f7ff f945 	bl	80078e8 <_malloc_r>
 800865e:	4606      	mov	r6, r0
 8008660:	b928      	cbnz	r0, 800866e <_calloc_r+0x1e>
 8008662:	4630      	mov	r0, r6
 8008664:	bd70      	pop	{r4, r5, r6, pc}
 8008666:	220c      	movs	r2, #12
 8008668:	6002      	str	r2, [r0, #0]
 800866a:	2600      	movs	r6, #0
 800866c:	e7f9      	b.n	8008662 <_calloc_r+0x12>
 800866e:	462a      	mov	r2, r5
 8008670:	4621      	mov	r1, r4
 8008672:	f7fe f9eb 	bl	8006a4c <memset>
 8008676:	e7f4      	b.n	8008662 <_calloc_r+0x12>

08008678 <__ascii_mbtowc>:
 8008678:	b082      	sub	sp, #8
 800867a:	b901      	cbnz	r1, 800867e <__ascii_mbtowc+0x6>
 800867c:	a901      	add	r1, sp, #4
 800867e:	b142      	cbz	r2, 8008692 <__ascii_mbtowc+0x1a>
 8008680:	b14b      	cbz	r3, 8008696 <__ascii_mbtowc+0x1e>
 8008682:	7813      	ldrb	r3, [r2, #0]
 8008684:	600b      	str	r3, [r1, #0]
 8008686:	7812      	ldrb	r2, [r2, #0]
 8008688:	1e10      	subs	r0, r2, #0
 800868a:	bf18      	it	ne
 800868c:	2001      	movne	r0, #1
 800868e:	b002      	add	sp, #8
 8008690:	4770      	bx	lr
 8008692:	4610      	mov	r0, r2
 8008694:	e7fb      	b.n	800868e <__ascii_mbtowc+0x16>
 8008696:	f06f 0001 	mvn.w	r0, #1
 800869a:	e7f8      	b.n	800868e <__ascii_mbtowc+0x16>

0800869c <__ascii_wctomb>:
 800869c:	4603      	mov	r3, r0
 800869e:	4608      	mov	r0, r1
 80086a0:	b141      	cbz	r1, 80086b4 <__ascii_wctomb+0x18>
 80086a2:	2aff      	cmp	r2, #255	@ 0xff
 80086a4:	d904      	bls.n	80086b0 <__ascii_wctomb+0x14>
 80086a6:	228a      	movs	r2, #138	@ 0x8a
 80086a8:	601a      	str	r2, [r3, #0]
 80086aa:	f04f 30ff 	mov.w	r0, #4294967295
 80086ae:	4770      	bx	lr
 80086b0:	700a      	strb	r2, [r1, #0]
 80086b2:	2001      	movs	r0, #1
 80086b4:	4770      	bx	lr
	...

080086b8 <fiprintf>:
 80086b8:	b40e      	push	{r1, r2, r3}
 80086ba:	b503      	push	{r0, r1, lr}
 80086bc:	4601      	mov	r1, r0
 80086be:	ab03      	add	r3, sp, #12
 80086c0:	4805      	ldr	r0, [pc, #20]	@ (80086d8 <fiprintf+0x20>)
 80086c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086c6:	6800      	ldr	r0, [r0, #0]
 80086c8:	9301      	str	r3, [sp, #4]
 80086ca:	f7ff fd3d 	bl	8008148 <_vfiprintf_r>
 80086ce:	b002      	add	sp, #8
 80086d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086d4:	b003      	add	sp, #12
 80086d6:	4770      	bx	lr
 80086d8:	20000018 	.word	0x20000018

080086dc <abort>:
 80086dc:	b508      	push	{r3, lr}
 80086de:	2006      	movs	r0, #6
 80086e0:	f000 f82c 	bl	800873c <raise>
 80086e4:	2001      	movs	r0, #1
 80086e6:	f7f8 ff19 	bl	800151c <_exit>

080086ea <_raise_r>:
 80086ea:	291f      	cmp	r1, #31
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4605      	mov	r5, r0
 80086f0:	460c      	mov	r4, r1
 80086f2:	d904      	bls.n	80086fe <_raise_r+0x14>
 80086f4:	2316      	movs	r3, #22
 80086f6:	6003      	str	r3, [r0, #0]
 80086f8:	f04f 30ff 	mov.w	r0, #4294967295
 80086fc:	bd38      	pop	{r3, r4, r5, pc}
 80086fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008700:	b112      	cbz	r2, 8008708 <_raise_r+0x1e>
 8008702:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008706:	b94b      	cbnz	r3, 800871c <_raise_r+0x32>
 8008708:	4628      	mov	r0, r5
 800870a:	f000 f831 	bl	8008770 <_getpid_r>
 800870e:	4622      	mov	r2, r4
 8008710:	4601      	mov	r1, r0
 8008712:	4628      	mov	r0, r5
 8008714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008718:	f000 b818 	b.w	800874c <_kill_r>
 800871c:	2b01      	cmp	r3, #1
 800871e:	d00a      	beq.n	8008736 <_raise_r+0x4c>
 8008720:	1c59      	adds	r1, r3, #1
 8008722:	d103      	bne.n	800872c <_raise_r+0x42>
 8008724:	2316      	movs	r3, #22
 8008726:	6003      	str	r3, [r0, #0]
 8008728:	2001      	movs	r0, #1
 800872a:	e7e7      	b.n	80086fc <_raise_r+0x12>
 800872c:	2100      	movs	r1, #0
 800872e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008732:	4620      	mov	r0, r4
 8008734:	4798      	blx	r3
 8008736:	2000      	movs	r0, #0
 8008738:	e7e0      	b.n	80086fc <_raise_r+0x12>
	...

0800873c <raise>:
 800873c:	4b02      	ldr	r3, [pc, #8]	@ (8008748 <raise+0xc>)
 800873e:	4601      	mov	r1, r0
 8008740:	6818      	ldr	r0, [r3, #0]
 8008742:	f7ff bfd2 	b.w	80086ea <_raise_r>
 8008746:	bf00      	nop
 8008748:	20000018 	.word	0x20000018

0800874c <_kill_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4d07      	ldr	r5, [pc, #28]	@ (800876c <_kill_r+0x20>)
 8008750:	2300      	movs	r3, #0
 8008752:	4604      	mov	r4, r0
 8008754:	4608      	mov	r0, r1
 8008756:	4611      	mov	r1, r2
 8008758:	602b      	str	r3, [r5, #0]
 800875a:	f7f8 fecf 	bl	80014fc <_kill>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	d102      	bne.n	8008768 <_kill_r+0x1c>
 8008762:	682b      	ldr	r3, [r5, #0]
 8008764:	b103      	cbz	r3, 8008768 <_kill_r+0x1c>
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	bd38      	pop	{r3, r4, r5, pc}
 800876a:	bf00      	nop
 800876c:	200005d0 	.word	0x200005d0

08008770 <_getpid_r>:
 8008770:	f7f8 bebc 	b.w	80014ec <_getpid>

08008774 <_init>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	bf00      	nop
 8008778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800877a:	bc08      	pop	{r3}
 800877c:	469e      	mov	lr, r3
 800877e:	4770      	bx	lr

08008780 <_fini>:
 8008780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008782:	bf00      	nop
 8008784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008786:	bc08      	pop	{r3}
 8008788:	469e      	mov	lr, r3
 800878a:	4770      	bx	lr
