============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.15-s055_1
  Generated on:           Jan 07 2021  11:46:05 pm
  Module:                 counter
  Operating conditions:   PVT_1P08V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (98697 ps) Late External Delay Assertion at pin out[7]
          Group: CLK
     Startpoint: (R) out_reg[7]/CK
          Clock: (R) CLK
       Endpoint: (F) out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      200 (I) 
           Arrival:=  100000          200     
                                              
      Output Delay:-     200                  
       Uncertainty:-     300                  
     Required Time:=   99500                  
      Launch Clock:-     200                  
         Data Path:-     603                  
             Slack:=   98697                  

Exceptions/Constraints:
  output_delay             200             ou_del 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  out_reg[7]/CK  -       -      R     (arrival)      8     -     0     -     200    (-,-) 
  out_reg[7]/QN  -       CK->QN R     DFFX1          3   1.2    22   137     337    (-,-) 
  g283/Y         -       A->Y   F     INVX1          1   0.2    11    18     355    (-,-) 
  drc_bufs328/Y  -       A->Y   F     BUFX2          1 100.0   746   448     803    (-,-) 
  out[7]         <<<     -      F     (port)         -     -     -     0     803    (-,-) 
#-----------------------------------------------------------------------------------------

