@W: BN114 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\clkgen.vhd":66:1:66:7|Removing instance clkgen.G_pll_325\.DCS_325 (in view: work.arduino(x)) of black box view:work.DCS(syn_black_box) because it does not drive other instances.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|RAM f32c_soc_glue.bram.bram_3_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|RAM f32c_soc_glue.bram.bram_2_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|RAM f32c_soc_glue.bram.bram_1_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|RAM f32c_soc_glue.bram.bram_0_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\bptrace.vhd":47:11:47:17|RAM G_bp_scoretable\.bptrace.bptrace[1:0] (in view: work.pipeline(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing sequential instance f32c_soc_glue.pipeline.IF_ID_PC_next[16:2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_PC[16:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[0] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[1] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[3] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[4] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[5] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[6] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Removing sequential instance f32c_soc_glue.pipeline.R_cop0_intr[6] because it is equivalent to instance f32c_soc_glue.pipeline.R_cop0_intr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Sequential instance f32c_soc_glue.pipeline.R_cop0_intr[2] is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Removing instance f32c_soc_glue.pipeline.ID_EX_shift_amount[3] because it is equivalent to instance f32c_soc_glue.pipeline.ID_EX_seb_seh_select. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\pll_xp2_25m.vhd":84:4:84:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll|CLKOK_inferred_clock with period 9.21ns. Please declare a user-defined clock on object "n:clkgen.G_pll_325\.PLL.CLKOK"
