// Seed: 3922390251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri id_2,
    output tri0 id_3,
    output tri id_4,
    output wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri void id_16,
    input tri1 id_17,
    output wire id_18,
    output wand id_19,
    input tri id_20,
    input tri id_21
);
  assign id_3 = 1;
  wire id_23, id_24, id_25;
  wire id_26;
  module_0(
      id_23, id_23, id_26, id_25
  ); id_27(
      id_20
  );
  wire id_28;
endmodule
