// Seed: 2704653636
module module_0 #(
    parameter id_5 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  output supply1 id_3;
  inout wire id_2;
  output wire id_1;
  logic id_17;
  logic [id_5 : -1] id_18;
  assign id_3 = 1;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd87
) (
    input wor _id_0
);
  final disable id_2;
  wire [id_0 : 1 'b0] id_3;
  logic id_4;
  ;
  wire [1 : 1] id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3,
      id_2,
      id_6,
      id_7,
      id_8,
      id_5,
      id_5,
      id_5,
      id_9,
      id_7,
      id_5,
      id_4,
      id_4
  );
endmodule
