Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system.qsys --block-symbol-file --output-directory=/home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading basic_system/basic_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 22.1]
Progress: Parameterizing module LEDs
Progress: Adding OCRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module OCRAM
Progress: Adding clk_100MHz [clock_source 22.1]
Progress: Parameterizing module clk_100MHz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2
Progress: Adding switches [altera_avalon_pio 22.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: basic_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: basic_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system.qsys --synthesis=VHDL --output-directory=/home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis --family="Cyclone 10 LP" --part=10CL025YE144C8G
Progress: Loading basic_system/basic_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 22.1]
Progress: Parameterizing module LEDs
Progress: Adding OCRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module OCRAM
Progress: Adding clk_100MHz [clock_source 22.1]
Progress: Parameterizing module clk_100MHz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2
Progress: Adding switches [altera_avalon_pio 22.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: basic_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: basic_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: basic_system: Generating basic_system "basic_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'basic_system_LEDs'
Info: LEDs:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=basic_system_LEDs --dir=/tmp/alt9653_6751844357585561052.dir/0002_LEDs_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9653_6751844357585561052.dir/0002_LEDs_gen//basic_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'basic_system_LEDs'
Info: LEDs: "basic_system" instantiated altera_avalon_pio "LEDs"
Info: OCRAM: Starting RTL generation for module 'basic_system_OCRAM'
Info: OCRAM:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=basic_system_OCRAM --dir=/tmp/alt9653_6751844357585561052.dir/0003_OCRAM_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9653_6751844357585561052.dir/0003_OCRAM_gen//basic_system_OCRAM_component_configuration.pl  --do_build_sim=0  ]
Info: OCRAM: Done RTL generation for module 'basic_system_OCRAM'
Info: OCRAM: "basic_system" instantiated altera_avalon_onchip_memory2 "OCRAM"
Info: jtag_uart: Starting RTL generation for module 'basic_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=basic_system_jtag_uart --dir=/tmp/alt9653_6751844357585561052.dir/0004_jtag_uart_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9653_6751844357585561052.dir/0004_jtag_uart_gen//basic_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'basic_system_jtag_uart'
Info: jtag_uart: "basic_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "basic_system" instantiated altera_nios2_gen2 "nios2"
Info: switches: Starting RTL generation for module 'basic_system_switches'
Info: switches:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=basic_system_switches --dir=/tmp/alt9653_6751844357585561052.dir/0005_switches_gen/ --quartus_dir=/home/andrea/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9653_6751844357585561052.dir/0005_switches_gen//basic_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'basic_system_switches'
Info: switches: "basic_system" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "basic_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "basic_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "basic_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'basic_system_nios2_cpu'
Info: cpu:   Generation command is [exec /home/andrea/intelFPGA_lite/22.1std/quartus/linux64//perl/bin/perl -I /home/andrea/intelFPGA_lite/22.1std/quartus/linux64//perl/lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/andrea/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/andrea/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=basic_system_nios2_cpu --dir=/tmp/alt9653_6751844357585561052.dir/0008_cpu_gen/ --quartus_bindir=/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/ --verilog --config=/tmp/alt9653_6751844357585561052.dir/0008_cpu_gen//basic_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.23 16:28:06 (*) Starting Nios II generation
Info: cpu: # 2023.10.23 16:28:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.23 16:28:06 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.23 16:28:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.23 16:28:07 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.23 16:28:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'basic_system_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: OCRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "OCRAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: OCRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "OCRAM_s1_rsp_width_adapter"
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/andrea/Documents/Tesi_287628/287628/basic_system/basic_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: basic_system: Done "basic_system" with 33 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
