INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
ERROR: [VRFC 10-1412] syntax error near sub [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ins_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ins_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ins_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ins_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_ins_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_ins_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sources_1/new/Pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/goutte/4A/Projet_SI/projet-si/processor/processor.srcs/sim_1/new/test_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_pipeline
