#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0058B330 .scope module, "dff" "dff" 2 8;
 .timescale 0 0;
v0058FC90_0 .net "clk", 0 0, C4<z>; 0 drivers
v005C6250_0 .net "d", 0 0, C4<z>; 0 drivers
v005C6B20_0 .var "q", 0 0;
v0058FCE8_0 .var "qnot", 0 0;
E_005C3360 .event posedge, v0058FC90_0;
S_0058B2A8 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v005FFC08_0 .var "clear", 0 0;
v005FFC60_0 .net "clk", 0 0, v005FFBB0_0; 1 drivers
v005FFCB8_0 .var "d", 0 0;
v005FFD10_0 .var "preset", 4 0;
S_0058B770 .scope module, "clk1" "clock" 3 30, 4 9, S_0058B2A8;
 .timescale 0 0;
v005FFBB0_0 .var "clk", 0 0;
S_0058B440 .scope module, "lsr" "leftShiftRegister" 3 31, 3 8, S_0058B2A8;
 .timescale 0 0;
L_005D3278 .functor OR 1, v005D4E40_0, v005FFCB8_0, C4<0>, C4<0>;
v005FF688_0 .net "clear", 0 0, v005FFC08_0; 1 drivers
v005FF6E0_0 .alias "clk", 0 0, v005FFC60_0;
v005FF738_0 .net "d", 0 0, v005FFCB8_0; 1 drivers
v005FF790_0 .net "preset", 4 0, v005FFD10_0; 1 drivers
v005FF7E8_0 .net "q1", 0 0, v005FF5D8_0; 1 drivers
v005FF840_0 .net "q2", 0 0, v005FF3C8_0; 1 drivers
v005FF898_0 .net "q3", 0 0, v005FF1B8_0; 1 drivers
v005FF8F0_0 .net "q4", 0 0, v00584B48_0; 1 drivers
v005FF948_0 .net "q5", 0 0, v005D4DE8_0; 1 drivers
v005FF9A0_0 .net "qnot1", 0 0, v005FF630_0; 1 drivers
v005FF9F8_0 .net "qnot2", 0 0, v005FF420_0; 1 drivers
v005FFA50_0 .net "qnot3", 0 0, v005FF210_0; 1 drivers
v005FFAA8_0 .net "qnot4", 0 0, v005FF000_0; 1 drivers
v005FFB00_0 .net "qnot5", 0 0, v005D4E40_0; 1 drivers
v005FFB58_0 .net "w0", 0 0, L_005D3278; 1 drivers
E_005C3560 .event posedge, v0058DBD0_0;
L_006000B0 .part v005FFD10_0, 0, 1;
L_00600108 .part v005FFD10_0, 1, 1;
L_00600160 .part v005FFD10_0, 2, 1;
L_006001B8 .part v005FFD10_0, 3, 1;
L_00600210 .part v005FFD10_0, 4, 1;
S_0058B6E8 .scope module, "flip1" "dff2" 3 13, 2 17, S_0058B440;
 .timescale 0 0;
v005FF478_0 .alias "clear", 0 0, v005FF688_0;
v005FF4D0_0 .alias "clk", 0 0, v005FFC60_0;
v005FF528_0 .alias "d", 0 0, v005FFB58_0;
v005FF580_0 .net "preset", 0 0, L_006000B0; 1 drivers
v005FF5D8_0 .var "q", 0 0;
v005FF630_0 .var "qnot", 0 0;
E_005C81C8 .event posedge, v005FF580_0, v0058FD40_0, v0058DBD0_0;
S_0058B660 .scope module, "flip2" "dff2" 3 14, 2 17, S_0058B440;
 .timescale 0 0;
v005FF268_0 .alias "clear", 0 0, v005FF688_0;
v005FF2C0_0 .alias "clk", 0 0, v005FFC60_0;
v005FF318_0 .alias "d", 0 0, v005FF7E8_0;
v005FF370_0 .net "preset", 0 0, L_00600108; 1 drivers
v005FF3C8_0 .var "q", 0 0;
v005FF420_0 .var "qnot", 0 0;
E_005C8128 .event posedge, v005FF370_0, v0058FD40_0, v0058DBD0_0;
S_0058B5D8 .scope module, "flip3" "dff2" 3 15, 2 17, S_0058B440;
 .timescale 0 0;
v005FF058_0 .alias "clear", 0 0, v005FF688_0;
v005FF0B0_0 .alias "clk", 0 0, v005FFC60_0;
v005FF108_0 .alias "d", 0 0, v005FF840_0;
v005FF160_0 .net "preset", 0 0, L_00600160; 1 drivers
v005FF1B8_0 .var "q", 0 0;
v005FF210_0 .var "qnot", 0 0;
E_005C8148 .event posedge, v005FF160_0, v0058FD40_0, v0058DBD0_0;
S_0058B550 .scope module, "flip4" "dff2" 3 16, 2 17, S_0058B440;
 .timescale 0 0;
v005D4E98_0 .alias "clear", 0 0, v005FF688_0;
v005D3568_0 .alias "clk", 0 0, v005FFC60_0;
v005D35C0_0 .alias "d", 0 0, v005FF898_0;
v005D3618_0 .net "preset", 0 0, L_006001B8; 1 drivers
v00584B48_0 .var "q", 0 0;
v005FF000_0 .var "qnot", 0 0;
E_005C3540 .event posedge, v005D3618_0, v0058FD40_0, v0058DBD0_0;
S_0058B4C8 .scope module, "flip5" "dff2" 3 17, 2 17, S_0058B440;
 .timescale 0 0;
v0058FD40_0 .alias "clear", 0 0, v005FF688_0;
v0058DBD0_0 .alias "clk", 0 0, v005FFC60_0;
v0058DC28_0 .alias "d", 0 0, v005FF8F0_0;
v0058DC80_0 .net "preset", 0 0, L_00600210; 1 drivers
v005D4DE8_0 .var "q", 0 0;
v005D4E40_0 .var "qnot", 0 0;
E_005C3380 .event posedge, v0058DC80_0, v0058FD40_0, v0058DBD0_0;
S_0058B220 .scope module, "srff" "srff" 2 46;
 .timescale 0 0;
v005FFD68_0 .net "clk", 0 0, C4<z>; 0 drivers
v005FFDC0_0 .var "q", 0 0;
v005FFE18_0 .var "qnot", 0 0;
v005FFE70_0 .net "r", 0 0, C4<z>; 0 drivers
v005FFEC8_0 .net "s", 0 0, C4<z>; 0 drivers
E_005C8308 .event posedge, v005FFD68_0;
S_0058B198 .scope module, "tff" "tff" 2 70;
 .timescale 0 0;
v005FFF20_0 .net "clock", 0 0, C4<z>; 0 drivers
v005FFF78_0 .var "q", 0 0;
v00600000_0 .var "qnot", 0 0;
v00600058_0 .net "t", 0 0, C4<z>; 0 drivers
E_005C8348 .event posedge, v005FFF20_0;
    .scope S_0058B330;
T_0 ;
    %wait E_005C3360;
    %load/v 8, v005C6250_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C6B20_0, 0, 8;
    %load/v 8, v005C6250_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0058FCE8_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0058B770;
T_1 ;
    %set/v v005FFBB0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0058B770;
T_2 ;
    %delay 5, 0;
    %load/v 8, v005FFBB0_0, 1;
    %inv 8, 1;
    %set/v v005FFBB0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0058B6E8;
T_3 ;
    %wait E_005C81C8;
    %load/v 8, v005FF478_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005FF5D8_0, 0, 1;
    %set/v v005FF630_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005FF580_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005FF5D8_0, 1, 1;
    %set/v v005FF630_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005FF528_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF5D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF630_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF5D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF630_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0058B660;
T_4 ;
    %wait E_005C8128;
    %load/v 8, v005FF268_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005FF3C8_0, 0, 1;
    %set/v v005FF420_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005FF370_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005FF3C8_0, 1, 1;
    %set/v v005FF420_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005FF318_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF3C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF420_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF3C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF420_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0058B5D8;
T_5 ;
    %wait E_005C8148;
    %load/v 8, v005FF058_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005FF1B8_0, 0, 1;
    %set/v v005FF210_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005FF160_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005FF1B8_0, 1, 1;
    %set/v v005FF210_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005FF108_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF1B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF210_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF1B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF210_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0058B550;
T_6 ;
    %wait E_005C3540;
    %load/v 8, v005D4E98_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v00584B48_0, 0, 1;
    %set/v v005FF000_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D3618_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v00584B48_0, 1, 1;
    %set/v v005FF000_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D35C0_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00584B48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF000_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00584B48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF000_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0058B4C8;
T_7 ;
    %wait E_005C3380;
    %load/v 8, v0058FD40_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005D4DE8_0, 0, 1;
    %set/v v005D4E40_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0058DC80_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005D4DE8_0, 1, 1;
    %set/v v005D4E40_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0058DC28_0, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4DE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E40_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4DE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E40_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0058B440;
T_8 ;
    %wait E_005C3560;
    %vpi_call 3 21 "$display", "%d  %b %b %b %b %b", $time, v005FF948_0, v005FF8F0_0, v005FF898_0, v005FF840_0, v005FF7E8_0;
    %jmp T_8;
    .thread T_8;
    .scope S_0058B2A8;
T_9 ;
    %vpi_call 3 34 "$display", "Exercicio04 - Ana Cristina - 427385";
    %vpi_call 3 35 "$display", "Left Shift Register com anel torcido";
    %vpi_call 3 36 "$display", "\011\011   t a b c d e";
    %set/v v005FFC08_0, 1, 1;
    %set/v v005FFD10_0, 0, 5;
    %set/v v005FFCB8_0, 0, 1;
    %delay 1, 0;
    %set/v v005FFC08_0, 0, 1;
    %delay 14, 0;
    %set/v v005FFCB8_0, 1, 1;
    %delay 10, 0;
    %set/v v005FFCB8_0, 0, 1;
    %delay 20, 0;
    %set/v v005FFCB8_0, 1, 1;
    %delay 10, 0;
    %set/v v005FFCB8_0, 0, 1;
    %delay 20, 0;
    %set/v v005FFCB8_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 46 "$finish";
    %end;
    .thread T_9;
    .scope S_0058B220;
T_10 ;
    %wait E_005C8308;
    %load/v 8, v005FFEC8_0, 1;
    %load/v 9, v005FFE70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFDC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFE18_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005FFEC8_0, 1;
    %inv 8, 1;
    %load/v 9, v005FFE70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFE18_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005FFEC8_0, 1;
    %load/v 9, v005FFE70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFDC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFE18_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0058B198;
T_11 ;
    %wait E_005C8348;
    %load/v 8, v00600058_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v00600058_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFF78_0, 0, 8;
    %load/v 8, v00600000_0, 1;
    %inv 8, 1;
    %set/v v00600000_0, 8, 1;
    %jmp T_11.1;
T_11.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FFF78_0, 0, 0;
    %load/v 8, v005FFF78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00600000_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "G:\2-2012\arq\guia08\Exercicio04.v";
    "./clock.v";
