

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Thu Jan 27 10:53:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       59| 0.590 us | 0.590 us |   59|   59|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |       58|       58|        58|          -|          -|     1|    no    |
        | + LOOP_INPUT_ROW            |       55|       55|         2|          1|          1|    55|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%psum = alloca i32"   --->   Operation 6 'alloca' 'psum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%psum_1 = alloca i32"   --->   Operation 7 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%psum_2 = alloca i32"   --->   Operation 8 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%psum_3 = alloca i32"   --->   Operation 9 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%psum_4 = alloca i32"   --->   Operation 10 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%psum_5 = alloca i32"   --->   Operation 11 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%psum_6 = alloca i32"   --->   Operation 12 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%psum_7 = alloca i32"   --->   Operation 13 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%psum_8 = alloca i32"   --->   Operation 14 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%psum_9 = alloca i32"   --->   Operation 15 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%psum_10 = alloca i32"   --->   Operation 16 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%psum_11 = alloca i32"   --->   Operation 17 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 19 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 20 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 26 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 27 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 28 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 29 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 30 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 31 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 32 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 33 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 35 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 36 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 37 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 38 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 39 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 40 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 41 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 43 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 44 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 45 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 46 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 47 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 48 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 49 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.45ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param"   --->   Operation 51 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i1184 %param_read"   --->   Operation 52 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1120P, i1120 %param_out, i1120 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 54 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 55 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 56 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.17ns)   --->   "%mul_ln276 = mul i32 %param_TILESIZE_H_i_i, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'mul' 'mul_ln276' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln276 = add i32, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'add' 'add_ln276' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%param_TILESIZE_R_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 59 'partselect' 'param_TILESIZE_R_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%param_TILESIZE_S_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 60 'partselect' 'param_TILESIZE_S_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i8 %p_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %p_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i8 %p_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i8 %p_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'sext' 'sext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln156_4 = sext i8 %p_read_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'sext' 'sext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln156_5 = sext i8 %p_read_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'sext' 'sext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln156_6 = sext i8 %p_read_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'sext' 'sext_ln156_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln156_7 = sext i8 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'sext' 'sext_ln156_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln156_8 = sext i8 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'sext' 'sext_ln156_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln156_9 = sext i8 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'sext' 'sext_ln156_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln156_10 = sext i8 %p_read_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'sext' 'sext_ln156_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln156_11 = sext i8 %p_read_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'sext' 'sext_ln156_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln156_12 = sext i8 %p_read_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'sext' 'sext_ln156_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln156_13 = sext i8 %p_read_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'sext' 'sext_ln156_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln156_14 = sext i8 %p_read_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'sext' 'sext_ln156_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i8 %p_read46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_R_i_i"   --->   Operation 77 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_S_i_i"   --->   Operation 78 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, i64 %cast"   --->   Operation 79 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.60ns)   --->   "%br_ln185 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'br' 'br_ln185' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln185, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.06ns)   --->   "%icmp_ln185 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.14ns)   --->   "%add_ln185 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'add' 'add_ln185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %._crit_edge11.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.60ns)   --->   "%br_ln190 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'br' 'br_ln190' <Predicate = (!icmp_ln185)> <Delay = 0.60>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'ret' 'ret_ln394' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%i = phi i31, void %._crit_edge11.loopexit.i.i, i31 %i_1, void %0_end"   --->   Operation 90 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i_cast402_i_i = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'zext' 'i_cast402_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln190 = icmp_slt  i32 %i_cast402_i_i, i32 %add_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %._crit_edge.loopexit.i.i, void %0_begin" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty_68 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'trunc' 'empty_68' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'zext' 'zext_ln140' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%data_l1_017_i_addr = getelementptr i8 %data_l1_017_i, i64, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'getelementptr' 'data_l1_017_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.59ns)   --->   "%data_reg_0_0_1 = load i6 %data_l1_017_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'load' 'data_reg_0_0_1' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln138 = add i6, i6 %empty_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'add' 'add_ln138' <Predicate = (icmp_ln190)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.84ns)   --->   "%icmp_ln138 = icmp_eq  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'icmp' 'icmp_ln138' <Predicate = (icmp_ln190)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i6 %add_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'zext' 'zext_ln140_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%data_l1_118_i_addr = getelementptr i8 %data_l1_118_i, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'getelementptr' 'data_l1_118_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.59ns)   --->   "%data_l1_118_i_load = load i6 %data_l1_118_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'load' 'data_l1_118_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 106 [1/1] (0.87ns)   --->   "%add_ln138_1 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 106 'add' 'add_ln138_1' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 107 'bitselect' 'tmp' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i32 %add_ln138_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'zext' 'zext_ln140_2' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%data_l1_219_i_addr = getelementptr i8 %data_l1_219_i, i64, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'getelementptr' 'data_l1_219_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.59ns)   --->   "%data_l1_219_i_load = load i6 %data_l1_219_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'load' 'data_l1_219_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 111 [1/1] (0.87ns)   --->   "%add_ln138_2 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 111 'add' 'add_ln138_2' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 112 'bitselect' 'tmp_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.12ns)   --->   "%xor_ln138 = xor i1 %tmp_1, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 113 'xor' 'xor_ln138' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i32 %add_ln138_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'zext' 'zext_ln140_3' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%data_l1_320_i_addr = getelementptr i8 %data_l1_320_i, i64, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'getelementptr' 'data_l1_320_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.59ns)   --->   "%data_l1_320_i_load = load i6 %data_l1_320_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'load' 'data_l1_320_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'load' 'data_reg_3_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln156_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'sext' 'sext_ln156_15' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.24ns) (grouped into DSP with root node add_ln156)   --->   "%mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'mul' 'mul_ln156' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'load' 'data_reg_3_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln156_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'sext' 'sext_ln156_17' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'mul' 'mul_ln156_1' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'load' 'data_reg_3_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln156_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 127 'sext' 'sext_ln156_19' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'mul' 'mul_ln156_2' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 129 'load' 'data_reg_2_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 130 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln156_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 131 'sext' 'sext_ln156_22' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (1.24ns) (grouped into DSP with root node add_ln156_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 132 'mul' 'mul_ln156_4' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 133 'load' 'data_reg_2_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 134 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln156_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 135 'sext' 'sext_ln156_24' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 136 'mul' 'mul_ln156_5' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 137 'load' 'data_reg_2_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 138 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln156_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 139 'sext' 'sext_ln156_26' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 140 'mul' 'mul_ln156_6' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 141 'load' 'data_reg_1_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 142 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln156_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 143 'sext' 'sext_ln156_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.24ns) (grouped into DSP with root node add_ln156_6)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 144 'mul' 'mul_ln156_8' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 145 'load' 'data_reg_1_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 146 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln156_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 147 'sext' 'sext_ln156_31' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 148 'mul' 'mul_ln156_9' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 149 'load' 'data_reg_1_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 150 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln156_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 151 'sext' 'sext_ln156_33' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 152 'mul' 'mul_ln156_10' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (0.85ns)   --->   "%icmp_ln163_3 = icmp_ult  i32 %add_ln138_2, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 153 'icmp' 'icmp_ln163_3' <Predicate = (icmp_ln190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.12ns)   --->   "%and_ln163_3 = and i1 %icmp_ln163_3, i1 %xor_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 154 'and' 'and_ln163_3' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_3, void %0_end, void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 155 'br' 'br_ln163' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%psum_load = load i32 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 156 'load' 'psum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%psum_1_load = load i32 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 157 'load' 'psum_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%psum_2_load = load i32 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 158 'load' 'psum_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%psum_3_load = load i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 159 'load' 'psum_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%psum_4_load = load i32 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 160 'load' 'psum_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%psum_5_load = load i32 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 161 'load' 'psum_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%psum_6_load = load i32 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 162 'load' 'psum_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%psum_7_load = load i32 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 163 'load' 'psum_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%psum_8_load = load i32 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 164 'load' 'psum_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%psum_9_load = load i32 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 165 'load' 'psum_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%psum_10_load = load i32 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 166 'load' 'psum_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%psum_11_load = load i32 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 167 'load' 'psum_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 169 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (0.59ns)   --->   "%data_reg_0_0_1 = load i6 %data_l1_017_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 170 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 171 [1/2] (0.59ns)   --->   "%data_l1_118_i_load = load i6 %data_l1_118_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 171 'load' 'data_l1_118_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 172 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln138, i8, i8 %data_l1_118_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 172 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/2] (0.59ns)   --->   "%data_l1_219_i_load = load i6 %data_l1_219_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 173 'load' 'data_l1_219_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 174 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1_219_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 174 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (0.59ns)   --->   "%data_l1_320_i_load = load i6 %data_l1_320_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 175 'load' 'data_l1_320_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 176 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_1, i8, i8 %data_l1_320_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 176 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/2] (0.00ns) (grouped into DSP with root node add_ln156)   --->   "%mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 177 'mul' 'mul_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node add_ln156)   --->   "%sext_ln156_16 = sext i16 %mul_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 178 'sext' 'sext_ln156_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156 = add i32 %psum_11_load, i32 %sext_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 179 'add' 'add_ln156' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 180 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%sext_ln156_18 = sext i16 %mul_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 181 'sext' 'sext_ln156_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2 = add i32 %psum_10_load, i32 %sext_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 182 'add' 'output_reg_3_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 183 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%sext_ln156_20 = sext i16 %mul_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 184 'sext' 'sext_ln156_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1 = add i32 %psum_9_load, i32 %sext_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 185 'add' 'output_reg_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 186 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 187 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln156_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 188 'sext' 'sext_ln156_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.55ns)   --->   "%output_reg_3_0 = mul i16 %sext_ln156_21, i16 %sext_ln156_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 189 'mul' 'output_reg_3_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 190 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/2] (0.00ns) (grouped into DSP with root node add_ln156_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 191 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_3)   --->   "%sext_ln156_23 = sext i16 %mul_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 192 'sext' 'sext_ln156_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_3 = add i32 %psum_8_load, i32 %sext_ln156_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 193 'add' 'add_ln156_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 194 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%sext_ln156_25 = sext i16 %mul_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 195 'sext' 'sext_ln156_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2 = add i32 %psum_7_load, i32 %sext_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 196 'add' 'output_reg_2_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 197 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%sext_ln156_27 = sext i16 %mul_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 198 'sext' 'sext_ln156_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1 = add i32 %psum_6_load, i32 %sext_ln156_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 199 'add' 'output_reg_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 200 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 201 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln156_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 202 'sext' 'sext_ln156_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (1.55ns)   --->   "%output_reg_2_0 = mul i16 %sext_ln156_28, i16 %sext_ln156_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 203 'mul' 'output_reg_2_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 204 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (0.00ns) (grouped into DSP with root node add_ln156_6)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 205 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_6)   --->   "%sext_ln156_30 = sext i16 %mul_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 206 'sext' 'sext_ln156_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_6 = add i32 %psum_5_load, i32 %sext_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 207 'add' 'add_ln156_6' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 208 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%sext_ln156_32 = sext i16 %mul_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 209 'sext' 'sext_ln156_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2 = add i32 %psum_4_load, i32 %sext_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 210 'add' 'output_reg_1_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 211 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%sext_ln156_34 = sext i16 %mul_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 212 'sext' 'sext_ln156_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1 = add i32 %psum_3_load, i32 %sext_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 213 'add' 'output_reg_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 214 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 215 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln156_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 216 'sext' 'sext_ln156_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.55ns)   --->   "%output_reg_1_0 = mul i16 %sext_ln156_35, i16 %sext_ln156_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 217 'mul' 'output_reg_1_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln155_2 = sext i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 218 'sext' 'sext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 219 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln156_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 220 'sext' 'sext_ln156_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.49ns) (grouped into DSP with root node add_ln156_9)   --->   "%mul_ln156_12 = mul i16 %sext_ln156_36, i16 %sext_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 221 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_9)   --->   "%sext_ln156_37 = sext i16 %mul_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 222 'sext' 'sext_ln156_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_9 = add i32 %psum_2_load, i32 %sext_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 223 'add' 'add_ln156_9' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 224 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln156_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 225 'sext' 'sext_ln156_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2)   --->   "%mul_ln156_13 = mul i16 %sext_ln156_38, i16 %sext_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 226 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2)   --->   "%sext_ln156_39 = sext i16 %mul_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 227 'sext' 'sext_ln156_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2 = add i32 %psum_1_load, i32 %sext_ln156_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 228 'add' 'output_reg_0_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 229 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln156_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 230 'sext' 'sext_ln156_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1)   --->   "%mul_ln156_14 = mul i16 %sext_ln156_40, i16 %sext_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 231 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1)   --->   "%sext_ln156_41 = sext i16 %mul_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 232 'sext' 'sext_ln156_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1 = add i32 %psum_load, i32 %sext_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 233 'add' 'output_reg_0_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 234 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln156_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 235 'sext' 'sext_ln156_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (1.55ns)   --->   "%output_reg_0_0 = mul i16 %sext_ln156_42, i16 %sext_ln185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 236 'mul' 'output_reg_0_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln155_3 = sext i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 237 'sext' 'sext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.87ns)   --->   "%sub49_i_i_i = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 238 'add' 'sub49_i_i_i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.87ns)   --->   "%add_ln163 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 239 'add' 'add_ln163' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 240 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%xor_ln163 = xor i1 %tmp_2, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 241 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_ult  i32 %add_ln163, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 242 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163 = and i1 %icmp_ln163, i1 %xor_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 243 'and' 'and_ln163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163, void %bb93._crit_edge.i.i, void %bb92.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 244 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i32 %add_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 245 'zext' 'zext_ln168' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr = getelementptr i32 %output_l1_324_i, i64, i64 %zext_ln168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 246 'getelementptr' 'output_l1_324_i_addr' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156, i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 247 'store' 'store_ln168' <Predicate = (and_ln163)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln169 = br void %bb93._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 248 'br' 'br_ln169' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.87ns)   --->   "%add_ln163_1 = add i32 %i_cast402_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 249 'add' 'add_ln163_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 250 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%xor_ln163_1 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 251 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.85ns)   --->   "%icmp_ln163_1 = icmp_ult  i32 %add_ln163_1, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 252 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_1 = and i1 %icmp_ln163_1, i1 %xor_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 253 'and' 'and_ln163_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_1, void %._crit_edge.i.i, void %bb91.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 254 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i32 %add_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 255 'zext' 'zext_ln168_1' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr = getelementptr i32 %output_l1_223_i, i64, i64 %zext_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 256 'getelementptr' 'output_l1_223_i_addr' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_3, i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 257 'store' 'store_ln168' <Predicate = (and_ln163_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 258 'br' 'br_ln169' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 259 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%xor_ln163_2 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 260 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.85ns)   --->   "%icmp_ln163_2 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 261 'icmp' 'icmp_ln163_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_2 = and i1 %icmp_ln163_2, i1 %xor_ln163_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 262 'and' 'and_ln163_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_2, void %._crit_edge4.i.i, void %bb90.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 263 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i32 %sub49_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 264 'zext' 'zext_ln168_2' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr = getelementptr i32 %output_l1_122_i, i64, i64 %zext_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 265 'getelementptr' 'output_l1_122_i_addr' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_6, i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 266 'store' 'store_ln168' <Predicate = (and_ln163_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge4.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 267 'br' 'br_ln169' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%output_l1_021_i_addr = getelementptr i32 %output_l1_021_i, i64, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 268 'getelementptr' 'output_l1_021_i_addr' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_9, i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 269 'store' 'store_ln168' <Predicate = (and_ln163_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln169 = br void %0_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 270 'br' 'br_ln169' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%speclatency_ln207 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 271 'speclatency' 'speclatency_ln207' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 272 'specregionend' 'rend_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_2, i32 %psum_11, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 273 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_1, i32 %psum_10, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 274 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155, i32 %psum_9, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 275 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_2, i32 %psum_8, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 276 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_1, i32 %psum_7, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 277 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_1, i32 %psum_6, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 278 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_2, i32 %psum_5, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 279 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_1, i32 %psum_4, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 280 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_2, i32 %psum_3, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 281 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_2, i32 %psum_2, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 282 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_1, i32 %psum_1, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 283 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_3, i32 %psum, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 284 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1_017_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_118_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_219_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1_320_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_021_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_122_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_223_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_324_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ param]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ param_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
psum                    (alloca           ) [ 001111]
psum_1                  (alloca           ) [ 001111]
psum_2                  (alloca           ) [ 001111]
psum_3                  (alloca           ) [ 001111]
psum_4                  (alloca           ) [ 001111]
psum_5                  (alloca           ) [ 001111]
psum_6                  (alloca           ) [ 001111]
psum_7                  (alloca           ) [ 001111]
psum_8                  (alloca           ) [ 001111]
psum_9                  (alloca           ) [ 001111]
psum_10                 (alloca           ) [ 001111]
psum_11                 (alloca           ) [ 001111]
p_read_1                (read             ) [ 000000]
p_read_2                (read             ) [ 000000]
p_read_3                (read             ) [ 000000]
p_read_4                (read             ) [ 000000]
p_read_5                (read             ) [ 000000]
p_read_6                (read             ) [ 000000]
p_read_7                (read             ) [ 000000]
p_read_8                (read             ) [ 000000]
p_read_9                (read             ) [ 000000]
p_read_10               (read             ) [ 000000]
p_read_11               (read             ) [ 000000]
p_read_12               (read             ) [ 000000]
p_read_13               (read             ) [ 000000]
p_read_14               (read             ) [ 000000]
p_read_15               (read             ) [ 000000]
p_read46                (read             ) [ 000000]
data_reg_0_0            (alloca           ) [ 001111]
data_reg_0_1            (alloca           ) [ 001111]
data_reg_0_2            (alloca           ) [ 001111]
data_reg_0_3            (alloca           ) [ 001111]
data_reg_1_0            (alloca           ) [ 001111]
data_reg_1_1            (alloca           ) [ 001111]
data_reg_1_2            (alloca           ) [ 001111]
data_reg_1_3            (alloca           ) [ 001111]
data_reg_2_0            (alloca           ) [ 001111]
data_reg_2_1            (alloca           ) [ 001111]
data_reg_2_2            (alloca           ) [ 001111]
data_reg_2_3            (alloca           ) [ 001111]
data_reg_3_0            (alloca           ) [ 001111]
data_reg_3_1            (alloca           ) [ 001111]
data_reg_3_2            (alloca           ) [ 001111]
data_reg_3_3            (alloca           ) [ 001111]
specinterface_ln0       (specinterface    ) [ 000000]
param_read              (read             ) [ 000000]
empty                   (trunc            ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
write_ln394             (write            ) [ 000000]
param_TILESIZE_W_i_i    (partselect       ) [ 000000]
param_TILESIZE_H_i_i    (partselect       ) [ 000000]
mul_ln276               (mul              ) [ 001111]
add_ln276               (add              ) [ 001111]
param_TILESIZE_R_i_i    (partselect       ) [ 000000]
param_TILESIZE_S_i_i    (partselect       ) [ 000000]
sext_ln156              (sext             ) [ 001111]
sext_ln156_1            (sext             ) [ 001111]
sext_ln156_2            (sext             ) [ 001111]
sext_ln156_3            (sext             ) [ 001111]
sext_ln156_4            (sext             ) [ 001111]
sext_ln156_5            (sext             ) [ 001111]
sext_ln156_6            (sext             ) [ 001111]
sext_ln156_7            (sext             ) [ 001111]
sext_ln156_8            (sext             ) [ 001111]
sext_ln156_9            (sext             ) [ 001111]
sext_ln156_10           (sext             ) [ 001111]
sext_ln156_11           (sext             ) [ 001111]
sext_ln156_12           (sext             ) [ 001111]
sext_ln156_13           (sext             ) [ 001111]
sext_ln156_14           (sext             ) [ 001111]
sext_ln185              (sext             ) [ 001111]
cast                    (zext             ) [ 000000]
cast1                   (zext             ) [ 000000]
bound                   (mul              ) [ 001111]
br_ln185                (br               ) [ 011111]
indvar_flatten          (phi              ) [ 001000]
icmp_ln185              (icmp             ) [ 001111]
add_ln185               (add              ) [ 011111]
br_ln185                (br               ) [ 000000]
specloopname_ln0        (specloopname     ) [ 000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000]
specloopname_ln187      (specloopname     ) [ 000000]
br_ln190                (br               ) [ 001111]
ret_ln394               (ret              ) [ 000000]
i                       (phi              ) [ 000100]
i_cast402_i_i           (zext             ) [ 000110]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln190              (icmp             ) [ 001111]
i_1                     (add              ) [ 001111]
br_ln190                (br               ) [ 000000]
empty_68                (trunc            ) [ 000000]
rbegin_i_i              (specregionbegin  ) [ 000110]
zext_ln140              (zext             ) [ 000000]
data_l1_017_i_addr      (getelementptr    ) [ 000110]
add_ln138               (add              ) [ 000000]
icmp_ln138              (icmp             ) [ 000110]
zext_ln140_1            (zext             ) [ 000000]
data_l1_118_i_addr      (getelementptr    ) [ 000110]
add_ln138_1             (add              ) [ 000000]
tmp                     (bitselect        ) [ 000110]
zext_ln140_2            (zext             ) [ 000000]
data_l1_219_i_addr      (getelementptr    ) [ 000110]
add_ln138_2             (add              ) [ 000000]
tmp_1                   (bitselect        ) [ 000110]
xor_ln138               (xor              ) [ 000000]
zext_ln140_3            (zext             ) [ 000110]
data_l1_320_i_addr      (getelementptr    ) [ 000110]
data_reg_3_3_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_15           (sext             ) [ 000110]
data_reg_3_2_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_17           (sext             ) [ 000110]
data_reg_3_1_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_19           (sext             ) [ 000110]
data_reg_2_3_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_22           (sext             ) [ 000110]
data_reg_2_2_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_24           (sext             ) [ 000110]
data_reg_2_1_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_26           (sext             ) [ 000110]
data_reg_1_3_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_29           (sext             ) [ 000110]
data_reg_1_2_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_31           (sext             ) [ 000110]
data_reg_1_1_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_33           (sext             ) [ 000110]
icmp_ln163_3            (icmp             ) [ 000000]
and_ln163_3             (and              ) [ 000110]
br_ln163                (br               ) [ 000000]
psum_load               (load             ) [ 000000]
psum_1_load             (load             ) [ 000000]
psum_2_load             (load             ) [ 000000]
psum_3_load             (load             ) [ 000000]
psum_4_load             (load             ) [ 000000]
psum_5_load             (load             ) [ 000000]
psum_6_load             (load             ) [ 000000]
psum_7_load             (load             ) [ 000000]
psum_8_load             (load             ) [ 000000]
psum_9_load             (load             ) [ 000000]
psum_10_load            (load             ) [ 000000]
psum_11_load            (load             ) [ 000000]
speclooptripcount_ln190 (speclooptripcount) [ 000000]
specloopname_ln190      (specloopname     ) [ 000000]
data_reg_0_0_1          (load             ) [ 000000]
data_l1_118_i_load      (load             ) [ 000000]
data_reg_0_1_1          (select           ) [ 000000]
data_l1_219_i_load      (load             ) [ 000000]
data_reg_0_2_1          (select           ) [ 000000]
data_l1_320_i_load      (load             ) [ 000000]
data_reg_0_3_1          (select           ) [ 000000]
mul_ln156               (mul              ) [ 000000]
sext_ln156_16           (sext             ) [ 000000]
add_ln156               (add              ) [ 000000]
mul_ln156_1             (mul              ) [ 000000]
sext_ln156_18           (sext             ) [ 000000]
output_reg_3_2          (add              ) [ 000000]
mul_ln156_2             (mul              ) [ 000000]
sext_ln156_20           (sext             ) [ 000000]
output_reg_3_1          (add              ) [ 000000]
data_reg_3_0_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_21           (sext             ) [ 000000]
output_reg_3_0          (mul              ) [ 000000]
sext_ln155              (sext             ) [ 000000]
mul_ln156_4             (mul              ) [ 000000]
sext_ln156_23           (sext             ) [ 000000]
add_ln156_3             (add              ) [ 000000]
mul_ln156_5             (mul              ) [ 000000]
sext_ln156_25           (sext             ) [ 000000]
output_reg_2_2          (add              ) [ 000000]
mul_ln156_6             (mul              ) [ 000000]
sext_ln156_27           (sext             ) [ 000000]
output_reg_2_1          (add              ) [ 000000]
data_reg_2_0_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_28           (sext             ) [ 000000]
output_reg_2_0          (mul              ) [ 000000]
sext_ln155_1            (sext             ) [ 000000]
mul_ln156_8             (mul              ) [ 000000]
sext_ln156_30           (sext             ) [ 000000]
add_ln156_6             (add              ) [ 000000]
mul_ln156_9             (mul              ) [ 000000]
sext_ln156_32           (sext             ) [ 000000]
output_reg_1_2          (add              ) [ 000000]
mul_ln156_10            (mul              ) [ 000000]
sext_ln156_34           (sext             ) [ 000000]
output_reg_1_1          (add              ) [ 000000]
data_reg_1_0_1          (load             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_35           (sext             ) [ 000000]
output_reg_1_0          (mul              ) [ 000000]
sext_ln155_2            (sext             ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_36           (sext             ) [ 000000]
mul_ln156_12            (mul              ) [ 000000]
sext_ln156_37           (sext             ) [ 000000]
add_ln156_9             (add              ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_38           (sext             ) [ 000000]
mul_ln156_13            (mul              ) [ 000000]
sext_ln156_39           (sext             ) [ 000000]
output_reg_0_2          (add              ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_40           (sext             ) [ 000000]
mul_ln156_14            (mul              ) [ 000000]
sext_ln156_41           (sext             ) [ 000000]
output_reg_0_1          (add              ) [ 000000]
store_ln150             (store            ) [ 000000]
sext_ln156_42           (sext             ) [ 000000]
output_reg_0_0          (mul              ) [ 000000]
sext_ln155_3            (sext             ) [ 000000]
sub49_i_i_i             (add              ) [ 000000]
add_ln163               (add              ) [ 000000]
tmp_2                   (bitselect        ) [ 000000]
xor_ln163               (xor              ) [ 000000]
icmp_ln163              (icmp             ) [ 000000]
and_ln163               (and              ) [ 001111]
br_ln163                (br               ) [ 000000]
zext_ln168              (zext             ) [ 000000]
output_l1_324_i_addr    (getelementptr    ) [ 000000]
store_ln168             (store            ) [ 000000]
br_ln169                (br               ) [ 000000]
add_ln163_1             (add              ) [ 000000]
tmp_3                   (bitselect        ) [ 000000]
xor_ln163_1             (xor              ) [ 000000]
icmp_ln163_1            (icmp             ) [ 000000]
and_ln163_1             (and              ) [ 001111]
br_ln163                (br               ) [ 000000]
zext_ln168_1            (zext             ) [ 000000]
output_l1_223_i_addr    (getelementptr    ) [ 000000]
store_ln168             (store            ) [ 000000]
br_ln169                (br               ) [ 000000]
tmp_4                   (bitselect        ) [ 000000]
xor_ln163_2             (xor              ) [ 000000]
icmp_ln163_2            (icmp             ) [ 000000]
and_ln163_2             (and              ) [ 001111]
br_ln163                (br               ) [ 000000]
zext_ln168_2            (zext             ) [ 000000]
output_l1_122_i_addr    (getelementptr    ) [ 000000]
store_ln168             (store            ) [ 000000]
br_ln169                (br               ) [ 000000]
output_l1_021_i_addr    (getelementptr    ) [ 000000]
store_ln168             (store            ) [ 000000]
br_ln169                (br               ) [ 000000]
speclatency_ln207       (speclatency      ) [ 000000]
rend_i_i                (specregionend    ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln155             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln155             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln155             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln156             (store            ) [ 000000]
store_ln155             (store            ) [ 000000]
br_ln0                  (br               ) [ 001111]
br_ln0                  (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1_017_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_017_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1_118_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_118_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1_219_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_219_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1_320_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_320_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_021_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_021_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_122_i">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_122_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_223_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_223_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_324_i">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_324_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="param">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="param_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1184P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1120P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1184.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_R_INNER_LOOP_S_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="psum_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="psum_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="psum_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="psum_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="psum_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="psum_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_5/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="psum_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="psum_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="psum_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_8/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="psum_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_9/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="psum_10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="psum_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="psum_11/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_reg_0_0_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_reg_0_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_reg_0_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_reg_0_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_0_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="data_reg_1_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_reg_1_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="data_reg_1_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_reg_1_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_1_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_reg_2_0_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="data_reg_2_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="data_reg_2_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_reg_2_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_2_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="data_reg_3_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="data_reg_3_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="data_reg_3_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="data_reg_3_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reg_3_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_read_1_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_read_2_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_read_3_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_read_4_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_read_5_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read_6_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_read_7_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_read_8_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_read_9_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_read_10_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_read_11_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_read_12_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_read_13_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_read_14_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_read_15_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_read46_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read46/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="param_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1184" slack="0"/>
<pin id="358" dir="0" index="1" bw="1184" slack="0"/>
<pin id="359" dir="1" index="2" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="write_ln394_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="1120" slack="0"/>
<pin id="365" dir="0" index="2" bw="1120" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln394/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_l1_017_i_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="31" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_017_i_addr/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_0_0_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="data_l1_118_i_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_118_i_addr/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_118_i_load/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="data_l1_219_i_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_219_i_addr/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_219_i_load/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="data_l1_320_i_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_320_i_addr/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1_320_i_load/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="output_l1_324_i_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_324_i_addr/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln168_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="output_l1_223_i_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_223_i_addr/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln168_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="output_l1_122_i_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_122_i_addr/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln168_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="output_l1_021_i_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="1"/>
<pin id="464" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_021_i_addr/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln168_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="indvar_flatten_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="indvar_flatten_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="64" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="1"/>
<pin id="486" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="i_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="31" slack="0"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="empty_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1184" slack="0"/>
<pin id="497" dir="1" index="1" bw="1120" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="param_TILESIZE_W_i_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1184" slack="0"/>
<pin id="503" dir="0" index="2" bw="12" slack="0"/>
<pin id="504" dir="0" index="3" bw="12" slack="0"/>
<pin id="505" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_W_i_i/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="param_TILESIZE_H_i_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="1184" slack="0"/>
<pin id="513" dir="0" index="2" bw="12" slack="0"/>
<pin id="514" dir="0" index="3" bw="12" slack="0"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_H_i_i/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mul_ln276_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln276/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln276_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="param_TILESIZE_R_i_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1184" slack="0"/>
<pin id="535" dir="0" index="2" bw="12" slack="0"/>
<pin id="536" dir="0" index="3" bw="12" slack="0"/>
<pin id="537" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_R_i_i/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="param_TILESIZE_S_i_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1184" slack="0"/>
<pin id="545" dir="0" index="2" bw="12" slack="0"/>
<pin id="546" dir="0" index="3" bw="12" slack="0"/>
<pin id="547" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_S_i_i/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln156_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln156_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_1/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln156_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_2/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln156_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_3/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln156_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_4/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln156_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_5/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln156_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_6/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln156_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_7/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln156_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_8/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln156_9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_9/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln156_10_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_10/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln156_11_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_11/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln156_12_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_12/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln156_13_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_13/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln156_14_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_14/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln185_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="cast1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="bound_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln185_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="1"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln185_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="i_cast402_i_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast402_i_i/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln190_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="2"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="i_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="empty_68_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="31" slack="0"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln140_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="31" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln138_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="6" slack="0"/>
<pin id="668" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln138_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="31" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln140_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln138_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="0" index="1" bw="31" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln140_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln138_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="3" slack="0"/>
<pin id="703" dir="0" index="1" bw="31" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="xor_ln138_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln138/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln140_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="data_reg_3_3_1_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="2"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_3_1/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln150_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="2"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln156_15_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_15/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="data_reg_3_2_1_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="2"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_2_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln150_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="2"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln156_17_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_17/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="data_reg_3_1_1_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="2"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_1_1/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="store_ln150_store_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="2"/>
<pin id="756" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln156_19_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_19/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="data_reg_2_3_1_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="2"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_3_1/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="store_ln150_store_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="2"/>
<pin id="768" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sext_ln156_22_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_22/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="data_reg_2_2_1_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="2"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_2_1/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln150_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="2"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln156_24_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_24/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="data_reg_2_1_1_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="2"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_1_1/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="store_ln150_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="2"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln156_26_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_26/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="data_reg_1_3_1_load_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="2"/>
<pin id="800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_3_1/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="store_ln150_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="2"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln156_29_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_29/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="data_reg_1_2_1_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="2"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_2_1/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln150_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="2"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln156_31_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_31/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="data_reg_1_1_1_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="2"/>
<pin id="824" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_1_1/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln150_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="2"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln156_33_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_33/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln163_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="2"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163_3/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln163_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163_3/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="psum_load_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="3"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_load/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="psum_1_load_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="3"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_1_load/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="psum_2_load_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="3"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_2_load/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="psum_3_load_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="3"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_3_load/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="psum_4_load_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="3"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_4_load/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="psum_5_load_load_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="3"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_5_load/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="psum_6_load_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="3"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_6_load/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="psum_7_load_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="3"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_7_load/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="psum_8_load_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="3"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_8_load/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="psum_9_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="3"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_9_load/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="psum_10_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="3"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_10_load/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="psum_11_load_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="3"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="psum_11_load/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="data_reg_0_1_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="0" index="2" bw="8" slack="0"/>
<pin id="885" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_1_1/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="data_reg_0_2_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="8" slack="0"/>
<pin id="892" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_2_1/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="data_reg_0_3_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="8" slack="0"/>
<pin id="899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_reg_0_3_1/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="data_reg_3_0_1_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="3"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_3_0_1/4 "/>
</bind>
</comp>

<comp id="905" class="1004" name="store_ln150_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="3"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln156_21_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_21/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="output_reg_3_0_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="3"/>
<pin id="917" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_3_0/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln155_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="data_reg_2_0_1_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="3"/>
<pin id="925" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_2_0_1/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln150_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="3"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln156_28_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_28/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="output_reg_2_0_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="3"/>
<pin id="938" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_2_0/4 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln155_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_1/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="data_reg_1_0_1_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="3"/>
<pin id="946" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_1_0_1/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="store_ln150_store_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="3"/>
<pin id="950" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln156_35_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_35/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="output_reg_1_0_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="3"/>
<pin id="959" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_1_0/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln155_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_2/4 "/>
</bind>
</comp>

<comp id="965" class="1004" name="store_ln150_store_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="3"/>
<pin id="968" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln156_36_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_36/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="store_ln150_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="3"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln156_38_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_38/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="store_ln150_store_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="3"/>
<pin id="986" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sext_ln156_40_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_40/4 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln150_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="3"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln156_42_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_42/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="output_reg_0_0_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="8" slack="3"/>
<pin id="1004" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="output_reg_0_0/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln155_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_3/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sub49_i_i_i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="0" index="1" bw="31" slack="1"/>
<pin id="1013" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub49_i_i_i/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln163_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="4" slack="0"/>
<pin id="1017" dir="0" index="1" bw="31" slack="1"/>
<pin id="1018" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="xor_ln163_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln163/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln163_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="3"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="and_ln163_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163/4 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln168_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/4 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln163_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="31" slack="1"/>
<pin id="1052" dir="0" index="1" bw="4" slack="0"/>
<pin id="1053" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163_1/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="0" index="2" bw="6" slack="0"/>
<pin id="1059" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="xor_ln163_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln163_1/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="icmp_ln163_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="0"/>
<pin id="1071" dir="0" index="1" bw="32" slack="3"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163_1/4 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln163_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163_1/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln168_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_4_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="0"/>
<pin id="1088" dir="0" index="2" bw="6" slack="0"/>
<pin id="1089" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="xor_ln163_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln163_2/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln163_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="0" index="1" bw="32" slack="3"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163_2/4 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="and_ln163_2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln163_2/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="zext_ln168_2_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_2/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="store_ln156_store_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="3"/>
<pin id="1118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="store_ln156_store_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="3"/>
<pin id="1122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="store_ln155_store_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="3"/>
<pin id="1126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="store_ln156_store_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="3"/>
<pin id="1131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="store_ln156_store_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="3"/>
<pin id="1135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="store_ln155_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="3"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="store_ln156_store_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="3"/>
<pin id="1144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="store_ln156_store_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="3"/>
<pin id="1148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="store_ln155_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="3"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="store_ln156_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="3"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="store_ln156_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="0" index="1" bw="32" slack="3"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="store_ln155_store_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="3"/>
<pin id="1165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/4 "/>
</bind>
</comp>

<comp id="1167" class="1007" name="grp_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="2"/>
<pin id="1170" dir="0" index="2" bw="32" slack="0"/>
<pin id="1171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156/3 sext_ln156_16/4 add_ln156/4 "/>
</bind>
</comp>

<comp id="1175" class="1007" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="0"/>
<pin id="1177" dir="0" index="1" bw="8" slack="2"/>
<pin id="1178" dir="0" index="2" bw="32" slack="0"/>
<pin id="1179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_1/3 sext_ln156_18/4 output_reg_3_2/4 "/>
</bind>
</comp>

<comp id="1183" class="1007" name="grp_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="2"/>
<pin id="1186" dir="0" index="2" bw="32" slack="0"/>
<pin id="1187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_2/3 sext_ln156_20/4 output_reg_3_1/4 "/>
</bind>
</comp>

<comp id="1191" class="1007" name="grp_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="0"/>
<pin id="1193" dir="0" index="1" bw="8" slack="2"/>
<pin id="1194" dir="0" index="2" bw="32" slack="0"/>
<pin id="1195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_4/3 sext_ln156_23/4 add_ln156_3/4 "/>
</bind>
</comp>

<comp id="1199" class="1007" name="grp_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="0" index="1" bw="8" slack="2"/>
<pin id="1202" dir="0" index="2" bw="32" slack="0"/>
<pin id="1203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_5/3 sext_ln156_25/4 output_reg_2_2/4 "/>
</bind>
</comp>

<comp id="1207" class="1007" name="grp_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="0" index="1" bw="8" slack="2"/>
<pin id="1210" dir="0" index="2" bw="32" slack="0"/>
<pin id="1211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_6/3 sext_ln156_27/4 output_reg_2_1/4 "/>
</bind>
</comp>

<comp id="1215" class="1007" name="grp_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="0"/>
<pin id="1217" dir="0" index="1" bw="8" slack="2"/>
<pin id="1218" dir="0" index="2" bw="32" slack="0"/>
<pin id="1219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_8/3 sext_ln156_30/4 add_ln156_6/4 "/>
</bind>
</comp>

<comp id="1223" class="1007" name="grp_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="2"/>
<pin id="1226" dir="0" index="2" bw="32" slack="0"/>
<pin id="1227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_9/3 sext_ln156_32/4 output_reg_1_2/4 "/>
</bind>
</comp>

<comp id="1231" class="1007" name="grp_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="2"/>
<pin id="1234" dir="0" index="2" bw="32" slack="0"/>
<pin id="1235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_10/3 sext_ln156_34/4 output_reg_1_1/4 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="grp_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="3"/>
<pin id="1242" dir="0" index="2" bw="32" slack="0"/>
<pin id="1243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_12/4 sext_ln156_37/4 add_ln156_9/4 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="8" slack="3"/>
<pin id="1250" dir="0" index="2" bw="32" slack="0"/>
<pin id="1251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_13/4 sext_ln156_39/4 output_reg_0_2/4 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="grp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="0"/>
<pin id="1257" dir="0" index="1" bw="8" slack="3"/>
<pin id="1258" dir="0" index="2" bw="32" slack="0"/>
<pin id="1259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln156_14/4 sext_ln156_41/4 output_reg_0_1/4 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="psum_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="3"/>
<pin id="1265" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum "/>
</bind>
</comp>

<comp id="1269" class="1005" name="psum_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="3"/>
<pin id="1271" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="psum_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="3"/>
<pin id="1277" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="psum_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="3"/>
<pin id="1283" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_3 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="psum_4_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="3"/>
<pin id="1289" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_4 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="psum_5_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="3"/>
<pin id="1295" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_5 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="psum_6_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="3"/>
<pin id="1301" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_6 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="psum_7_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="3"/>
<pin id="1307" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_7 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="psum_8_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="3"/>
<pin id="1313" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_8 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="psum_9_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="3"/>
<pin id="1319" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_9 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="psum_10_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="3"/>
<pin id="1325" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_10 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="psum_11_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="3"/>
<pin id="1331" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="psum_11 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="data_reg_0_0_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="3"/>
<pin id="1337" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_0_0 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="data_reg_0_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="2"/>
<pin id="1343" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="data_reg_0_2_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="2"/>
<pin id="1349" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="data_reg_0_3_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="2"/>
<pin id="1355" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_0_3 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="data_reg_1_0_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="3"/>
<pin id="1361" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_1_0 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="data_reg_1_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="2"/>
<pin id="1367" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="data_reg_1_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="2"/>
<pin id="1373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="data_reg_1_3_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="2"/>
<pin id="1379" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_1_3 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="data_reg_2_0_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="3"/>
<pin id="1385" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_2_0 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="data_reg_2_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="2"/>
<pin id="1391" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="data_reg_2_2_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="2"/>
<pin id="1397" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_2 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="data_reg_2_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="2"/>
<pin id="1403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_2_3 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="data_reg_3_0_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="3"/>
<pin id="1409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="data_reg_3_0 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="data_reg_3_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="2"/>
<pin id="1414" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="data_reg_3_2_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="2"/>
<pin id="1419" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_2 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="data_reg_3_3_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="2"/>
<pin id="1424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_reg_3_3 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="mul_ln276_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="2"/>
<pin id="1429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln276 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="add_ln276_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="2"/>
<pin id="1437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln276 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="sext_ln156_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="16" slack="2"/>
<pin id="1442" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="sext_ln156_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="2"/>
<pin id="1447" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="sext_ln156_2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="16" slack="2"/>
<pin id="1452" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_2 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="sext_ln156_3_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="3"/>
<pin id="1457" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_3 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="sext_ln156_4_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="16" slack="2"/>
<pin id="1462" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_4 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="sext_ln156_5_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="16" slack="2"/>
<pin id="1467" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_5 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="sext_ln156_6_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="2"/>
<pin id="1472" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_6 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="sext_ln156_7_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="3"/>
<pin id="1477" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_7 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="sext_ln156_8_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="16" slack="2"/>
<pin id="1482" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_8 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="sext_ln156_9_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="16" slack="2"/>
<pin id="1487" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_9 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="sext_ln156_10_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="16" slack="2"/>
<pin id="1492" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln156_10 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="sext_ln156_11_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="16" slack="3"/>
<pin id="1497" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_11 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="sext_ln156_12_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="3"/>
<pin id="1502" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_12 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="sext_ln156_13_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="16" slack="3"/>
<pin id="1507" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_13 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="sext_ln156_14_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="16" slack="3"/>
<pin id="1512" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln156_14 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="sext_ln185_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="16" slack="3"/>
<pin id="1517" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln185 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="bound_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="64" slack="1"/>
<pin id="1522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1525" class="1005" name="icmp_ln185_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="1"/>
<pin id="1527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="add_ln185_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="64" slack="0"/>
<pin id="1531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="i_cast402_i_i_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast402_i_i "/>
</bind>
</comp>

<comp id="1541" class="1005" name="icmp_ln190_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln190 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="i_1_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="31" slack="0"/>
<pin id="1547" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="data_l1_017_i_addr_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="6" slack="1"/>
<pin id="1552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_017_i_addr "/>
</bind>
</comp>

<comp id="1555" class="1005" name="icmp_ln138_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="1"/>
<pin id="1557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="data_l1_118_i_addr_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="6" slack="1"/>
<pin id="1562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_118_i_addr "/>
</bind>
</comp>

<comp id="1565" class="1005" name="tmp_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="1"/>
<pin id="1567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1570" class="1005" name="data_l1_219_i_addr_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="6" slack="1"/>
<pin id="1572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_219_i_addr "/>
</bind>
</comp>

<comp id="1575" class="1005" name="tmp_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="zext_ln140_3_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="64" slack="1"/>
<pin id="1582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln140_3 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="data_l1_320_i_addr_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="6" slack="1"/>
<pin id="1587" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_l1_320_i_addr "/>
</bind>
</comp>

<comp id="1590" class="1005" name="sext_ln156_15_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="16" slack="1"/>
<pin id="1592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_15 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="sext_ln156_17_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="16" slack="1"/>
<pin id="1597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_17 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="sext_ln156_19_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="16" slack="1"/>
<pin id="1602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_19 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sext_ln156_22_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="16" slack="1"/>
<pin id="1607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_22 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="sext_ln156_24_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="16" slack="1"/>
<pin id="1612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_24 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="sext_ln156_26_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="1"/>
<pin id="1617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_26 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="sext_ln156_29_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="16" slack="1"/>
<pin id="1622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_29 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="sext_ln156_31_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="16" slack="1"/>
<pin id="1627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_31 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="sext_ln156_33_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="1"/>
<pin id="1632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln156_33 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="and_ln163_3_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln163_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="96" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="96" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="96" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="96" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="96" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="96" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="106" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="356" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="356" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="356" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="84" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="500" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="356" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="90" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="356" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="92" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="94" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="260" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="266" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="272" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="278" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="284" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="290" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="296" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="302" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="308" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="314" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="320" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="326" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="332" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="338" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="344" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="350" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="532" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="542" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="616" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="477" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="477" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="56" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="488" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="488" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="112" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="488" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="488" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="669"><net_src comp="118" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="656" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="488" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="106" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="665" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="686"><net_src comp="120" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="641" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="122" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="124" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="682" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="705"><net_src comp="126" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="641" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="122" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="124" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="128" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="701" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="726" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="738" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="750" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="762" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="762" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="774" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="786" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="798" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="822" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="701" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="715" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="886"><net_src comp="134" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="389" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="134" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="402" pin="3"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="134" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="415" pin="3"/><net_sink comp="895" pin=2"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="902" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="923" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="944" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="952" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="956" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="895" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="895" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="888" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="888" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="881" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="881" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="376" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="376" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="136" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="138" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1025"><net_src comp="122" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="124" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="128" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1015" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1028" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1015" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1054"><net_src comp="140" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="122" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="1050" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="124" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1067"><net_src comp="1055" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="128" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1050" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1063" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="1050" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1090"><net_src comp="122" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1010" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="124" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1097"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="128" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1010" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1093" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1010" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1127"><net_src comp="919" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1140"><net_src comp="940" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1153"><net_src comp="961" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1166"><net_src comp="1006" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1172"><net_src comp="734" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="878" pin="1"/><net_sink comp="1167" pin=2"/></net>

<net id="1174"><net_src comp="1167" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="1180"><net_src comp="746" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="875" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1182"><net_src comp="1175" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1188"><net_src comp="758" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="872" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="1190"><net_src comp="1183" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1196"><net_src comp="770" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="869" pin="1"/><net_sink comp="1191" pin=2"/></net>

<net id="1198"><net_src comp="1191" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="1204"><net_src comp="782" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="866" pin="1"/><net_sink comp="1199" pin=2"/></net>

<net id="1206"><net_src comp="1199" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1212"><net_src comp="794" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="863" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1214"><net_src comp="1207" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1220"><net_src comp="806" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="860" pin="1"/><net_sink comp="1215" pin=2"/></net>

<net id="1222"><net_src comp="1215" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="1228"><net_src comp="818" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="857" pin="1"/><net_sink comp="1223" pin=2"/></net>

<net id="1230"><net_src comp="1223" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1236"><net_src comp="830" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="854" pin="1"/><net_sink comp="1231" pin=2"/></net>

<net id="1238"><net_src comp="1231" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1244"><net_src comp="970" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="851" pin="1"/><net_sink comp="1239" pin=2"/></net>

<net id="1246"><net_src comp="1239" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="1252"><net_src comp="979" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="848" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1254"><net_src comp="1247" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1260"><net_src comp="988" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="845" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1262"><net_src comp="1255" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1266"><net_src comp="148" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1272"><net_src comp="152" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1278"><net_src comp="156" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1284"><net_src comp="160" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1290"><net_src comp="164" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1296"><net_src comp="168" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1302"><net_src comp="172" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1308"><net_src comp="176" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1314"><net_src comp="180" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1320"><net_src comp="184" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1326"><net_src comp="188" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1332"><net_src comp="192" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1338"><net_src comp="196" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1344"><net_src comp="200" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1350"><net_src comp="204" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1356"><net_src comp="208" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1362"><net_src comp="212" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1368"><net_src comp="216" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1374"><net_src comp="220" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1380"><net_src comp="224" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1386"><net_src comp="228" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1392"><net_src comp="232" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1398"><net_src comp="236" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1404"><net_src comp="240" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1410"><net_src comp="244" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1415"><net_src comp="248" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1420"><net_src comp="252" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1425"><net_src comp="256" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1430"><net_src comp="520" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1433"><net_src comp="1427" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1434"><net_src comp="1427" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1438"><net_src comp="526" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1443"><net_src comp="552" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1448"><net_src comp="556" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1453"><net_src comp="560" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1458"><net_src comp="564" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1463"><net_src comp="568" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1468"><net_src comp="572" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1473"><net_src comp="576" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1478"><net_src comp="580" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1483"><net_src comp="584" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1488"><net_src comp="588" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1493"><net_src comp="592" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1498"><net_src comp="596" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1503"><net_src comp="600" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1508"><net_src comp="604" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1513"><net_src comp="608" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1518"><net_src comp="612" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1523"><net_src comp="624" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1528"><net_src comp="630" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1532"><net_src comp="635" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1537"><net_src comp="641" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1544"><net_src comp="645" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1548"><net_src comp="650" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1553"><net_src comp="369" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1558"><net_src comp="671" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1563"><net_src comp="382" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1568"><net_src comp="688" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1573"><net_src comp="395" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1578"><net_src comp="707" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1583"><net_src comp="721" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1588"><net_src comp="408" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1593"><net_src comp="734" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1598"><net_src comp="746" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1603"><net_src comp="758" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1608"><net_src comp="770" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1613"><net_src comp="782" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1618"><net_src comp="794" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1623"><net_src comp="806" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1628"><net_src comp="818" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1633"><net_src comp="830" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1638"><net_src comp="839" pin="2"/><net_sink comp="1635" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_021_i | {4 }
	Port: output_l1_122_i | {4 }
	Port: output_l1_223_i | {4 }
	Port: output_l1_324_i | {4 }
	Port: param_out | {1 }
 - Input state : 
	Port: runSysArr : p_read | {1 }
	Port: runSysArr : p_read1 | {1 }
	Port: runSysArr : p_read2 | {1 }
	Port: runSysArr : p_read3 | {1 }
	Port: runSysArr : p_read4 | {1 }
	Port: runSysArr : p_read5 | {1 }
	Port: runSysArr : p_read6 | {1 }
	Port: runSysArr : p_read7 | {1 }
	Port: runSysArr : p_read8 | {1 }
	Port: runSysArr : p_read9 | {1 }
	Port: runSysArr : p_read10 | {1 }
	Port: runSysArr : p_read11 | {1 }
	Port: runSysArr : p_read12 | {1 }
	Port: runSysArr : p_read13 | {1 }
	Port: runSysArr : p_read14 | {1 }
	Port: runSysArr : p_read15 | {1 }
	Port: runSysArr : data_l1_017_i | {3 4 }
	Port: runSysArr : data_l1_118_i | {3 4 }
	Port: runSysArr : data_l1_219_i | {3 4 }
	Port: runSysArr : data_l1_320_i | {3 4 }
	Port: runSysArr : param | {1 }
  - Chain level:
	State 1
		write_ln394 : 1
		mul_ln276 : 1
		add_ln276 : 2
		cast : 1
		cast1 : 1
		bound : 2
	State 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
	State 3
		i_cast402_i_i : 1
		icmp_ln190 : 2
		i_1 : 1
		br_ln190 : 3
		empty_68 : 1
		zext_ln140 : 1
		data_l1_017_i_addr : 2
		data_reg_0_0_1 : 3
		add_ln138 : 2
		icmp_ln138 : 1
		zext_ln140_1 : 3
		data_l1_118_i_addr : 4
		data_l1_118_i_load : 5
		add_ln138_1 : 2
		tmp : 3
		zext_ln140_2 : 3
		data_l1_219_i_addr : 4
		data_l1_219_i_load : 5
		add_ln138_2 : 2
		tmp_1 : 3
		xor_ln138 : 4
		zext_ln140_3 : 3
		data_l1_320_i_addr : 4
		data_l1_320_i_load : 5
		store_ln150 : 1
		sext_ln156_15 : 1
		mul_ln156 : 2
		store_ln150 : 1
		sext_ln156_17 : 1
		mul_ln156_1 : 2
		store_ln150 : 1
		sext_ln156_19 : 1
		mul_ln156_2 : 2
		store_ln150 : 1
		sext_ln156_22 : 1
		mul_ln156_4 : 2
		store_ln150 : 1
		sext_ln156_24 : 1
		mul_ln156_5 : 2
		store_ln150 : 1
		sext_ln156_26 : 1
		mul_ln156_6 : 2
		store_ln150 : 1
		sext_ln156_29 : 1
		mul_ln156_8 : 2
		store_ln150 : 1
		sext_ln156_31 : 1
		mul_ln156_9 : 2
		store_ln150 : 1
		sext_ln156_33 : 1
		mul_ln156_10 : 2
		icmp_ln163_3 : 3
		and_ln163_3 : 4
		br_ln163 : 4
	State 4
		data_reg_0_1_1 : 1
		data_reg_0_2_1 : 1
		data_reg_0_3_1 : 1
		sext_ln156_16 : 1
		add_ln156 : 2
		sext_ln156_18 : 1
		output_reg_3_2 : 2
		sext_ln156_20 : 1
		output_reg_3_1 : 2
		store_ln150 : 1
		sext_ln156_21 : 1
		output_reg_3_0 : 2
		sext_ln155 : 3
		sext_ln156_23 : 1
		add_ln156_3 : 2
		sext_ln156_25 : 1
		output_reg_2_2 : 2
		sext_ln156_27 : 1
		output_reg_2_1 : 2
		store_ln150 : 1
		sext_ln156_28 : 1
		output_reg_2_0 : 2
		sext_ln155_1 : 3
		sext_ln156_30 : 1
		add_ln156_6 : 2
		sext_ln156_32 : 1
		output_reg_1_2 : 2
		sext_ln156_34 : 1
		output_reg_1_1 : 2
		store_ln150 : 1
		sext_ln156_35 : 1
		output_reg_1_0 : 2
		sext_ln155_2 : 3
		store_ln150 : 2
		sext_ln156_36 : 2
		mul_ln156_12 : 3
		sext_ln156_37 : 4
		add_ln156_9 : 5
		store_ln150 : 2
		sext_ln156_38 : 2
		mul_ln156_13 : 3
		sext_ln156_39 : 4
		output_reg_0_2 : 5
		store_ln150 : 2
		sext_ln156_40 : 2
		mul_ln156_14 : 3
		sext_ln156_41 : 4
		output_reg_0_1 : 5
		store_ln150 : 1
		sext_ln156_42 : 1
		output_reg_0_0 : 2
		sext_ln155_3 : 3
		tmp_2 : 1
		xor_ln163 : 2
		icmp_ln163 : 1
		and_ln163 : 2
		br_ln163 : 2
		zext_ln168 : 1
		output_l1_324_i_addr : 2
		store_ln168 : 3
		tmp_3 : 1
		xor_ln163_1 : 2
		icmp_ln163_1 : 1
		and_ln163_1 : 2
		br_ln163 : 2
		zext_ln168_1 : 1
		output_l1_223_i_addr : 2
		store_ln168 : 3
		tmp_4 : 1
		xor_ln163_2 : 2
		icmp_ln163_2 : 1
		and_ln163_2 : 2
		br_ln163 : 2
		zext_ln168_2 : 1
		output_l1_122_i_addr : 2
		store_ln168 : 3
		store_ln168 : 6
		store_ln156 : 3
		store_ln156 : 3
		store_ln155 : 4
		store_ln156 : 3
		store_ln156 : 3
		store_ln155 : 4
		store_ln156 : 3
		store_ln156 : 3
		store_ln155 : 4
		store_ln156 : 6
		store_ln156 : 6
		store_ln155 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln276_fu_526      |    0    |    0    |    39   |
|          |       add_ln185_fu_635      |    0    |    0    |    71   |
|          |          i_1_fu_650         |    0    |    0    |    38   |
|          |       add_ln138_fu_665      |    0    |    0    |    15   |
|    add   |      add_ln138_1_fu_682     |    0    |    0    |    38   |
|          |      add_ln138_2_fu_701     |    0    |    0    |    38   |
|          |     sub49_i_i_i_fu_1010     |    0    |    0    |    38   |
|          |      add_ln163_fu_1015      |    0    |    0    |    38   |
|          |     add_ln163_1_fu_1050     |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln276_fu_520      |    3    |    0    |    20   |
|          |         bound_fu_624        |    4    |    0    |    20   |
|    mul   |    output_reg_3_0_fu_914    |    0    |    0    |    40   |
|          |    output_reg_2_0_fu_935    |    0    |    0    |    40   |
|          |    output_reg_1_0_fu_956    |    0    |    0    |    40   |
|          |    output_reg_0_0_fu_1001   |    0    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln185_fu_630      |    0    |    0    |    29   |
|          |      icmp_ln190_fu_645      |    0    |    0    |    20   |
|          |      icmp_ln138_fu_671      |    0    |    0    |    20   |
|   icmp   |     icmp_ln163_3_fu_834     |    0    |    0    |    20   |
|          |      icmp_ln163_fu_1034     |    0    |    0    |    20   |
|          |     icmp_ln163_1_fu_1069    |    0    |    0    |    20   |
|          |     icmp_ln163_2_fu_1099    |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |    data_reg_0_1_1_fu_881    |    0    |    0    |    8    |
|  select  |    data_reg_0_2_1_fu_888    |    0    |    0    |    8    |
|          |    data_reg_0_3_1_fu_895    |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_1167         |    1    |    0    |    0    |
|          |         grp_fu_1175         |    1    |    0    |    0    |
|          |         grp_fu_1183         |    1    |    0    |    0    |
|          |         grp_fu_1191         |    1    |    0    |    0    |
|          |         grp_fu_1199         |    1    |    0    |    0    |
|  muladd  |         grp_fu_1207         |    1    |    0    |    0    |
|          |         grp_fu_1215         |    1    |    0    |    0    |
|          |         grp_fu_1223         |    1    |    0    |    0    |
|          |         grp_fu_1231         |    1    |    0    |    0    |
|          |         grp_fu_1239         |    1    |    0    |    0    |
|          |         grp_fu_1247         |    1    |    0    |    0    |
|          |         grp_fu_1255         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln138_fu_715      |    0    |    0    |    2    |
|    xor   |      xor_ln163_fu_1028      |    0    |    0    |    2    |
|          |     xor_ln163_1_fu_1063     |    0    |    0    |    2    |
|          |     xor_ln163_2_fu_1093     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      and_ln163_3_fu_839     |    0    |    0    |    2    |
|    and   |      and_ln163_fu_1039      |    0    |    0    |    2    |
|          |     and_ln163_1_fu_1074     |    0    |    0    |    2    |
|          |     and_ln163_2_fu_1104     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_read_1_read_fu_260    |    0    |    0    |    0    |
|          |     p_read_2_read_fu_266    |    0    |    0    |    0    |
|          |     p_read_3_read_fu_272    |    0    |    0    |    0    |
|          |     p_read_4_read_fu_278    |    0    |    0    |    0    |
|          |     p_read_5_read_fu_284    |    0    |    0    |    0    |
|          |     p_read_6_read_fu_290    |    0    |    0    |    0    |
|          |     p_read_7_read_fu_296    |    0    |    0    |    0    |
|          |     p_read_8_read_fu_302    |    0    |    0    |    0    |
|   read   |     p_read_9_read_fu_308    |    0    |    0    |    0    |
|          |    p_read_10_read_fu_314    |    0    |    0    |    0    |
|          |    p_read_11_read_fu_320    |    0    |    0    |    0    |
|          |    p_read_12_read_fu_326    |    0    |    0    |    0    |
|          |    p_read_13_read_fu_332    |    0    |    0    |    0    |
|          |    p_read_14_read_fu_338    |    0    |    0    |    0    |
|          |    p_read_15_read_fu_344    |    0    |    0    |    0    |
|          |     p_read46_read_fu_350    |    0    |    0    |    0    |
|          |    param_read_read_fu_356   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln394_write_fu_362  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         empty_fu_495        |    0    |    0    |    0    |
|          |       empty_68_fu_656       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | param_TILESIZE_W_i_i_fu_500 |    0    |    0    |    0    |
|partselect| param_TILESIZE_H_i_i_fu_510 |    0    |    0    |    0    |
|          | param_TILESIZE_R_i_i_fu_532 |    0    |    0    |    0    |
|          | param_TILESIZE_S_i_i_fu_542 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln156_fu_552      |    0    |    0    |    0    |
|          |     sext_ln156_1_fu_556     |    0    |    0    |    0    |
|          |     sext_ln156_2_fu_560     |    0    |    0    |    0    |
|          |     sext_ln156_3_fu_564     |    0    |    0    |    0    |
|          |     sext_ln156_4_fu_568     |    0    |    0    |    0    |
|          |     sext_ln156_5_fu_572     |    0    |    0    |    0    |
|          |     sext_ln156_6_fu_576     |    0    |    0    |    0    |
|          |     sext_ln156_7_fu_580     |    0    |    0    |    0    |
|          |     sext_ln156_8_fu_584     |    0    |    0    |    0    |
|          |     sext_ln156_9_fu_588     |    0    |    0    |    0    |
|          |     sext_ln156_10_fu_592    |    0    |    0    |    0    |
|          |     sext_ln156_11_fu_596    |    0    |    0    |    0    |
|          |     sext_ln156_12_fu_600    |    0    |    0    |    0    |
|          |     sext_ln156_13_fu_604    |    0    |    0    |    0    |
|          |     sext_ln156_14_fu_608    |    0    |    0    |    0    |
|          |      sext_ln185_fu_612      |    0    |    0    |    0    |
|          |     sext_ln156_15_fu_734    |    0    |    0    |    0    |
|   sext   |     sext_ln156_17_fu_746    |    0    |    0    |    0    |
|          |     sext_ln156_19_fu_758    |    0    |    0    |    0    |
|          |     sext_ln156_22_fu_770    |    0    |    0    |    0    |
|          |     sext_ln156_24_fu_782    |    0    |    0    |    0    |
|          |     sext_ln156_26_fu_794    |    0    |    0    |    0    |
|          |     sext_ln156_29_fu_806    |    0    |    0    |    0    |
|          |     sext_ln156_31_fu_818    |    0    |    0    |    0    |
|          |     sext_ln156_33_fu_830    |    0    |    0    |    0    |
|          |     sext_ln156_21_fu_910    |    0    |    0    |    0    |
|          |      sext_ln155_fu_919      |    0    |    0    |    0    |
|          |     sext_ln156_28_fu_931    |    0    |    0    |    0    |
|          |     sext_ln155_1_fu_940     |    0    |    0    |    0    |
|          |     sext_ln156_35_fu_952    |    0    |    0    |    0    |
|          |     sext_ln155_2_fu_961     |    0    |    0    |    0    |
|          |     sext_ln156_36_fu_970    |    0    |    0    |    0    |
|          |     sext_ln156_38_fu_979    |    0    |    0    |    0    |
|          |     sext_ln156_40_fu_988    |    0    |    0    |    0    |
|          |     sext_ln156_42_fu_997    |    0    |    0    |    0    |
|          |     sext_ln155_3_fu_1006    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_616         |    0    |    0    |    0    |
|          |         cast1_fu_620        |    0    |    0    |    0    |
|          |     i_cast402_i_i_fu_641    |    0    |    0    |    0    |
|          |      zext_ln140_fu_660      |    0    |    0    |    0    |
|   zext   |     zext_ln140_1_fu_677     |    0    |    0    |    0    |
|          |     zext_ln140_2_fu_696     |    0    |    0    |    0    |
|          |     zext_ln140_3_fu_721     |    0    |    0    |    0    |
|          |      zext_ln168_fu_1045     |    0    |    0    |    0    |
|          |     zext_ln168_1_fu_1080    |    0    |    0    |    0    |
|          |     zext_ln168_2_fu_1110    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_688         |    0    |    0    |    0    |
|          |         tmp_1_fu_707        |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_1020        |    0    |    0    |    0    |
|          |        tmp_3_fu_1055        |    0    |    0    |    0    |
|          |        tmp_4_fu_1085        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    19   |    0    |   742   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln185_reg_1529    |   64   |
|     add_ln276_reg_1435    |   32   |
|    and_ln163_3_reg_1635   |    1   |
|       bound_reg_1520      |   64   |
|data_l1_017_i_addr_reg_1550|    6   |
|data_l1_118_i_addr_reg_1560|    6   |
|data_l1_219_i_addr_reg_1570|    6   |
|data_l1_320_i_addr_reg_1585|    6   |
|   data_reg_0_0_reg_1335   |    8   |
|   data_reg_0_1_reg_1341   |    8   |
|   data_reg_0_2_reg_1347   |    8   |
|   data_reg_0_3_reg_1353   |    8   |
|   data_reg_1_0_reg_1359   |    8   |
|   data_reg_1_1_reg_1365   |    8   |
|   data_reg_1_2_reg_1371   |    8   |
|   data_reg_1_3_reg_1377   |    8   |
|   data_reg_2_0_reg_1383   |    8   |
|   data_reg_2_1_reg_1389   |    8   |
|   data_reg_2_2_reg_1395   |    8   |
|   data_reg_2_3_reg_1401   |    8   |
|   data_reg_3_0_reg_1407   |    8   |
|   data_reg_3_1_reg_1412   |    8   |
|   data_reg_3_2_reg_1417   |    8   |
|   data_reg_3_3_reg_1422   |    8   |
|        i_1_reg_1545       |   31   |
|   i_cast402_i_i_reg_1534  |   32   |
|         i_reg_484         |   31   |
|    icmp_ln138_reg_1555    |    1   |
|    icmp_ln185_reg_1525    |    1   |
|    icmp_ln190_reg_1541    |    1   |
|   indvar_flatten_reg_473  |   64   |
|     mul_ln276_reg_1427    |   32   |
|      psum_10_reg_1323     |   32   |
|      psum_11_reg_1329     |   32   |
|      psum_1_reg_1269      |   32   |
|      psum_2_reg_1275      |   32   |
|      psum_3_reg_1281      |   32   |
|      psum_4_reg_1287      |   32   |
|      psum_5_reg_1293      |   32   |
|      psum_6_reg_1299      |   32   |
|      psum_7_reg_1305      |   32   |
|      psum_8_reg_1311      |   32   |
|      psum_9_reg_1317      |   32   |
|       psum_reg_1263       |   32   |
|   sext_ln156_10_reg_1490  |   16   |
|   sext_ln156_11_reg_1495  |   16   |
|   sext_ln156_12_reg_1500  |   16   |
|   sext_ln156_13_reg_1505  |   16   |
|   sext_ln156_14_reg_1510  |   16   |
|   sext_ln156_15_reg_1590  |   16   |
|   sext_ln156_17_reg_1595  |   16   |
|   sext_ln156_19_reg_1600  |   16   |
|   sext_ln156_1_reg_1445   |   16   |
|   sext_ln156_22_reg_1605  |   16   |
|   sext_ln156_24_reg_1610  |   16   |
|   sext_ln156_26_reg_1615  |   16   |
|   sext_ln156_29_reg_1620  |   16   |
|   sext_ln156_2_reg_1450   |   16   |
|   sext_ln156_31_reg_1625  |   16   |
|   sext_ln156_33_reg_1630  |   16   |
|   sext_ln156_3_reg_1455   |   16   |
|   sext_ln156_4_reg_1460   |   16   |
|   sext_ln156_5_reg_1465   |   16   |
|   sext_ln156_6_reg_1470   |   16   |
|   sext_ln156_7_reg_1475   |   16   |
|   sext_ln156_8_reg_1480   |   16   |
|   sext_ln156_9_reg_1485   |   16   |
|    sext_ln156_reg_1440    |   16   |
|    sext_ln185_reg_1515    |   16   |
|       tmp_1_reg_1575      |    1   |
|        tmp_reg_1565       |    1   |
|   zext_ln140_3_reg_1580   |   64   |
+---------------------------+--------+
|           Total           |  1356  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_376 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_389 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_402 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1167    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1175    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1183    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1191    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1199    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1207    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1215    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1223    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1231    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  7.839  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |    0   |   742  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   117  |
|  Register |    -   |    -   |  1356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |    7   |  1356  |   859  |
+-----------+--------+--------+--------+--------+
