
---------- Begin Simulation Statistics ----------
final_tick                               173627460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656800                       # Number of bytes of host memory used
host_op_rate                                    71409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1400.45                       # Real time elapsed on the host
host_tick_rate                              123980054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173627                       # Number of seconds simulated
sim_ticks                                173627460000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.472549                       # CPI: cycles per instruction
system.cpu.discardedOps                         21262                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       238070623                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.287973                       # IPC: instructions per cycle
system.cpu.numCycles                        347254920                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37724344     37.72%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               16      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               49084969     49.08%     86.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13194446     13.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003810                       # Class of committed instruction
system.cpu.tickCycles                       109184297                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1463915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2961086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1495747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          487                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2993002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            488                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  610069                       # Number of BP lookups
system.cpu.branchPred.condPredicted            608071                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               886                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  604978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.787387                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     584                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                151                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     58066220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58066220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58066248                       # number of overall hits
system.cpu.dcache.overall_hits::total        58066248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2992958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2992958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2992970                       # number of overall misses
system.cpu.dcache.overall_misses::total       2992970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 239232824000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 239232824000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 239232824000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 239232824000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61059178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61059178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61059218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61059218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79931.901483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79931.901483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79931.581005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79931.581005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1495393                       # number of writebacks
system.cpu.dcache.writebacks::total           1495393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1496574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1496574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1496583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1496583                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 122313504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 122313504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 122314256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 122314256500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81729.005382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81729.005382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81729.016366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81729.016366                       # average overall mshr miss latency
system.cpu.dcache.replacements                1495561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47888040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47888040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47888233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47888233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76984.455959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76984.455959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75525.423729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75525.423729                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10178180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10178180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2992765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 239217966000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 239217966000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13170945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79932.091561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79932.091561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496368                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 122300136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 122300136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81729.739167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81729.739167                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       752000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       752000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.422674                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59562859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1496585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.799182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.422674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123615077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123615077                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37325955                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49342779                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13239916                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7873308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7873308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7873308                       # number of overall hits
system.cpu.icache.overall_hits::total         7873308                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          671                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          671                       # number of overall misses
system.cpu.icache.overall_misses::total           671                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48990000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48990000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48990000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48990000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7873979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7873979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7873979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7873979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73010.432191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73010.432191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73010.432191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73010.432191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.icache.writebacks::total               185                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          671                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          671                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          671                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48319000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48319000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72010.432191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72010.432191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72010.432191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72010.432191                       # average overall mshr miss latency
system.cpu.icache.replacements                    185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7873308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7873308                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          671                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           671                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48990000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7873979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7873979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73010.432191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73010.432191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72010.432191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72010.432191                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           485.923531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7873979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11734.692996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   485.923531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31496587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31496587                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 173627460000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       69                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      69                       # number of overall hits
system.l2.demand_misses::.cpu.inst                616                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1496571                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               616                       # number of overall misses
system.l2.overall_misses::.cpu.data           1496571                       # number of overall misses
system.l2.overall_misses::total               1497187                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 120069352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120116050000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46697500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 120069352500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120116050000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1496585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1497256                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1496585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1497256                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.918033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.918033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75807.629870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80229.639957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80227.820573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75807.629870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80229.639957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80227.820573                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1463645                       # number of writebacks
system.l2.writebacks::total                   1463645                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1496557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1496557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497171                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 105102813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 105143249000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 105102813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 105143249000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65856.677524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70229.742669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70227.949246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65856.677524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70229.742669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70227.949246                       # average overall mshr miss latency
system.l2.replacements                        1464403                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1495393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1495393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1495393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1495393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          166                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1496396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1496396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 120055528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  120055528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80229.784429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80229.784429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1496396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1496396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 105091568500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 105091568500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70229.784429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70229.784429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.918033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75807.629870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75807.629870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65856.677524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65856.677524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13824000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.930851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.930851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78994.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78994.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11244500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11244500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.856383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69841.614907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69841.614907                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32432.255799                       # Cycle average of tags in use
system.l2.tags.total_refs                     2992925                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        11.942455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32420.313344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25440699                       # Number of tag accesses
system.l2.tags.data_accesses                 25440699                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1463645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000841374500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4409008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1375280                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1463645                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497171                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1463645                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1463645                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1497022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        91476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.366796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.002973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.346779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        91475    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.014786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91471     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95818944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93673280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    551.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    539.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  173627421000                       # Total gap between requests
system.mem_ctrls.avgGap                      58641.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        39296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95779648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93672064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 226323.647192673321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 551638824.872517228127                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 539500284.114045023918                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          614                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1496557                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1463645                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15308250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  43493530250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4204083610750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24932.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29062.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2872338.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        39296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95779648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95818944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93673280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93673280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          614                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1496557                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1497171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1463645                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1463645                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       226324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    551638825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        551865149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       226324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       226324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    539507288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       539507288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    539507288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       226324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    551638825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1091372436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1497171                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1463626                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        93571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        91446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        91397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        91432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        91414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        91520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        91520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15436882250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7485855000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        43508838500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10310.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29060.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1371958                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1359683                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       229155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   826.911392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   738.175192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.301918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4352      1.90%      1.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6724      2.93%      4.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6822      2.98%      7.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24645     10.75%     18.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15102      6.59%     25.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        17279      7.54%     32.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4437      1.94%     34.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5623      2.45%     37.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       144171     62.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       229155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95818944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93672064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              551.865149                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              539.500284                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       818036940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       434793150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5343390360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3818252520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13705857360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41182774740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31992713280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   97295818350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   560.371144                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81981341000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5797740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85848379000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       818136900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       434850075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5346410580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13705857360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41215207170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31965401760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   97307739045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.439801                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81909364500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5797740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85920355500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1463645                       # Transaction distribution
system.membus.trans_dist::CleanEvict              270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1496396                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1496396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           775                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4458257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4458257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189492224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189492224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497171                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          9409637000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7890828750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2959038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           671                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1527                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4488731                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4490258                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    191486592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              191541376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1464403                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93673280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2961659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013663                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2961109     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    549      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2961659                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 173627460000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2992079000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1007498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2244884486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
