<stg><name>writeOutcome</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %p_read72 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read72"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %error_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %error

]]></Node>
<StgValue><ssdm name="error_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %uniId_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %uniId

]]></Node>
<StgValue><ssdm name="uniId_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %taskId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %taskId

]]></Node>
<StgValue><ssdm name="taskId_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %checkId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %checkId

]]></Node>
<StgValue><ssdm name="checkId_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:13 %errorInTask1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %errorInTask1

]]></Node>
<StgValue><ssdm name="errorInTask1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
entry:14 %errorInTask1_cast = zext i4 %errorInTask1_read

]]></Node>
<StgValue><ssdm name="errorInTask1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:20 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %outcome_AOV = alloca i64 1

]]></Node>
<StgValue><ssdm name="outcome_AOV"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:22 %store_ln507 = store i4 0, i4 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln507"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln507 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
load-store-loop2:0 %loop_index3_load = load i4 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
load-store-loop2:1 %loop_index3_cast = zext i4 %loop_index3_load

]]></Node>
<StgValue><ssdm name="loop_index3_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop2:2 %exitcond4 = icmp_eq  i4 %loop_index3_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop2:4 %empty = add i4 %loop_index3_load, i4 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2:5 %br_ln0 = br i1 %exitcond4, void %load-store-loop2.split, void %memcpy-split1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="4">
<![CDATA[
load-store-loop2.split:0 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read72, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i4 %loop_index3_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:1 %outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index3_cast

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
load-store-loop2.split:2 %store_ln0 = store i32 %tmp, i3 %outcome_AOV_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:3 %store_ln0 = store i4 %empty, i4 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2.split:4 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:0 %outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:1 %outcome_AOV_load = load i3 %outcome_AOV_addr

]]></Node>
<StgValue><ssdm name="outcome_AOV_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:2 %outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:3 %outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:1 %outcome_AOV_load = load i3 %outcome_AOV_addr

]]></Node>
<StgValue><ssdm name="outcome_AOV_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:3 %outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:4 %outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:5 %outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:6 %outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:7 %outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:5 %outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:7 %outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:8 %outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:9 %outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:10 %outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:11 %outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:9 %outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:11 %outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:12 %outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:13 %outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_6"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:14 %outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:15 %outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:13 %outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_6"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
memcpy-split1:15 %outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_7"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split1:16 %outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outcomeInRam_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:17 %empty_54 = bitcast i32 %outcome_AOV_load

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:18 %empty_55 = bitcast i32 %outcome_AOV_load_1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:19 %empty_56 = bitcast i32 %outcome_AOV_load_2

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:20 %empty_57 = bitcast i32 %outcome_AOV_load_3

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:21 %empty_58 = bitcast i32 %outcome_AOV_load_4

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:22 %empty_59 = bitcast i32 %outcome_AOV_load_5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:23 %empty_60 = bitcast i32 %outcome_AOV_load_6

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split1:24 %empty_61 = bitcast i32 %outcome_AOV_load_7

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="8" op_11_bw="8">
<![CDATA[
memcpy-split1:25 %tmp_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_61, i32 %empty_60, i32 %empty_59, i32 %empty_58, i32 %empty_57, i32 %empty_56, i32 %empty_55, i32 %empty_54, i16 %uniId_read, i8 0, i8 %checkId_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="288" op_3_bw="36">
<![CDATA[
memcpy-split1:26 %store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="288" op_3_bw="36">
<![CDATA[
memcpy-split1:26 %store_ln0 = store void @_ssdm_op_Write.bram.p0L_a9i32packedL, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476733

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split1:27 %br_ln511 = br i1 %error_read, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="error_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %errorInTask_addr = getelementptr i1 %errorInTask, i64 0, i64 %errorInTask1_cast

]]></Node>
<StgValue><ssdm name="errorInTask_addr"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="error_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
if.then:1 %store_ln513 = store i1 1, i4 %errorInTask_addr

]]></Node>
<StgValue><ssdm name="store_ln513"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="error_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %toScheduler, i8 %taskId_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="error_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
if.then:1 %store_ln513 = store i1 1, i4 %errorInTask_addr

]]></Node>
<StgValue><ssdm name="store_ln513"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="error_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln515 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
if.end:0 %ret_ln516 = ret

]]></Node>
<StgValue><ssdm name="ret_ln516"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="errorInTask" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="errorInTask1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="errorInTask1"/></StgValue>
</port>
<port id="99" name="checkId" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="checkId"/></StgValue>
</port>
<port id="100" name="taskId" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="taskId"/></StgValue>
</port>
<port id="101" name="uniId" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="uniId"/></StgValue>
</port>
<port id="102" name="error" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="error"/></StgValue>
</port>
<port id="103" name="toScheduler" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="toScheduler"/></StgValue>
</port>
<port id="104" name="outcomeInRam" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="106" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="107" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="108" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="109" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="110" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="111" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="112" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="114" from="StgValue_113" to="loop_index3" fromId="113" toId="9">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.float" to="p_read_1" fromId="115" toId="10">
</dataflow>
<dataflow id="117" from="p_read7" to="p_read_1" fromId="112" toId="10">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.float" to="p_read_2" fromId="115" toId="11">
</dataflow>
<dataflow id="119" from="p_read6" to="p_read_2" fromId="111" toId="11">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.float" to="p_read_3" fromId="115" toId="12">
</dataflow>
<dataflow id="121" from="p_read5" to="p_read_3" fromId="110" toId="12">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.float" to="p_read_4" fromId="115" toId="13">
</dataflow>
<dataflow id="123" from="p_read4" to="p_read_4" fromId="109" toId="13">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_auto.float" to="p_read_5" fromId="115" toId="14">
</dataflow>
<dataflow id="125" from="p_read3" to="p_read_5" fromId="108" toId="14">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.float" to="p_read_6" fromId="115" toId="15">
</dataflow>
<dataflow id="127" from="p_read2" to="p_read_6" fromId="107" toId="15">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.float" to="p_read_7" fromId="115" toId="16">
</dataflow>
<dataflow id="129" from="p_read1" to="p_read_7" fromId="106" toId="16">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.float" to="p_read72" fromId="115" toId="17">
</dataflow>
<dataflow id="131" from="p_read" to="p_read72" fromId="105" toId="17">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i1" to="error_read" fromId="132" toId="18">
</dataflow>
<dataflow id="134" from="error" to="error_read" fromId="102" toId="18">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i16" to="uniId_read" fromId="135" toId="19">
</dataflow>
<dataflow id="137" from="uniId" to="uniId_read" fromId="101" toId="19">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i8" to="taskId_read" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="taskId" to="taskId_read" fromId="100" toId="20">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i8" to="checkId_read" fromId="138" toId="21">
</dataflow>
<dataflow id="142" from="checkId" to="checkId_read" fromId="99" toId="21">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i4" to="errorInTask1_read" fromId="143" toId="22">
</dataflow>
<dataflow id="145" from="errorInTask1" to="errorInTask1_read" fromId="98" toId="22">
</dataflow>
<dataflow id="146" from="errorInTask1_read" to="errorInTask1_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="errorInTask" to="specmemcore_ln0" fromId="97" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="24">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="147" toId="25">
</dataflow>
<dataflow id="157" from="outcomeInRam" to="specmemcore_ln0" fromId="104" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="25">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="26">
</dataflow>
<dataflow id="163" from="errorInTask" to="specinterface_ln0" fromId="97" toId="26">
</dataflow>
<dataflow id="165" from="empty_24" to="specinterface_ln0" fromId="164" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="168" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="170" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="171" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="173" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="174" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="175" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="176" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="177" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="179" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="180" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="181" from="empty_5" to="specinterface_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="27">
</dataflow>
<dataflow id="186" from="outcomeInRam" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="187" from="empty_24" to="specinterface_ln0" fromId="164" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="189" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="190" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="191" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="27">
</dataflow>
<dataflow id="192" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="193" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="194" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="195" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="196" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="197" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="198" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="199" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="200" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="201" from="empty_5" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="202" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="27">
</dataflow>
<dataflow id="203" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="161" toId="28">
</dataflow>
<dataflow id="205" from="toScheduler" to="specinterface_ln0" fromId="103" toId="28">
</dataflow>
<dataflow id="207" from="empty_22" to="specinterface_ln0" fromId="206" toId="28">
</dataflow>
<dataflow id="208" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="209" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="211" from="empty_2" to="specinterface_ln0" fromId="210" toId="28">
</dataflow>
<dataflow id="212" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="213" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="214" from="empty_5" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="215" from="empty_5" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="216" from="empty_5" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="217" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="218" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="219" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="221" from="empty_5" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="222" from="empty_5" to="specinterface_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="223" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="28">
</dataflow>
<dataflow id="224" from="StgValue_166" to="specinterface_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="225" toId="29">
</dataflow>
<dataflow id="227" from="outcomeInRam" to="specbramwithbyteenable_ln0" fromId="104" toId="29">
</dataflow>
<dataflow id="228" from="StgValue_154" to="outcome_AOV" fromId="154" toId="30">
</dataflow>
<dataflow id="230" from="StgValue_229" to="store_ln507" fromId="229" toId="31">
</dataflow>
<dataflow id="231" from="loop_index3" to="store_ln507" fromId="9" toId="31">
</dataflow>
<dataflow id="232" from="loop_index3" to="loop_index3_load" fromId="9" toId="33">
</dataflow>
<dataflow id="233" from="loop_index3_load" to="loop_index3_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="234" from="loop_index3_load" to="exitcond4" fromId="33" toId="35">
</dataflow>
<dataflow id="236" from="StgValue_235" to="exitcond4" fromId="235" toId="35">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="237" toId="36">
</dataflow>
<dataflow id="240" from="StgValue_239" to="speclooptripcount_ln0" fromId="239" toId="36">
</dataflow>
<dataflow id="241" from="StgValue_239" to="speclooptripcount_ln0" fromId="239" toId="36">
</dataflow>
<dataflow id="242" from="StgValue_239" to="speclooptripcount_ln0" fromId="239" toId="36">
</dataflow>
<dataflow id="243" from="loop_index3_load" to="empty" fromId="33" toId="37">
</dataflow>
<dataflow id="245" from="StgValue_244" to="empty" fromId="244" toId="37">
</dataflow>
<dataflow id="246" from="exitcond4" to="br_ln0" fromId="35" toId="38">
</dataflow>
<dataflow id="248" from="_ssdm_op_Mux.ap_auto.8float.i4" to="tmp" fromId="247" toId="39">
</dataflow>
<dataflow id="249" from="p_read72" to="tmp" fromId="17" toId="39">
</dataflow>
<dataflow id="250" from="p_read_7" to="tmp" fromId="16" toId="39">
</dataflow>
<dataflow id="251" from="p_read_6" to="tmp" fromId="15" toId="39">
</dataflow>
<dataflow id="252" from="p_read_5" to="tmp" fromId="14" toId="39">
</dataflow>
<dataflow id="253" from="p_read_4" to="tmp" fromId="13" toId="39">
</dataflow>
<dataflow id="254" from="p_read_3" to="tmp" fromId="12" toId="39">
</dataflow>
<dataflow id="255" from="p_read_2" to="tmp" fromId="11" toId="39">
</dataflow>
<dataflow id="256" from="p_read_1" to="tmp" fromId="10" toId="39">
</dataflow>
<dataflow id="257" from="loop_index3_load" to="tmp" fromId="33" toId="39">
</dataflow>
<dataflow id="258" from="outcome_AOV" to="outcome_AOV_addr_8" fromId="30" toId="40">
</dataflow>
<dataflow id="260" from="StgValue_259" to="outcome_AOV_addr_8" fromId="259" toId="40">
</dataflow>
<dataflow id="261" from="loop_index3_cast" to="outcome_AOV_addr_8" fromId="34" toId="40">
</dataflow>
<dataflow id="262" from="tmp" to="store_ln0" fromId="39" toId="41">
</dataflow>
<dataflow id="263" from="outcome_AOV_addr_8" to="store_ln0" fromId="40" toId="41">
</dataflow>
<dataflow id="264" from="empty" to="store_ln0" fromId="37" toId="42">
</dataflow>
<dataflow id="265" from="loop_index3" to="store_ln0" fromId="9" toId="42">
</dataflow>
<dataflow id="266" from="outcome_AOV" to="outcome_AOV_addr" fromId="30" toId="44">
</dataflow>
<dataflow id="267" from="StgValue_259" to="outcome_AOV_addr" fromId="259" toId="44">
</dataflow>
<dataflow id="268" from="StgValue_259" to="outcome_AOV_addr" fromId="259" toId="44">
</dataflow>
<dataflow id="269" from="outcome_AOV_addr" to="outcome_AOV_load" fromId="44" toId="45">
</dataflow>
<dataflow id="270" from="outcome_AOV" to="outcome_AOV_addr_1" fromId="30" toId="46">
</dataflow>
<dataflow id="271" from="StgValue_259" to="outcome_AOV_addr_1" fromId="259" toId="46">
</dataflow>
<dataflow id="272" from="StgValue_154" to="outcome_AOV_addr_1" fromId="154" toId="46">
</dataflow>
<dataflow id="273" from="outcome_AOV_addr_1" to="outcome_AOV_load_1" fromId="46" toId="47">
</dataflow>
<dataflow id="274" from="outcome_AOV_addr" to="outcome_AOV_load" fromId="44" toId="48">
</dataflow>
<dataflow id="275" from="outcome_AOV_addr_1" to="outcome_AOV_load_1" fromId="46" toId="49">
</dataflow>
<dataflow id="276" from="outcome_AOV" to="outcome_AOV_addr_2" fromId="30" toId="50">
</dataflow>
<dataflow id="277" from="StgValue_259" to="outcome_AOV_addr_2" fromId="259" toId="50">
</dataflow>
<dataflow id="279" from="StgValue_278" to="outcome_AOV_addr_2" fromId="278" toId="50">
</dataflow>
<dataflow id="280" from="outcome_AOV_addr_2" to="outcome_AOV_load_2" fromId="50" toId="51">
</dataflow>
<dataflow id="281" from="outcome_AOV" to="outcome_AOV_addr_3" fromId="30" toId="52">
</dataflow>
<dataflow id="282" from="StgValue_259" to="outcome_AOV_addr_3" fromId="259" toId="52">
</dataflow>
<dataflow id="284" from="StgValue_283" to="outcome_AOV_addr_3" fromId="283" toId="52">
</dataflow>
<dataflow id="285" from="outcome_AOV_addr_3" to="outcome_AOV_load_3" fromId="52" toId="53">
</dataflow>
<dataflow id="286" from="outcome_AOV_addr_2" to="outcome_AOV_load_2" fromId="50" toId="54">
</dataflow>
<dataflow id="287" from="outcome_AOV_addr_3" to="outcome_AOV_load_3" fromId="52" toId="55">
</dataflow>
<dataflow id="288" from="outcome_AOV" to="outcome_AOV_addr_4" fromId="30" toId="56">
</dataflow>
<dataflow id="289" from="StgValue_259" to="outcome_AOV_addr_4" fromId="259" toId="56">
</dataflow>
<dataflow id="291" from="StgValue_290" to="outcome_AOV_addr_4" fromId="290" toId="56">
</dataflow>
<dataflow id="292" from="outcome_AOV_addr_4" to="outcome_AOV_load_4" fromId="56" toId="57">
</dataflow>
<dataflow id="293" from="outcome_AOV" to="outcome_AOV_addr_5" fromId="30" toId="58">
</dataflow>
<dataflow id="294" from="StgValue_259" to="outcome_AOV_addr_5" fromId="259" toId="58">
</dataflow>
<dataflow id="296" from="StgValue_295" to="outcome_AOV_addr_5" fromId="295" toId="58">
</dataflow>
<dataflow id="297" from="outcome_AOV_addr_5" to="outcome_AOV_load_5" fromId="58" toId="59">
</dataflow>
<dataflow id="298" from="outcome_AOV_addr_4" to="outcome_AOV_load_4" fromId="56" toId="60">
</dataflow>
<dataflow id="299" from="outcome_AOV_addr_5" to="outcome_AOV_load_5" fromId="58" toId="61">
</dataflow>
<dataflow id="300" from="outcome_AOV" to="outcome_AOV_addr_6" fromId="30" toId="62">
</dataflow>
<dataflow id="301" from="StgValue_259" to="outcome_AOV_addr_6" fromId="259" toId="62">
</dataflow>
<dataflow id="303" from="StgValue_302" to="outcome_AOV_addr_6" fromId="302" toId="62">
</dataflow>
<dataflow id="304" from="outcome_AOV_addr_6" to="outcome_AOV_load_6" fromId="62" toId="63">
</dataflow>
<dataflow id="305" from="outcome_AOV" to="outcome_AOV_addr_7" fromId="30" toId="64">
</dataflow>
<dataflow id="306" from="StgValue_259" to="outcome_AOV_addr_7" fromId="259" toId="64">
</dataflow>
<dataflow id="308" from="StgValue_307" to="outcome_AOV_addr_7" fromId="307" toId="64">
</dataflow>
<dataflow id="309" from="outcome_AOV_addr_7" to="outcome_AOV_load_7" fromId="64" toId="65">
</dataflow>
<dataflow id="310" from="outcome_AOV_addr_6" to="outcome_AOV_load_6" fromId="62" toId="66">
</dataflow>
<dataflow id="311" from="outcome_AOV_addr_7" to="outcome_AOV_load_7" fromId="64" toId="67">
</dataflow>
<dataflow id="312" from="outcomeInRam" to="outcomeInRam_addr" fromId="104" toId="68">
</dataflow>
<dataflow id="313" from="StgValue_259" to="outcomeInRam_addr" fromId="259" toId="68">
</dataflow>
<dataflow id="314" from="StgValue_259" to="outcomeInRam_addr" fromId="259" toId="68">
</dataflow>
<dataflow id="315" from="outcome_AOV_load" to="empty_54" fromId="48" toId="69">
</dataflow>
<dataflow id="316" from="outcome_AOV_load_1" to="empty_55" fromId="49" toId="70">
</dataflow>
<dataflow id="317" from="outcome_AOV_load_2" to="empty_56" fromId="54" toId="71">
</dataflow>
<dataflow id="318" from="outcome_AOV_load_3" to="empty_57" fromId="55" toId="72">
</dataflow>
<dataflow id="319" from="outcome_AOV_load_4" to="empty_58" fromId="60" toId="73">
</dataflow>
<dataflow id="320" from="outcome_AOV_load_5" to="empty_59" fromId="61" toId="74">
</dataflow>
<dataflow id="321" from="outcome_AOV_load_6" to="empty_60" fromId="66" toId="75">
</dataflow>
<dataflow id="322" from="outcome_AOV_load_7" to="empty_61" fromId="67" toId="76">
</dataflow>
<dataflow id="324" from="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8" to="tmp_s" fromId="323" toId="77">
</dataflow>
<dataflow id="325" from="empty_61" to="tmp_s" fromId="76" toId="77">
</dataflow>
<dataflow id="326" from="empty_60" to="tmp_s" fromId="75" toId="77">
</dataflow>
<dataflow id="327" from="empty_59" to="tmp_s" fromId="74" toId="77">
</dataflow>
<dataflow id="328" from="empty_58" to="tmp_s" fromId="73" toId="77">
</dataflow>
<dataflow id="329" from="empty_57" to="tmp_s" fromId="72" toId="77">
</dataflow>
<dataflow id="330" from="empty_56" to="tmp_s" fromId="71" toId="77">
</dataflow>
<dataflow id="331" from="empty_55" to="tmp_s" fromId="70" toId="77">
</dataflow>
<dataflow id="332" from="empty_54" to="tmp_s" fromId="69" toId="77">
</dataflow>
<dataflow id="333" from="uniId_read" to="tmp_s" fromId="19" toId="77">
</dataflow>
<dataflow id="335" from="StgValue_334" to="tmp_s" fromId="334" toId="77">
</dataflow>
<dataflow id="336" from="checkId_read" to="tmp_s" fromId="21" toId="77">
</dataflow>
<dataflow id="338" from="_ssdm_op_Write.bram.p0L_a9i32packedL" to="store_ln0" fromId="337" toId="78">
</dataflow>
<dataflow id="339" from="outcomeInRam_addr" to="store_ln0" fromId="68" toId="78">
</dataflow>
<dataflow id="340" from="tmp_s" to="store_ln0" fromId="77" toId="78">
</dataflow>
<dataflow id="342" from="StgValue_341" to="store_ln0" fromId="341" toId="78">
</dataflow>
<dataflow id="343" from="_ssdm_op_Write.bram.p0L_a9i32packedL" to="store_ln0" fromId="337" toId="79">
</dataflow>
<dataflow id="344" from="outcomeInRam_addr" to="store_ln0" fromId="68" toId="79">
</dataflow>
<dataflow id="345" from="tmp_s" to="store_ln0" fromId="77" toId="79">
</dataflow>
<dataflow id="346" from="StgValue_341" to="store_ln0" fromId="341" toId="79">
</dataflow>
<dataflow id="347" from="error_read" to="br_ln511" fromId="18" toId="80">
</dataflow>
<dataflow id="348" from="errorInTask" to="errorInTask_addr" fromId="97" toId="81">
</dataflow>
<dataflow id="349" from="StgValue_259" to="errorInTask_addr" fromId="259" toId="81">
</dataflow>
<dataflow id="350" from="errorInTask1_cast" to="errorInTask_addr" fromId="23" toId="81">
</dataflow>
<dataflow id="352" from="StgValue_351" to="store_ln513" fromId="351" toId="82">
</dataflow>
<dataflow id="353" from="errorInTask_addr" to="store_ln513" fromId="81" toId="82">
</dataflow>
<dataflow id="355" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln174" fromId="354" toId="83">
</dataflow>
<dataflow id="356" from="toScheduler" to="write_ln174" fromId="103" toId="83">
</dataflow>
<dataflow id="357" from="taskId_read" to="write_ln174" fromId="20" toId="83">
</dataflow>
<dataflow id="358" from="StgValue_351" to="store_ln513" fromId="351" toId="84">
</dataflow>
<dataflow id="359" from="errorInTask_addr" to="store_ln513" fromId="81" toId="84">
</dataflow>
<dataflow id="360" from="exitcond4" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="361" from="error_read" to="StgValue_7" fromId="18" toId="7">
</dataflow>
<dataflow id="362" from="error_read" to="StgValue_8" fromId="18" toId="8">
</dataflow>
</dataflows>


</stg>
