/* SPDX-License-Identifier: MIT */
/*
 * Copyright Â© 2022 Intel Corporation
 */

#ifndef __I915_GEM_DOMAIN_H__
#define __I915_GEM_DOMAIN_H__

enum i915_cache_level;
struct drm_i915_gem_object;
struct i915_gem_ww_ctx;

int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
				    struct i915_gem_ww_ctx *ww,
				    enum i915_cache_level cache_level);

#endif /* __I915_GEM_DOMAIN_H__ */
