Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 22:37:34 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.677        0.000                      0                 1391        0.035        0.000                      0                 1391        2.000        0.000                       0                   509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.677        0.000                      0                 1391        0.035        0.000                      0                 1391        8.750        0.000                       0                   505  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.684        0.000                      0                 1391        0.035        0.000                      0                 1391        8.750        0.000                       0                   505  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 5.127ns (34.388%)  route 9.782ns (65.612%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.325    10.239    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.320    10.559 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211/O
                         net (fo=1, routed)           0.575    11.133    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326    11.459 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_44/O
                         net (fo=2, routed)           1.302    12.761    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[16]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.896ns  (logic 5.127ns (34.419%)  route 9.769ns (65.581%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.325    10.239    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.320    10.559 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211/O
                         net (fo=1, routed)           0.575    11.133    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326    11.459 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_44/O
                         net (fo=2, routed)           1.288    12.748    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[16]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 4.931ns (33.238%)  route 9.904ns (66.762%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.078     9.992    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326    10.318 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122/O
                         net (fo=21, routed)          0.960    11.279    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           1.285    12.687    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.782ns  (logic 5.127ns (34.684%)  route 9.655ns (65.316%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.180    10.094    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.320    10.414 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163/O
                         net (fo=1, routed)           0.905    11.319    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I3_O)        0.326    11.645 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_32/O
                         net (fo=2, routed)           0.989    12.634    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[28]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.778ns  (logic 4.931ns (33.367%)  route 9.847ns (66.633%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.078     9.992    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326    10.318 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122/O
                         net (fo=21, routed)          0.960    11.279    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           1.227    12.630    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.776ns  (logic 5.127ns (34.698%)  route 9.649ns (65.302%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.180    10.094    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.320    10.414 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163/O
                         net (fo=1, routed)           0.905    11.319    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I3_O)        0.326    11.645 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_32/O
                         net (fo=2, routed)           0.983    12.628    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[28]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.752ns  (logic 5.062ns (34.315%)  route 9.690ns (65.685%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.242     9.993    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.119    10.112 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289/O
                         net (fo=1, routed)           0.585    10.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.332    11.029 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116/O
                         net (fo=1, routed)           0.263    11.292    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_20/O
                         net (fo=2, routed)           1.188    12.603    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[8]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 5.062ns (34.351%)  route 9.674ns (65.649%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.242     9.993    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.119    10.112 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289/O
                         net (fo=1, routed)           0.585    10.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.332    11.029 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116/O
                         net (fo=1, routed)           0.263    11.292    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_20/O
                         net (fo=2, routed)           1.172    12.588    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[8]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.592ns  (logic 5.062ns (34.689%)  route 9.530ns (65.311%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.053     9.805    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.119     9.924 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3/O
                         net (fo=3, routed)           0.298    10.222    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.332    10.554 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.436    10.990    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.330    12.444    u_fwrisc_fpga_top/u_core/u_regfile_n_159
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.511    18.161    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[5]/C
                         clock pessimism             -0.503    17.659    
                         clock uncertainty           -0.149    17.510    
    SLICE_X11Y1          FDRE (Setup_fdre_C_CE)      -0.205    17.305    u_fwrisc_fpga_top/u_core/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.592ns  (logic 5.062ns (34.689%)  route 9.530ns (65.311%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.053     9.805    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.119     9.924 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3/O
                         net (fo=3, routed)           0.298    10.222    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.332    10.554 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.436    10.990    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.330    12.444    u_fwrisc_fpga_top/u_core/u_regfile_n_159
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.511    18.161    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[9]/C
                         clock pessimism             -0.503    17.659    
                         clock uncertainty           -0.149    17.510    
    SLICE_X11Y1          FDRE (Setup_fdre_C_CE)      -0.205    17.305    u_fwrisc_fpga_top/u_core/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  4.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X17Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.229    -0.076    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.221    -0.434    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X17Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.229    -0.076    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.434    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y1     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y1     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.909ns  (logic 5.127ns (34.388%)  route 9.782ns (65.612%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.325    10.239    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.320    10.559 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211/O
                         net (fo=1, routed)           0.575    11.133    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326    11.459 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_44/O
                         net (fo=2, routed)           1.302    12.761    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[16]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.896ns  (logic 5.127ns (34.419%)  route 9.769ns (65.581%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.325    10.239    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I3_O)        0.320    10.559 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211/O
                         net (fo=1, routed)           0.575    11.133    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_211_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326    11.459 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_44/O
                         net (fo=2, routed)           1.288    12.748    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[16]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 4.931ns (33.238%)  route 9.904ns (66.762%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.078     9.992    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326    10.318 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122/O
                         net (fo=21, routed)          0.960    11.279    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           1.285    12.687    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.782ns  (logic 5.127ns (34.684%)  route 9.655ns (65.316%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.180    10.094    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.320    10.414 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163/O
                         net (fo=1, routed)           0.905    11.319    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I3_O)        0.326    11.645 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_32/O
                         net (fo=2, routed)           0.989    12.634    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[28]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.778ns  (logic 4.931ns (33.367%)  route 9.847ns (66.633%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.078     9.992    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326    10.318 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122/O
                         net (fo=21, routed)          0.960    11.279    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_122_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           1.227    12.630    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.776ns  (logic 5.127ns (34.698%)  route 9.649ns (65.302%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.295     8.232    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82/O
                         net (fo=6, routed)           0.440     8.796    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_82_n_0
    SLICE_X23Y0          LUT5 (Prop_lut5_I4_O)        0.118     8.914 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270/O
                         net (fo=26, routed)          1.180    10.094    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_270_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.320    10.414 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163/O
                         net (fo=1, routed)           0.905    11.319    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_163_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I3_O)        0.326    11.645 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_32/O
                         net (fo=2, routed)           0.983    12.628    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[28]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.752ns  (logic 5.062ns (34.315%)  route 9.690ns (65.685%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.242     9.993    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.119    10.112 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289/O
                         net (fo=1, routed)           0.585    10.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.332    11.029 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116/O
                         net (fo=1, routed)           0.263    11.292    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_20/O
                         net (fo=2, routed)           1.188    12.603    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[8]
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 5.062ns (34.351%)  route 9.674ns (65.649%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.242     9.993    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.119    10.112 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289/O
                         net (fo=1, routed)           0.585    10.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_289_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.332    11.029 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116/O
                         net (fo=1, routed)           0.263    11.292    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_116_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_20/O
                         net (fo=2, routed)           1.172    12.588    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[8]
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.592ns  (logic 5.062ns (34.689%)  route 9.530ns (65.311%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.053     9.805    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.119     9.924 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3/O
                         net (fo=3, routed)           0.298    10.222    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.332    10.554 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.436    10.990    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.330    12.444    u_fwrisc_fpga_top/u_core/u_regfile_n_159
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.511    18.161    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[5]/C
                         clock pessimism             -0.503    17.659    
                         clock uncertainty           -0.141    17.517    
    SLICE_X11Y1          FDRE (Setup_fdre_C_CE)      -0.205    17.312    u_fwrisc_fpga_top/u_core/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.592ns  (logic 5.062ns (34.689%)  route 9.530ns (65.311%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     0.306 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOBDO[0]
                         net (fo=3, routed)           1.439     1.745    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[16]
    SLICE_X16Y2          LUT2 (Prop_lut2_I0_O)        0.152     1.897 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2/O
                         net (fo=6, routed)           1.135     3.032    u_fwrisc_fpga_top/u_core/u_regfile/pc[16]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.380 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry__1_i_4/O
                         net (fo=2, routed)           0.908     4.288    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.814 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.814    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.928 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.928    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           1.198     6.348    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__3_n_7
    SLICE_X7Y4           LUT6 (Prop_lut6_I0_O)        0.299     6.647 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                         net (fo=2, routed)           0.166     6.813    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[14]
    SLICE_X7Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=32, routed)          1.133     8.070    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[31]_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.194 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233/O
                         net (fo=2, routed)           0.433     8.627    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_233_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.751 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_55/O
                         net (fo=21, routed)          1.053     9.805    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.119     9.924 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3/O
                         net (fo=3, routed)           0.298    10.222    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I0_O)        0.332    10.554 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.436    10.990    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.330    12.444    u_fwrisc_fpga_top/u_core/u_regfile_n_159
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.511    18.161    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y1          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[9]/C
                         clock pessimism             -0.503    17.659    
                         clock uncertainty           -0.141    17.517    
    SLICE_X11Y1          FDRE (Setup_fdre_C_CE)      -0.205    17.312    u_fwrisc_fpga_top/u_core/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.557    -0.452    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X21Y16         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.094    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X20Y16         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.439    
    SLICE_X20Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.129    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X17Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.229    -0.076    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.221    -0.434    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.562    -0.447    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X17Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.229    -0.076    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.829    -0.213    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.434    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.124    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y1     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y1     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



