/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [42:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [14:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [16:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_69z;
  wire celloutsig_0_70z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_95z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _02_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_59z, celloutsig_0_0z, celloutsig_0_62z, celloutsig_0_26z };
  assign { out_data[4:2], out_data[0] } = _02_;
  assign celloutsig_0_43z = ~((celloutsig_0_31z[19] | celloutsig_0_39z[8]) & celloutsig_0_26z);
  assign celloutsig_0_58z = ~((celloutsig_0_25z | celloutsig_0_25z) & celloutsig_0_19z);
  assign celloutsig_0_17z = ~((celloutsig_0_11z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_19z = ~((celloutsig_0_10z[6] | celloutsig_0_0z) & (celloutsig_0_2z[2] | celloutsig_0_3z[4]));
  assign celloutsig_0_62z = celloutsig_0_12z | celloutsig_0_43z;
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[156];
  assign celloutsig_0_11z = celloutsig_0_3z[4] | celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_2z | in_data[132];
  assign celloutsig_1_19z = celloutsig_1_3z[9] | celloutsig_1_6z;
  assign celloutsig_0_20z = celloutsig_0_2z[4] | celloutsig_0_19z;
  assign celloutsig_0_21z = celloutsig_0_0z | celloutsig_0_19z;
  assign celloutsig_0_25z = celloutsig_0_15z[2] | celloutsig_0_22z[6];
  assign celloutsig_0_26z = celloutsig_0_23z | celloutsig_0_10z[1];
  assign celloutsig_0_36z = celloutsig_0_14z ^ celloutsig_0_3z[6];
  assign celloutsig_0_48z = celloutsig_0_4z ^ celloutsig_0_17z;
  assign celloutsig_0_12z = celloutsig_0_7z[2] ^ celloutsig_0_7z[1];
  assign celloutsig_0_1z = in_data[29] ^ celloutsig_0_0z;
  assign celloutsig_0_27z = celloutsig_0_4z ^ celloutsig_0_3z[4];
  assign celloutsig_0_44z = ~(celloutsig_0_24z[10] ^ celloutsig_0_7z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_29z = ~(celloutsig_0_27z ^ celloutsig_0_5z);
  reg [11:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 12'h000;
    else _24_ <= { celloutsig_0_18z[16:6], celloutsig_0_25z };
  assign { _00_, _01_[10:0] } = _24_;
  assign celloutsig_0_5z = { in_data[94:81], celloutsig_0_4z } == { celloutsig_0_3z[7:2], celloutsig_0_3z[7], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_59z = { _00_, _01_[10:4], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_57z, celloutsig_0_46z } == { celloutsig_0_31z[41:11], celloutsig_0_48z };
  assign celloutsig_0_23z = { celloutsig_0_3z[4:2], celloutsig_0_3z[7] } == { celloutsig_0_22z[0], celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_95z = { celloutsig_0_3z[3:2], celloutsig_0_3z[7], celloutsig_0_40z, celloutsig_0_12z } >= { celloutsig_0_70z, celloutsig_0_58z, celloutsig_0_69z };
  assign celloutsig_1_1z = in_data[120:117] >= in_data[130:127];
  assign celloutsig_0_14z = { in_data[95:81], celloutsig_0_7z[0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_10z } >= { in_data[57:24], celloutsig_0_7z[0] };
  assign celloutsig_0_35z = { celloutsig_0_3z[5:2], celloutsig_0_3z[7] } >= { celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_37z = - celloutsig_0_15z[3:1];
  assign celloutsig_0_46z = - { celloutsig_0_44z, celloutsig_0_12z, celloutsig_0_35z };
  assign celloutsig_0_49z = - { celloutsig_0_31z[25:23], celloutsig_0_33z };
  assign celloutsig_0_18z = - { celloutsig_0_10z[7:5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z[7:2], celloutsig_0_3z[7:6], celloutsig_0_5z, 1'h0, celloutsig_0_11z, celloutsig_0_5z, 1'h0 };
  assign celloutsig_0_22z = - in_data[55:49];
  assign celloutsig_0_31z = - { celloutsig_0_19z, 1'h0, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_24z[10:7], celloutsig_0_16z[8], celloutsig_0_24z[5:0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z[4], 1'h0, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_32z = - celloutsig_0_22z[5:2];
  assign celloutsig_0_39z = ~ celloutsig_0_31z[37:29];
  assign celloutsig_0_40z = ~ celloutsig_0_22z[6:4];
  assign celloutsig_0_51z = ~ celloutsig_0_31z[42:40];
  assign celloutsig_0_7z = ~ { in_data[65], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_69z = ~ { celloutsig_0_31z[16:15], celloutsig_0_47z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_10z = ~ { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_7z[0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~ in_data[126:112];
  assign celloutsig_0_15z = ~ { celloutsig_0_10z[5:3], celloutsig_0_1z };
  assign celloutsig_0_16z = ~ in_data[87:75];
  assign celloutsig_0_38z = | { celloutsig_0_7z[0], celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_4z = | { in_data[76:68], celloutsig_0_3z[7:2], celloutsig_0_3z[7:6], celloutsig_0_1z, celloutsig_0_3z[7:2], celloutsig_0_3z[7:6], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[10] & in_data[26];
  assign celloutsig_0_47z = celloutsig_0_35z & celloutsig_0_0z;
  assign celloutsig_0_70z = celloutsig_0_33z & celloutsig_0_51z[2];
  assign celloutsig_1_0z = in_data[169] & in_data[179];
  assign celloutsig_0_33z = celloutsig_0_3z[4] & celloutsig_0_20z;
  assign celloutsig_0_52z = { celloutsig_0_45z[5:2], celloutsig_0_49z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_36z } <<< { celloutsig_0_39z[7:0], celloutsig_0_3z[7:2], celloutsig_0_3z[7:6], 1'h0 };
  assign celloutsig_0_57z = { celloutsig_0_2z, 1'h0, celloutsig_0_47z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_44z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_46z } <<< celloutsig_0_52z[16:1];
  assign celloutsig_0_2z = { in_data[32:28], celloutsig_0_0z } ^ { in_data[46:42], celloutsig_0_1z };
  assign { celloutsig_0_3z[5:2], celloutsig_0_3z[7:6] } = ~ celloutsig_0_2z;
  assign { celloutsig_0_24z[10:7], celloutsig_0_24z[5:0] } = { celloutsig_0_16z[12:9], celloutsig_0_16z[7:2] } ^ { celloutsig_0_2z[4:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_3z[4], celloutsig_0_23z, celloutsig_0_19z };
  assign { celloutsig_0_45z[12:0], celloutsig_0_45z[14] } = ~ { celloutsig_0_16z, celloutsig_0_0z };
  assign _01_[11] = _00_;
  assign celloutsig_0_24z[6] = celloutsig_0_16z[8];
  assign celloutsig_0_3z[1:0] = celloutsig_0_3z[7:6];
  assign celloutsig_0_45z[13] = celloutsig_0_45z[14];
  assign { out_data[128], out_data[96], out_data[32], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, 1'h0 };
endmodule
