// Seed: 1373770001
module module_0 (
    output wor id_0,
    output tri id_1,
    output wire id_2
    , id_24,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    output wor id_15,
    output supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input wand id_19,
    output tri id_20,
    input wor id_21,
    output wire id_22
);
  id_25 :
  assert property (@(1 or negedge id_19) id_21)
  else;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    output wire id_6,
    output tri id_7
);
  module_0 modCall_1 (
      id_7,
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_6,
      id_3,
      id_2,
      id_7,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_7
  );
  assign modCall_1.type_10 = 0;
  wire id_9, id_10;
endmodule
