
*** Running vivado
    with args -log dis_est.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dis_est.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dis_est.tcl -notrace
Command: link_design -top dis_est -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/pcrula.xdc]
Finished Parsing XDC File [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/pcrula.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.238 ; gain = 0.000 ; free physical = 207 ; free virtual = 3886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.238 ; gain = 161.082 ; free physical = 207 ; free virtual = 3886
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.254 ; gain = 50.016 ; free physical = 200 ; free virtual = 3879

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cfb5436b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1983.754 ; gain = 391.500 ; free physical = 101 ; free virtual = 3488

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1597f83c6

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 123 ; free virtual = 3425
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10aafb886

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 123 ; free virtual = 3425
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d9ec2fc

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 122 ; free virtual = 3425
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10d9ec2fc

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 122 ; free virtual = 3425
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9dbac39d

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 116 ; free virtual = 3419
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 9dbac39d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 114 ; free virtual = 3417
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: c161679b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.754 ; gain = 0.000 ; free physical = 113 ; free virtual = 3416
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 4 modules.
INFO: [Opt 31-75] Optimized module 'xil_defaultlib_addsubfsm_v6'.
INFO: [Opt 31-75] Optimized module 'xil_defaultlib_addsubfsm_v6_1'.
INFO: [Opt 31-75] Optimized module 'xil_defaultlib_addsubfsm_v6_3'.
INFO: [Opt 31-75] Optimized module 'xil_defaultlib_divNR'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1041a6d5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.594 ; gain = 11.840 ; free physical = 106 ; free virtual = 3152
INFO: [Opt 31-389] Phase Resynthesis created 597 cells and removed 642 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1041a6d5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.594 ; gain = 11.840 ; free physical = 106 ; free virtual = 3152
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              14  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Resynthesis                  |             597  |             642  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 106 ; free virtual = 3152
Ending Logic Optimization Task | Checksum: 17211d36f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2073.594 ; gain = 11.840 ; free physical = 105 ; free virtual = 3152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17211d36f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 100 ; free virtual = 3153

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17211d36f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 100 ; free virtual = 3153

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 99 ; free virtual = 3153
Ending Netlist Obfuscation Task | Checksum: 17211d36f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 99 ; free virtual = 3153
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2073.594 ; gain = 531.355 ; free physical = 111 ; free virtual = 3151
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.594 ; gain = 0.000 ; free physical = 346 ; free virtual = 3389
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2097.781 ; gain = 0.000 ; free physical = 340 ; free virtual = 3386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.781 ; gain = 0.000 ; free physical = 341 ; free virtual = 3387
INFO: [Common 17-1381] The checkpoint '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.runs/impl_1/dis_est_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dis_est_drc_opted.rpt -pb dis_est_drc_opted.pb -rpx dis_est_drc_opted.rpx
Command: report_drc -file dis_est_drc_opted.rpt -pb dis_est_drc_opted.pb -rpx dis_est_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.runs/impl_1/dis_est_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.785 ; gain = 18.004 ; free physical = 274 ; free virtual = 3361
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 253 ; free virtual = 3358
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d5ad0e22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 253 ; free virtual = 3358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.785 ; gain = 0.000 ; free physical = 253 ; free virtual = 3358

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (84) is greater than number of available sites (82).
The following are banks with available pins: 
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 16 |    12 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    24 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |     1 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9bf5dc88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2133.781 ; gain = 17.996 ; free physical = 251 ; free virtual = 3355
Phase 1 Placer Initialization | Checksum: 9bf5dc88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2133.781 ; gain = 17.996 ; free physical = 251 ; free virtual = 3355
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 9bf5dc88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2133.781 ; gain = 17.996 ; free physical = 252 ; free virtual = 3356
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu May  9 20:12:50 2019...
