#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Oct 17 15:29:15 2017
# Process ID: 2489
# Current directory: /home/jfonda/Documents/EE324/LED_Controller/LED_Controller.runs/system_myled_0_0_synth_1
# Command line: vivado -log system_myled_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_myled_0_0.tcl
# Log file: /home/jfonda/Documents/EE324/LED_Controller/LED_Controller.runs/system_myled_0_0_synth_1/system_myled_0_0.vds
# Journal file: /home/jfonda/Documents/EE324/LED_Controller/LED_Controller.runs/system_myled_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_myled_0_0.tcl -notrace
Command: synth_design -top system_myled_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2511 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1263.750 ; gain = 77.996 ; free physical = 107 ; free virtual = 5444
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_myled_0_0' [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_myled_0_0/synth/system_myled_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'myled_v1_0' [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myled_v1_0_S_AXI' [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'myled_v1_0_S_AXI' (1#1) [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'myled_v1_0' (2#1) [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/77ca/hdl/myled_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_myled_0_0' (3#1) [/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_myled_0_0/synth/system_myled_0_0.v:57]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myled_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.281 ; gain = 119.527 ; free physical = 161 ; free virtual = 5423
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.281 ; gain = 119.527 ; free physical = 148 ; free virtual = 5410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1617.906 ; gain = 0.000 ; free physical = 116 ; free virtual = 5202
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 187 ; free virtual = 5241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 187 ; free virtual = 5241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 189 ; free virtual = 5243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 182 ; free virtual = 5236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myled_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_myled_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myled_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myled_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myled_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myled_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myled_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myled_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_myled_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_myled_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_myled_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_myled_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_myled_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myled_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_myled_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 171 ; free virtual = 5227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 116 ; free virtual = 5044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 116 ; free virtual = 5044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 133 ; free virtual = 5042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   231|
|2     |  inst                    |myled_v1_0       |   231|
|3     |    myled_v1_0_S_AXI_inst |myled_v1_0_S_AXI |   231|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.906 ; gain = 432.152 ; free physical = 134 ; free virtual = 5042
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1617.906 ; gain = 119.527 ; free physical = 190 ; free virtual = 5098
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1617.914 ; gain = 432.152 ; free physical = 190 ; free virtual = 5098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1617.914 ; gain = 451.262 ; free physical = 177 ; free virtual = 5086
INFO: [Common 17-1381] The checkpoint '/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.runs/system_myled_0_0_synth_1/system_myled_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/jfonda/Documents/EE324/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_myled_0_0/system_myled_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jfonda/Documents/EE324/LED_Controller/LED_Controller.runs/system_myled_0_0_synth_1/system_myled_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_myled_0_0_utilization_synth.rpt -pb system_myled_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1641.918 ; gain = 0.000 ; free physical = 132 ; free virtual = 5049
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 15:30:21 2017...
