# FullAdder
Here, I am writing a Verilog HDL code for full adder in DataFlow modelling or using continuous assignment modelling 
