# do NibbleProcessor.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:36:39 on Nov 03,2016
# vlog -work work NibbleProcessor.vo 
# -- Compiling module Register5Bits
# 
# Top level modules:
# 	Register5Bits
# End time: 22:36:39 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:36:39 on Nov 03,2016
# vlog -work work Reg5Test.vwf.vt 
# -- Compiling module Register5Bits_vlg_vec_tst
# 
# Top level modules:
# 	Register5Bits_vlg_vec_tst
# End time: 22:36:39 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Register5Bits_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 22:36:39 on Nov 03,2016
# Loading work.Register5Bits_vlg_vec_tst
# Loading work.Register5Bits
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : Reg5Test.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /Register5Bits_vlg_vec_tst
# End time: 22:36:39 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
