#define static
#define void
#define uint32_t                  unsigned int
#define HW_WR_REG32(addr, data)   *(uint32_t *) (addr) = (uint32_t) (data)
#define HW_RD_REG32(addr)         *(uint32_t *) (addr)

/* DMM */
#define SOC_DMM_CONF_REGS_BASE                                  (0x4e000000U)
#define SOC_MA_MPU_CONF_REGS_BASE                               (0x482af000U)
#define LISA_MAP_0                                              (0x40)
#define LISA_MAP_1                                              (0x44)
#define LISA_MAP_2                                              (0x48)
#define LISA_MAP_3                                              (0x4C)

/* CM WKUP CORE */
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                (0x4ae0c100U)
#define CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT                        (0x44U)
#define CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT                        (0x48U)


/* CM CORE CORE PAD */
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE            (0x4a002da0U)
#define CTRL_CORE_CONTROL_DDRCACH1_0                            (0x90U)
#define CTRL_CORE_CONTROL_DDRCACH2_0                            (0x94U)
#define CTRL_CORE_CONTROL_DDRCH1_0                              (0x98U)
#define CTRL_CORE_CONTROL_DDRCH1_1                              (0x9cU)
#define CTRL_CORE_CONTROL_DDRCH2_0                              (0xa0U)
#define CTRL_CORE_CONTROL_DDRCH2_1                              (0xa4U)
#define CTRL_CORE_CONTROL_DDRCH1_2                              (0xa8U)
#define CTRL_CORE_CONTROL_DDRCH2_2                              (0xacU)
#define CTRL_CORE_CONTROL_DDRIO_0                               (0xb0U)
#define CTRL_CORE_CONTROL_DDRIO_1                               (0xb4U)

/* CM CORE AON */
#define SOC_CKGEN_CM_CORE_AON_BASE                              (0x4a005100U)
#define CM_DLL_CTRL                                             (0x10U)

/* PRM */
#define SOC_DEVICE_PRM_BASE                                     (0x4ae07d00U)
#define PRM_RSTST                                               (0x4U)
#define PRM_RSTST_GLOBAL_WARM_SW_RST_MASK                       (0x00000002U)
#define PRM_RSTST_EXTERNAL_WARM_RST_MASK                        (0x00000020U)

/* EMIF */
#define SOC_EMIF1_CONF_REGS_BASE                                (0x4c000000U)
#define SOC_EMIF2_CONF_REGS_BASE                                (0x4d000000U)

#define EMIF_STATUS                                             (0x4U)
#define EMIF_SDRAM_CONFIG                                       (0x8U)
#define EMIF_SDRAM_CONFIG_2                                     (0xcU)
#define EMIF_SDRAM_REFRESH_CONTROL                              (0x10U)
#define EMIF_SDRAM_REFRESH_CONTROL_SHADOW                       (0x14U)
#define EMIF_SDRAM_TIMING_1                                     (0x18U)
#define EMIF_SDRAM_TIMING_1_SHADOW                              (0x1cU)
#define EMIF_SDRAM_TIMING_2                                     (0x20U)
#define EMIF_SDRAM_TIMING_2_SHADOW                              (0x24U)
#define EMIF_SDRAM_TIMING_3                                     (0x28U)
#define EMIF_SDRAM_TIMING_3_SHADOW                              (0x2cU)
#define EMIF_LPDDR2_NVM_TIMING                                  (0x30U)
#define EMIF_LPDDR2_NVM_TIMING_SHADOW                           (0x34U)
#define EMIF_POWER_MANAGEMENT_CONTROL                           (0x38U)
#define EMIF_POWER_MANAGEMENT_CONTROL_SHADOW                    (0x3cU)
#define EMIF_LPDDR2_MODE_REG_DATA                               (0x40U)
#define EMIF_LPDDR2_MODE_REG_CONFIG                             (0x50U)
#define EMIF_OCP_CONFIG                                         (0x54U)
#define EMIF_OCP_CONFIG_VALUE_1                                 (0x58U)
#define EMIF_OCP_CONFIG_VALUE_2                                 (0x5cU)
#define EMIF_IODFT_TLGC                                         (0x60U)
#define EMIF_PERFORMANCE_COUNTER_1                              (0x80U)
#define EMIF_PERFORMANCE_COUNTER_2                              (0x84U)
#define EMIF_PERFORMANCE_COUNTER_CONFIG                         (0x88U)
#define EMIF_PERFORMANCE_COUNTER_MASTER_REGION_SELECT           (0x8cU)
#define EMIF_PERFORMANCE_COUNTER_TIME                           (0x90U)
#define EMIF_DLL_CALIB_CTRL                                     (0x98U)
#define EMIF_DLL_CALIB_CTRL_SHADOW                              (0x9cU)
#define EMIF_SYSTEM_OCP_INTERRUPT_RAW_STATUS                    (0xa4U)
#define EMIF_SYSTEM_OCP_INTERRUPT_STATUS                        (0xacU)
#define EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_SET                    (0xb4U)
#define EMIF_SYSTEM_OCP_INTERRUPT_ENABLE_CLEAR                  (0xbcU)
#define EMIF_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG          (0xc8U)
#define EMIF_OCP_ERROR_LOG                                      (0xd0U)
#define EMIF_READ_WRITE_LEVELING_RAMP_WINDOW                    (0xd4U)
#define EMIF_READ_WRITE_LEVELING_RAMP_CONTROL                   (0xd8U)
#define EMIF_READ_WRITE_LEVELING_CONTROL                        (0xdcU)
#define EMIF_DDR_PHY_CONTROL_1                                  (0xe4U)
#define EMIF_DDR_PHY_CONTROL_1_SHADOW                           (0xe8U)
#define EMIF_DDR_PHY_CONTROL_2                                  (0xecU)
#define EMIF_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING               (0x100U)
#define EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING        (0x104U)
#define EMIF_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING        (0x108U)
#define EMIF_ECC_CTRL_REG                                       (0x110U)
#define EMIF_ECC_ADDRESS_RANGE_1                                (0x114U)
#define EMIF_ECC_ADDRESS_RANGE_2                                (0x118U)
#define EMIF_READ_WRITE_EXECUTION_THRESHOLD                     (0x120U)
#define EMIF_COS_CONFIG                                         (0x124U)
#define EMIF_1B_ECC_ERR_CNT                                     (0x130U)
#define EMIF_1B_ECC_ERR_THRSH                                   (0x134U)
#define EMIF_1B_ECC_ERR_DIST_1                                  (0x138U)
#define EMIF_1B_ECC_ERR_ADDR_LOG                                (0x13cU)
#define EMIF_2B_ECC_ERR_ADDR_LOG                                (0x140U)
#define EMIF_PHY_STATUS_1                                       (0x144U)
#define EMIF_PHY_STATUS_7                                       (0x15CU)
#define EMIF_PHY_STATUS_8                                       (0x160U)
#define EMIF_PHY_STATUS_9                                       (0x164U)
#define EMIF_PHY_STATUS_10                                      (0x168U)
#define EMIF_PHY_STATUS_11                                      (0x16CU)
#define EMIF_PHY_STATUS_12                                      (0x170U)
#define EMIF_PHY_STATUS_13                                      (0x174U)
#define EMIF_PHY_STATUS_14                                      (0x178U)
#define EMIF_PHY_STATUS_15                                      (0x17CU)
#define EMIF_PHY_STATUS_16                                      (0x180U)
#define EMIF_PHY_STATUS_17                                      (0x184U)
#define EMIF_PHY_STATUS_18                                      (0x188U)
#define EMIF_PHY_STATUS_19                                      (0x18CU)
#define EMIF_PHY_STATUS_20                                      (0x190U)
#define EMIF_PHY_STATUS_21                                      (0x194U)
#define EMIF_PHY_STATUS_22                                      (0x198U)
#define EMIF_PHY_STATUS_23                                      (0x19CU)
#define EMIF_PHY_STATUS_24                                      (0x1A0U)
#define EMIF_PHY_STATUS_25                                      (0x1A4U)
#define EMIF_PHY_STATUS_26                                      (0x1A8U)
#define EMIF_EXT_PHY_CONTROL_1                                  (0x200U)
#define EMIF_EXT_PHY_CONTROL_1_SHADOW                           (0x204U)
#define EMIF_EXT_PHY_CONTROL_2                                  (0x208U)
#define EMIF_EXT_PHY_CONTROL_2_SHADOW                           (0x20cU)
#define EMIF_EXT_PHY_CONTROL_3                                  (0x210U)
#define EMIF_EXT_PHY_CONTROL_3_SHADOW                           (0x214U)
#define EMIF_EXT_PHY_CONTROL_4                                  (0x218U)
#define EMIF_EXT_PHY_CONTROL_4_SHADOW                           (0x21cU)
#define EMIF_EXT_PHY_CONTROL_5                                  (0x220U)
#define EMIF_EXT_PHY_CONTROL_5_SHADOW                           (0x224U)
#define EMIF_EXT_PHY_CONTROL_6                                  (0x228U)
#define EMIF_EXT_PHY_CONTROL_6_SHADOW                           (0x22cU)
#define EMIF_EXT_PHY_CONTROL_7                                  (0x230U)
#define EMIF_EXT_PHY_CONTROL_7_SHADOW                           (0x234U)
#define EMIF_EXT_PHY_CONTROL_8                                  (0x238U)
#define EMIF_EXT_PHY_CONTROL_8_SHADOW                           (0x23cU)
#define EMIF_EXT_PHY_CONTROL_9                                  (0x240U)
#define EMIF_EXT_PHY_CONTROL_9_SHADOW                           (0x244U)
#define EMIF_EXT_PHY_CONTROL_10                                 (0x248U)
#define EMIF_EXT_PHY_CONTROL_10_SHADOW                          (0x24cU)
#define EMIF_EXT_PHY_CONTROL_11                                 (0x250U)
#define EMIF_EXT_PHY_CONTROL_11_SHADOW                          (0x254U)
#define EMIF_EXT_PHY_CONTROL_12                                 (0x258U)
#define EMIF_EXT_PHY_CONTROL_12_SHADOW                          (0x25cU)
#define EMIF_EXT_PHY_CONTROL_13                                 (0x260U)
#define EMIF_EXT_PHY_CONTROL_13_SHADOW                          (0x264U)
#define EMIF_EXT_PHY_CONTROL_14                                 (0x268U)
#define EMIF_EXT_PHY_CONTROL_14_SHADOW                          (0x26cU)
#define EMIF_EXT_PHY_CONTROL_15                                 (0x270U)
#define EMIF_EXT_PHY_CONTROL_15_SHADOW                          (0x274U)
#define EMIF_EXT_PHY_CONTROL_16                                 (0x278U)
#define EMIF_EXT_PHY_CONTROL_16_SHADOW                          (0x27cU)
#define EMIF_EXT_PHY_CONTROL_17                                 (0x280U)
#define EMIF_EXT_PHY_CONTROL_17_SHADOW                          (0x284U)
#define EMIF_EXT_PHY_CONTROL_18                                 (0x288U)
#define EMIF_EXT_PHY_CONTROL_18_SHADOW                          (0x28cU)
#define EMIF_EXT_PHY_CONTROL_19                                 (0x290U)
#define EMIF_EXT_PHY_CONTROL_19_SHADOW                          (0x294U)
#define EMIF_EXT_PHY_CONTROL_20                                 (0x298U)
#define EMIF_EXT_PHY_CONTROL_20_SHADOW                          (0x29cU)
#define EMIF_EXT_PHY_CONTROL_21                                 (0x2a0U)
#define EMIF_EXT_PHY_CONTROL_21_SHADOW                          (0x2a4U)
#define EMIF_EXT_PHY_CONTROL_22                                 (0x2a8U)
#define EMIF_EXT_PHY_CONTROL_22_SHADOW                          (0x2acU)
#define EMIF_EXT_PHY_CONTROL_23                                 (0x2b0U)
#define EMIF_EXT_PHY_CONTROL_23_SHADOW                          (0x2b4U)
#define EMIF_EXT_PHY_CONTROL_24                                 (0x2b8U)
#define EMIF_EXT_PHY_CONTROL_24_SHADOW                          (0x2bcU)
#define EMIF_EXT_PHY_CONTROL_25                                 (0x2c0U)
#define EMIF_EXT_PHY_CONTROL_25_SHADOW                          (0x2c4U)
#define EMIF_EXT_PHY_CONTROL_26                                 (0x2c8U)
#define EMIF_EXT_PHY_CONTROL_26_SHADOW                          (0x2ccU)
#define EMIF_EXT_PHY_CONTROL_27                                 (0x2d0U)
#define EMIF_EXT_PHY_CONTROL_27_SHADOW                          (0x2d4U)
#define EMIF_EXT_PHY_CONTROL_28                                 (0x2d8U)
#define EMIF_EXT_PHY_CONTROL_28_SHADOW                          (0x2dcU)
#define EMIF_EXT_PHY_CONTROL_29                                 (0x2e0U)
#define EMIF_EXT_PHY_CONTROL_29_SHADOW                          (0x2e4U)
#define EMIF_EXT_PHY_CONTROL_30                                 (0x2e8U)
#define EMIF_EXT_PHY_CONTROL_30_SHADOW                          (0x2ecU)
#define EMIF_EXT_PHY_CONTROL_31                                 (0x2f0U)
#define EMIF_EXT_PHY_CONTROL_31_SHADOW                          (0x2f4U)
#define EMIF_EXT_PHY_CONTROL_32                                 (0x2f8U)
#define EMIF_EXT_PHY_CONTROL_32_SHADOW                          (0x2fcU)
#define EMIF_EXT_PHY_CONTROL_33                                 (0x300U)
#define EMIF_EXT_PHY_CONTROL_33_SHADOW                          (0x304U)
#define EMIF_EXT_PHY_CONTROL_34                                 (0x308U)
#define EMIF_EXT_PHY_CONTROL_34_SHADOW                          (0x30cU)
#define EMIF_EXT_PHY_CONTROL_35                                 (0x310U)
#define EMIF_EXT_PHY_CONTROL_35_SHADOW                          (0x314U)
#define EMIF_EXT_PHY_CONTROL_36                                 (0x318U)
#define EMIF_EXT_PHY_CONTROL_36_SHADOW                          (0x31cU)
#define EMIF_MISC_REG                                           (0x94U)
#define EMIF_REVISION                                           (0x0U)

#define EMIF_SDRAM_REFRESH_CONTROL_INITREF_DIS_MASK             (0x80000000U)
#define EMIF_DDR_PHY_CONTROL_1_WRLVL_MASK_MASK                  (0x02000000U)
#define EMIF_DDR_PHY_CONTROL_1_RDLVLGATE_MASK_MASK              (0x04000000U)
#define EMIF_DDR_PHY_CONTROL_1_RDLVL_MASK_MASK                  (0x08000000U)
#define EMIF_READ_WRITE_LEVELING_RAMP_CONTROL_RDWRLVL_EN_MASK   (0x80000000U)
#define EMIF_READ_WRITE_LEVELING_CONTROL_RDWRLVLFULL_START_MASK (0x80000000U)
#define EMIF_ECC_CTRL_REG_REG_ECC_EN_MASK                       (0x80000000U)
#define EMIF_ECC_CTRL_REG_REG_ECC_ADDR_RGN_PROT_MASK            (0x40000000U)
