// Seed: 1323481827
`define pp_7 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input supply0 id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6
    , id_7
);
  string id_8;
  logic  id_9;
  assign id_9 = 1'h0;
  assign id_3 = "";
  type_15 id_10 (
      .id_0(id_2),
      .id_1(-id_4 + 1'd0),
      .id_2(),
      .id_3(id_3),
      .id_4(id_9 - 1),
      .id_5(1),
      .id_6(id_0),
      .id_7(id_3),
      .id_8(id_2),
      .id_9(1 == 1)
  );
  assign id_7 = id_1[1];
  assign id_3 = id_8;
  assign id_8 = id_7[1];
endmodule
`timescale 1 ps / 1ps
