;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	CMP 0, <200
	JMZ 0, #-404
	JMZ 110, 4
	JMZ 110, 4
	SPL 3, 22
	DAT #270, #10
	ADD @3, 0
	SPL <412, #600
	JMZ 110, 4
	SUB -207, <-120
	SPL 0, <402
	MOV 270, 10
	CMP 0, -40
	SLT 7, <470
	SPL 1, 20
	SPL -207, @-920
	CMP @-127, 100
	SUB <0, @2
	JMZ 0, #-404
	SUB @121, 103
	SUB #0, @47
	JMZ 110, 4
	SUB <27, 1
	SPL 0, <402
	SUB @-127, 100
	SLT #0, -75
	ADD 1, 20
	SPL 0, <402
	SUB @121, 103
	JMN 0, <402
	DJN -1, @-20
	SUB 1, 20
	JMN 0, <402
	JMN 0, <402
	SUB 1, 20
	SUB 1, 20
	ADD <300, 91
	SUB 1, 20
	SPL 0, <402
	SPL 0, <402
	CMP #12, @200
	MOV -7, <-20
	SPL 401, -2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
