{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711134650309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711134650310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 16:10:50 2024 " "Processing started: Fri Mar 22 16:10:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711134650310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134650310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experiencia03 -c Experiencia03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experiencia03 -c Experiencia03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134650310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711134650836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711134650837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia03/vhdl/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia03/vhdl/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2seg-comportamental " "Found design unit 1: hex2seg-comportamental" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/hex2seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660296 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../VHDL/hex2seg.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/hex2seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134660296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia03/vhdl/experiencia03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia03/vhdl/experiencia03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 experiencia03-arch " "Found design unit 1: experiencia03-arch" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660298 ""} { "Info" "ISGN_ENTITY_NAME" "1 experiencia03 " "Found entity 1: experiencia03" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134660298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia03/vhdl/funcoes.vhd 12 6 " "Found 12 design units, including 6 entities, in source file /users/operador/documents/temp/pcs3335/experiencia03/vhdl/funcoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch-arq_ch " "Found design unit 1: ch-arq_ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maj-arq_maj " "Found design unit 2: maj-arq_maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sum0-arq_sum0 " "Found design unit 3: sum0-arq_sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sum1-arq_sum1 " "Found design unit 4: sum1-arq_sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sigma0-arq_sigma0 " "Found design unit 5: sigma0-arq_sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sigma1-arq_sigma1 " "Found design unit 6: sigma1-arq_sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigma0 " "Found entity 5: sigma0" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigma1 " "Found entity 6: sigma1" {  } { { "../VHDL/funcoes.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/funcoes.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134660300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia03/vhdl/projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/operador/documents/temp/pcs3335/experiencia03/vhdl/projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto2-arch " "Found design unit 1: projeto2-arch" {  } { { "../VHDL/projeto2.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/projeto2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660302 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "../VHDL/projeto2.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/projeto2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134660302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/operador/documents/temp/pcs3335/experiencia03/vhdl/stepfun.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/operador/documents/temp/pcs3335/experiencia03/vhdl/stepfun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch_somador " "Found design unit 1: somador-arch_somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 stepfun-arch_stepfun " "Found design unit 2: stepfun-arch_stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660305 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660305 ""} { "Info" "ISGN_ENTITY_NAME" "2 stepfun " "Found entity 2: stepfun" {  } { { "../VHDL/Stepfun.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711134660305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134660305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Experiencia03 " "Elaborating entity \"Experiencia03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711134660343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out Experiencia03.vhd(20) " "Verilog HDL or VHDL warning at Experiencia03.vhd(20): object \"c_out\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out Experiencia03.vhd(20) " "Verilog HDL or VHDL warning at Experiencia03.vhd(20): object \"d_out\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_out Experiencia03.vhd(20) " "Verilog HDL or VHDL warning at Experiencia03.vhd(20): object \"f_out\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g_out Experiencia03.vhd(20) " "Verilog HDL or VHDL warning at Experiencia03.vhd(20): object \"g_out\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_out Experiencia03.vhd(20) " "Verilog HDL or VHDL warning at Experiencia03.vhd(20): object \"h_out\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "padrao Experiencia03.vhd(27) " "VHDL Signal Declaration warning at Experiencia03.vhd(27): used explicit default value for signal \"padrao\" because signal was never assigned a value" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hexs Experiencia03.vhd(33) " "Verilog HDL or VHDL warning at Experiencia03.vhd(33): object \"hexs\" assigned a value but never read" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711134660344 "|Experiencia03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepfun stepfun:step " "Elaborating entity \"stepfun\" for hierarchy \"stepfun:step\"" {  } { { "../VHDL/Experiencia03.vhd" "step" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador stepfun:step\|somador:soma1_port " "Elaborating entity \"somador\" for hierarchy \"stepfun:step\|somador:soma1_port\"" {  } { { "../VHDL/Stepfun.vhd" "soma1_port" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch stepfun:step\|ch:ch_port " "Elaborating entity \"ch\" for hierarchy \"stepfun:step\|ch:ch_port\"" {  } { { "../VHDL/Stepfun.vhd" "ch_port" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 stepfun:step\|sum0:sum0_port " "Elaborating entity \"sum0\" for hierarchy \"stepfun:step\|sum0:sum0_port\"" {  } { { "../VHDL/Stepfun.vhd" "sum0_port" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 stepfun:step\|sum1:sum1_port " "Elaborating entity \"sum1\" for hierarchy \"stepfun:step\|sum1:sum1_port\"" {  } { { "../VHDL/Stepfun.vhd" "sum1_port" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj stepfun:step\|maj:maj_port " "Elaborating entity \"maj\" for hierarchy \"stepfun:step\|maj:maj_port\"" {  } { { "../VHDL/Stepfun.vhd" "maj_port" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Stepfun.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:HEX0C " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:HEX0C\"" {  } { { "../VHDL/Experiencia03.vhd" "HEX0C" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134660377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711134661726 "|experiencia03|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711134661726 "|experiencia03|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711134661726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711134661811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711134662341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711134662341 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "../VHDL/Experiencia03.vhd" "" { Text "C:/Users/Operador/Documents/Temp/PCS3335/Experiencia03/VHDL/Experiencia03.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711134662386 "|experiencia03|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711134662386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711134662387 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711134662387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711134662387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711134662387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711134662404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 16:11:02 2024 " "Processing ended: Fri Mar 22 16:11:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711134662404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711134662404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711134662404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711134662404 ""}
