//
// Created by Spencer Martin on 4/26/26.
//

#include <mem/VMSubstrate.h>
#include <mem/mm.h>
#include <arch.h>

#include <arch/CpuLocalBase.h>
#include <kmemlayout.h>
#include <core/atomic/SplitBitmap.h>
#include <CpuLocal.h>

#include "mem/TempWindow.h"

namespace VMSubstrateHelper {

    // ────────────────────────────────────────────────────────────────────────
    // Radix-tree sizing (independent of the hardware page-tree depth).
    //
    // The radix tree is a software 64-ary tree whose only purpose is to find
    // free arena VAs. Each leaf bitmap covers kBranchFactor small pages; each
    // interior bitmap's bit i indicates whether the i-th child has any free
    // descendants. Modeled after libraries/Core/include/AtomicBitPool.cpp,
    // minus the per-level auxiliary counters (single allocator, possibly many
    // concurrent freers).
    //
    // The hardware page tree is an implementation detail used only when
    // backing a found VA with a physical page; it does not constrain radix
    // depth or branching factor.
    // ────────────────────────────────────────────────────────────────────────

    constexpr size_t leafLevel     = arch::pageTableDescriptor.LEVEL_COUNT - 1;
    constexpr size_t kBranchFactor = 64;

    // Total small pages an arena holds.
    constexpr size_t kArenaPageCount =
        (size_t{1} << arch::pageTableDescriptor.getVirtualAddressBitCount(
            kernel::mm::pageTableLevelForKMemRegion()))
        / arch::smallPageSize;

    // Number of leaf bitmaps. Each covers kBranchFactor small pages.
    constexpr size_t kLeafBitmapCount =
        (kArenaPageCount + kBranchFactor - 1) / kBranchFactor;

    // Radix-tree depth (levels including leaf).
    constexpr size_t kRadixDepth = []() {
        size_t depth = 1;
        size_t count = kLeafBitmapCount;
        while (count > 1) {
            count = (count + kBranchFactor - 1) / kBranchFactor;
            depth++;
        }
        return depth;
    }();

    // Per-level bitmap counts: v[0] = leaf, v[kRadixDepth-1] = root (always 1).
    struct LevelCounts { size_t v[kRadixDepth]; };
    constexpr LevelCounts levelBitmapCount = []() {
        LevelCounts r{};
        r.v[0] = kLeafBitmapCount;
        for (size_t i = 1; i < kRadixDepth; i++)
            r.v[i] = (r.v[i - 1] + kBranchFactor - 1) / kBranchFactor;
        return r;
    }();

    // BFS offset (within interiorFreeBitmap[]) of the first bitmap at each
    // level. Root is stored first. v[0] is unused (leaf level isn't stored
    // in interiorFreeBitmap).
    struct BFSOffsets { size_t v[kRadixDepth]; };
    constexpr BFSOffsets bfsOffset = []() {
        BFSOffsets r{};
        r.v[kRadixDepth - 1] = 0;
        for (size_t i = kRadixDepth - 1; i > 0; i--)
            r.v[i - 1] = r.v[i] + levelBitmapCount.v[i];
        return r;
    }();

    // Total interior bitmap count (sum over levels above leaf).
    constexpr size_t kInteriorBitmapCount = (kRadixDepth >= 2) ? bfsOffset.v[0] : 0;

    // ────────────────────────────────────────────────────────────────────────
    // Occupancy metadata buffer layout — packed contiguously at the buffer
    // base (= occupancyBufferBase(arenaBase)):
    //
    //   leafAllocBitmap     uint64_t          [kLeafBitmapCount]
    //   leafFreeBitmap      Atomic<uint64_t>  [kLeafBitmapCount]
    //   leafFreeWordCount   Atomic<uint8_t>   [kLeafBitmapCount]    values 0/1/2
    //   interiorFreeBitmap  Atomic<uint64_t>  [kInteriorBitmapCount] BFS, root first
    //
    // freeWordCount is per-leaf-bitmap and counts non-empty words across
    // {leafAllocBitmap, leafFreeBitmap}. It changes only at:
    //   • alloc-CPU when allocBitmap nonzero→0: fetch_sub
    //   • freeing CPU when freeBitmap 0→nonzero: fetch_add
    // The exchange-and-drain (freeBitmap[w] → allocBitmap[w]) leaves it alone.
    // ────────────────────────────────────────────────────────────────────────

    constexpr size_t kLeafAllocBitmapBytes    = kLeafBitmapCount     * sizeof(uint64_t);
    constexpr size_t kLeafFreeBitmapBytes     = kLeafBitmapCount     * sizeof(uint64_t);
    constexpr size_t kLeafFreeWordCountBytes  = kLeafBitmapCount     * sizeof(uint8_t);
    constexpr size_t kInteriorFreeBitmapBytes = kInteriorBitmapCount * sizeof(uint64_t);

    constexpr size_t kLeafAllocBitmapOffset    = 0;
    constexpr size_t kLeafFreeBitmapOffset     = kLeafAllocBitmapOffset    + kLeafAllocBitmapBytes;
    constexpr size_t kLeafFreeWordCountOffset  = kLeafFreeBitmapOffset     + kLeafFreeBitmapBytes;
    constexpr size_t kInteriorFreeBitmapOffset = kLeafFreeWordCountOffset  + kLeafFreeWordCountBytes;

    constexpr size_t kOccupancyBufferRawSize =
        kInteriorFreeBitmapOffset + kInteriorFreeBitmapBytes;

    constexpr size_t kOccupancyBufferPages = divideAndRoundUp(kOccupancyBufferRawSize, arch::smallPageSize);
    constexpr size_t kOccupancyBufferSize =
        kOccupancyBufferPages * arch::smallPageSize;

    // The leaf alloc/free bitmap pages are lazily backed on first allocator
    // touch; only freeWordCount + interior live at the tail and are mapped
    // eagerly at arena creation. Requires alloc/free regions to be a whole
    // number of pages so their boundary is page-aligned.
    static_assert(kLeafAllocBitmapBytes % arch::smallPageSize == 0,
        "leaf alloc bitmap must be a whole number of pages for lazy-mapping");
    static_assert(kLeafFreeBitmapBytes  % arch::smallPageSize == 0,
        "leaf free bitmap must be a whole number of pages for lazy-mapping");
    constexpr size_t kAlwaysMappedOccupancyPageStart =
        kLeafFreeWordCountOffset / arch::smallPageSize;
    constexpr size_t kAlwaysMappedOccupancyPageCount =
        kOccupancyBufferPages - kAlwaysMappedOccupancyPageStart;

    // VA span of one entry at the arena root level (= 2 MiB on AMD64; the
    // start of root[1]'s data range).
    constexpr size_t kSelfRefSize =
        size_t{1} << arch::pageTableDescriptor.getVirtualAddressBitCount(
            kernel::mm::pageTableLevelForKMemRegion() + 1);

    // ────────────────────────────────────────────────────────────────────────
    // Page-table wrappers.
    // ────────────────────────────────────────────────────────────────────────

    using LeafPTE = arch::PTE<leafLevel>;

    struct LeafPageTableWrapper {
        arch::PageTable<leafLevel> table;

        static size_t  dirtyWordCount() {
            return divideAndRoundUp(arch::processorCount(), static_cast<size_t>(64));
        }
        static size_t  dirtyCPUWord(size_t cpu) { return cpu / 64; }
        static uint64_t dirtyCPUBit (size_t cpu) { return uint64_t{1} << (cpu % 64); }

        LeafPageTableWrapper() { memset(&table, 0, sizeof(table)); }
    };

    template <size_t level>
    struct PageTableWrapper {
        static_assert(level < leafLevel, "Use PageTableWrapper<leafLevel> for leaf tables");
        arch::PageTable<level> table;
        PageTableWrapper() { memset(&table, 0, sizeof(table)); }
    };

    template <>
    struct PageTableWrapper<leafLevel> : LeafPageTableWrapper {
        using LeafPageTableWrapper::LeafPageTableWrapper;
    };

    static_assert([]() {
        for (size_t i = 1; i < arch::pageTableDescriptor.LEVEL_COUNT; i++)
            if (arch::pageTableDescriptor.entryCount[i] != arch::pageTableDescriptor.entryCount[0])
                return false;
        return true;
    }(), "VMSubstrate requires uniform entry count across all page table levels");

    // The arena page count must be a multiple of kBranchFactor so leaf bitmaps
    // each cover exactly kBranchFactor pages with no fractional last leaf.
    static_assert(kArenaPageCount % kBranchFactor == 0,
        "kArenaPageCount must be a multiple of kBranchFactor");

    // Worst-case dirty + occupancy + CpuLocal-page reservation must fit in
    // one leaf bitmap (the first leaf covering root[1]'s data range receives
    // all of them). CpuLocal-page reservation added per vmsmalloc Phase 3.
    static_assert(((arch::MAX_PROCESSOR_COUNT + 63) / 64) + kOccupancyBufferPages
                  + kernel::kCpuLocalPages
                  <= kBranchFactor,
        "dirty bitmap + occupancy buffer + CpuLocal page overflow leaf bitmap's bit count");

    // ────────────────────────────────────────────────────────────────────────
    // Buffer accessors. Require the arena's VA to be live.
    // ────────────────────────────────────────────────────────────────────────

    [[nodiscard]] inline kernel::mm::virt_addr occupancyBufferBase(kernel::mm::virt_addr arenaBase) {
        return arenaBase + kSelfRefSize
                         + LeafPageTableWrapper::dirtyWordCount() * arch::smallPageSize;
    }

    // CpuLocal page (vmsmalloc Phase 3): sits between the occupancy buffer
    // and the allocatable region. Hosts the kernel::CpuLocal struct
    // (introduced by Phase 4.5; size in bytes pinned by cpu_local.h).
    [[nodiscard]] inline kernel::mm::virt_addr cpuLocalPageBase(kernel::mm::virt_addr arenaBase) {
        return occupancyBufferBase(arenaBase) + kOccupancyBufferSize;
    }

    [[nodiscard]] inline kernel::mm::virt_addr allocatableBase(kernel::mm::virt_addr arenaBase) {
        return cpuLocalPageBase(arenaBase) + kernel::kCpuLocalBytes;
    }

    [[nodiscard]] inline uint64_t& leafAllocBitmap(kernel::mm::virt_addr arenaBase, size_t T) {
        return reinterpret_cast<uint64_t*>(
            occupancyBufferBase(arenaBase).value + kLeafAllocBitmapOffset)[T];
    }
    [[nodiscard]] inline Atomic<uint64_t>& leafFreeBitmap(kernel::mm::virt_addr arenaBase, size_t T) {
        return reinterpret_cast<Atomic<uint64_t>*>(
            occupancyBufferBase(arenaBase).value + kLeafFreeBitmapOffset)[T];
    }
    [[nodiscard]] inline Atomic<uint8_t>& leafFreeWordCount(kernel::mm::virt_addr arenaBase, size_t T) {
        return reinterpret_cast<Atomic<uint8_t>*>(
            occupancyBufferBase(arenaBase).value + kLeafFreeWordCountOffset)[T];
    }
    [[nodiscard]] inline Atomic<uint64_t>& interiorBitmapByBFS(kernel::mm::virt_addr arenaBase, size_t bfs) {
        return reinterpret_cast<Atomic<uint64_t>*>(
            occupancyBufferBase(arenaBase).value + kInteriorFreeBitmapOffset)[bfs];
    }

    // ────────────────────────────────────────────────────────────────────────
    // Each leaf is a single-word split bitmap whose alloc/free arrays live at
    // distinct offsets in the occupancy buffer. The view is a stack-local
    // pair of pointers — no per-leaf storage object exists.
    // ────────────────────────────────────────────────────────────────────────

    using LeafBitmapView = Core::SplitBitmap<1, Core::ExternalSplitBitmapStorage<1>, false>;

    [[nodiscard]] inline LeafBitmapView leafBitmapView(kernel::mm::virt_addr arenaBase, size_t T) {
        return LeafBitmapView(&leafAllocBitmap(arenaBase, T), &leafFreeBitmap(arenaBase, T));
    }

    // ────────────────────────────────────────────────────────────────────────
    // Leaf-bit operations.
    // ────────────────────────────────────────────────────────────────────────

    // Lazy-back the alloc + free bitmap pages covering leaf T (defined below,
    // after the self-ref arithmetic it depends on).
    //
    // vmsmalloc DEC-048 made this failable: backing a bitmap page takes a
    // physical page, and the failable allocation path may not panic on
    // physical exhaustion. Returns false with the bitmap pages left exactly as
    // it found them plus any half it did manage to install — installing one
    // half without the other is harmless (each half is independently
    // initialized to its "all available" representation and the call is
    // idempotent), so there is nothing to unwind.
    [[nodiscard]] inline bool ensureLeafBitmapPageMapped(kernel::mm::virt_addr arenaBase,
                                                         size_t T,
                                                         arch::ProcessorID cpu);

    struct LeafClaimResult {
        int  bit;          // -1 when nothing was claimed
        bool becameFull;
        // bit == -1 because a bitmap page could not be backed, as opposed to
        // the leaf simply being full. The caller must distinguish: a full leaf
        // is retried at a different leaf, exhaustion is reported to the caller.
        bool outOfMemory;
    };

    // Claim a free bit from this leaf. SplitBitmap handles the alloc-side scan
    // and the drain-and-retry; this wrapper layers the radix-specific
    // freeWordCount decrement + "leaf became full" detection on top.
    [[nodiscard]] inline LeafClaimResult claimLeafBit(kernel::mm::virt_addr arenaBase, size_t T,
                                                      arch::ProcessorID cpu) {
        if (!ensureLeafBitmapPageMapped(arenaBase, T, cpu)) return {-1, false, true};
        auto bm = leafBitmapView(arenaBase, T);
        int bit = bm.tryClaimBitNoDrain();
        if (bit < 0) {
            if (!bm.drainFreeIntoAlloc()) return {-1, false, false};
            bit = bm.tryClaimBitNoDrain();
            if (bit < 0) return {-1, false, false};
        }
        bool becameFull = false;
        if (bm.allocSideEmpty()) {
            const uint8_t prev = leafFreeWordCount(arenaBase, T).fetch_sub(1, ACQ_REL);
            becameFull = (prev == 1);
        }
        return {bit, becameFull, false};
    }

    inline void propagateEdge(kernel::mm::virt_addr arenaBase, size_t leafIdx, bool isAvailableEdge) {
        size_t childIdx   = leafIdx;
        size_t childLevel = 0;

        while (childLevel + 1 < kRadixDepth) {
            const size_t parentLevel = childLevel + 1;
            const size_t parentIdx   = childIdx / kBranchFactor;
            const size_t bitInParent = childIdx % kBranchFactor;
            const size_t bfs         = bfsOffset.v[parentLevel] + parentIdx;

            const uint64_t mask = uint64_t{1} << bitInParent;
            const uint64_t prev = interiorBitmapByBFS(arenaBase, bfs).fetch_xor(mask, ACQ_REL);

            // If making available, continue ONLY if we transitioned the parent from 0 -> >0
            if (isAvailableEdge && prev != 0) return;

            // If making full, continue ONLY if we transitioned the parent from >0 -> 0
            if (!isAvailableEdge && (prev ^ mask) != 0) return;

            childIdx   = parentIdx;
            childLevel = parentLevel;
        }
    }

    // Permanently mark a slot as occupied. Used during arena init to reserve
    // VAs that are not allocatable (root[0] self-ref shadow region; dirty
    // pages and occupancy-buffer pages). Single-threaded init context.
    // Propagates "leaf full" up the radix tree if the leaf transitions to
    // fully reserved.
    //
    // The bitmap-page backing must already have succeeded: this runs inside an
    // install sequence that has passed its point of no return (the caller
    // pre-backs leaf T's bitmap pages, which are never unmapped, before
    // committing), so a failure here would be a broken invariant rather than
    // an exhaustion the caller could report.
    inline void reserveLeafBit(kernel::mm::virt_addr arenaBase, size_t T, size_t bit,
                               arch::ProcessorID cpu) {
        if (!ensureLeafBitmapPageMapped(arenaBase, T, cpu))
            PANIC("VMSubstrate: leaf bitmap page unbacked at reserveLeafBit — the "
                  "caller's pre-backing invariant is broken");
        auto bm = leafBitmapView(arenaBase, T);
        const bool wasNonEmpty = !bm.allocSideEmpty();
        bm.reserveBit(bit);
        if (wasNonEmpty && bm.allocSideEmpty()) {
            const uint8_t prevCount = leafFreeWordCount(arenaBase, T).fetch_sub(1, RELAXED);
            if (prevCount == 1)
                propagateEdge(arenaBase, T, false);
        }
    }

    // Index of the first radix leaf bitmap covering the pages of the hardware
    // leaf page table that maps `va`. Spelled once because both halves of
    // ensureSubtableInstalled's acquire/commit split need it and a second copy
    // would have to stay in agreement with this one forever.
    [[nodiscard]] inline size_t firstLeafBitmapIndexFor(kernel::mm::virt_addr arenaBase,
                                                        kernel::mm::virt_addr va) {
        return ((va.value - arenaBase.value) / arch::bigPageSize)
             * (arch::bigPageSize / (kBranchFactor * arch::smallPageSize));
    }

    // Return a previously claimed bit to the leaf bitmap and propagate the
    // "leaf has free descendants again" edge if this was the word's first free
    // bit. Multi-freer safe. Shared by the ordinary free path (which has just
    // torn down the mapping) and by tryAllocPage's unwind (which never
    // installed one) — the bitmap and the PTE are independent pieces of state,
    // and only the latter distinguishes the two callers.
    inline void releaseLeafBitFor(kernel::mm::virt_addr arenaBase, kernel::mm::virt_addr va) {
        const size_t offsetPages = (va.value - arenaBase.value) / arch::smallPageSize;
        const size_t T   = offsetPages / kBranchFactor;
        const size_t bit = offsetPages % kBranchFactor;

        auto bm = leafBitmapView(arenaBase, T);
        const auto result = bm.releaseBit(bit);
        if (result.wordWasZero) {
            const uint8_t prevCount = leafFreeWordCount(arenaBase, T).fetch_add(1, ACQ_REL);
            if (prevCount == 0)
                propagateEdge(arenaBase, T, true);
        }
    }

    // ────────────────────────────────────────────────────────────────────────
    // Top-down descent through interior bitmaps to find a free leaf bitmap T.
    // Returns SIZE_MAX if the arena has no free pages.
    // Single-allocator-per-arena: RELAXED reads suffice. A concurrent freer
    // can only add availability bits, so observing a stale "no free" value at
    // an interior level is benign — the alloc loop above will retry.
    // ────────────────────────────────────────────────────────────────────────

    [[nodiscard]] inline size_t descendToFreeLeaf(kernel::mm::virt_addr arenaBase) {
        size_t parentIdx = 0;
        for (size_t level = kRadixDepth - 1; level >= 1; level--) {
            const size_t bfs = bfsOffset.v[level] + parentIdx;
            const uint64_t bitmap = interiorBitmapByBFS(arenaBase, bfs).load(RELAXED);
            if (bitmap == 0) return SIZE_MAX;
            const int bit = __builtin_ctzll(bitmap);
            parentIdx = parentIdx * kBranchFactor + static_cast<size_t>(bit);
        }
        return parentIdx;
    }

    // ────────────────────────────────────────────────────────────────────────
    // Self-reference HW-walk arithmetic. The arena root has slot 0 pointing
    // at itself, which lets the leaf PTE that maps `va` be reached by simple
    // division on the arena VA: leafPTEAddr = (va - base) / entryCount + base.
    // Recursing the same formula one more time gives the parent entry that
    // points at the leaf PT, and so on up the chain.
    // ────────────────────────────────────────────────────────────────────────

    constexpr size_t kEntryCount = arch::pageTableDescriptor.entryCount[0];

    [[nodiscard]] inline kernel::mm::virt_addr leafPTEAddrFor(kernel::mm::virt_addr arenaBase,
                                                              kernel::mm::virt_addr va) {
        return kernel::mm::virt_addr{
            (va.value - arenaBase.value) / kEntryCount + arenaBase.value
        };
    }

    [[nodiscard]] inline kernel::mm::virt_addr parentEntryAddrOf(kernel::mm::virt_addr arenaBase,
                                                                 kernel::mm::virt_addr childAddr) {
        return kernel::mm::virt_addr{
            (((childAddr.value - arenaBase.value) / kEntryCount) & ~7ul) + arenaBase.value
        };
    }

    [[nodiscard]] inline kernel::mm::virt_addr leafPTBaseFor(kernel::mm::virt_addr arenaBase,
                                                              kernel::mm::virt_addr va) {
        return kernel::mm::virt_addr{
            roundDownToNearestMultiple(leafPTEAddrFor(arenaBase, va).value, arch::smallPageSize)
        };
    }

    // ────────────────────────────────────────────────────────────────────────
    // Lazy backing of leaf alloc/free bitmap pages. Each call ensures the
    // two occupancy-buffer pages (alloc-side, free-side) covering leaf T are
    // physically backed; if absent, allocates a phys page, installs the leaf
    // PTE through the self-ref, and initializes the page to match
    // SplitBitmap's "all available" representation (alloc=~0, free=0).
    //
    // Called only from the allocator path (claim/reserveLeafBit) — the
    // single-allocator-per-arena invariant means no concurrent installer for
    // these PTEs. Freers never touch unmapped bitmap pages: a freed bit was
    // previously allocated, and the allocator must have mapped its page
    // before handing the bit out.
    // ────────────────────────────────────────────────────────────────────────

    inline bool ensureLeafBitmapPageMapped(kernel::mm::virt_addr arenaBase, size_t T,
                                           arch::ProcessorID cpu) {
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        constexpr size_t kLeavesPerPage = arch::smallPageSize / sizeof(uint64_t);

        const size_t pageOffsetInHalf = (T / kLeavesPerPage) * arch::smallPageSize;
        const auto bufBase = occupancyBufferBase(arenaBase);

        const struct { size_t offset; uint8_t fill; } halves[2] = {
            {kLeafAllocBitmapOffset, 0xFF},
            {kLeafFreeBitmapOffset,  0x00},
        };

        for (const auto& h : halves) {
            const kernel::mm::virt_addr pageVA{bufBase.value + h.offset + pageOffsetInHalf};
            auto& pte = *reinterpret_cast<arch::PTE<leafLevel>*>(
                leafPTEAddrFor(arenaBase, pageVA).value);
            if (pte.isPresent()) continue;

            kernel::mm::phys_addr phys{};
            if (!kernel::mm::PageAllocator::tryAllocateSmallPage(cpu, phys)) return false;
            pte = arch::PTE<leafLevel>::leafEntry(phys, kFlags);
            arch::invlpg(pageVA);
            memset(reinterpret_cast<void*>(pageVA.value), h.fill, arch::smallPageSize);
        }
        return true;
    }

    // ────────────────────────────────────────────────────────────────────────
    // Set the dirty bit for every CPU other than the current one for the
    // small page at `va`. Subsequent SafePtr<T> dereferences on those CPUs
    // call ensureTLBEntryFresh, which sees the bit, invlpgs the VA, and
    // clears the bit. This is how PTE changes propagate without IPIs.
    // ────────────────────────────────────────────────────────────────────────

    inline void setDirtyForOtherCPUs(kernel::mm::virt_addr va) {
        const auto vaValue = va.value;
        const auto tableBase = roundDownToNearestMultiple(vaValue, arch::bigPageSize);
        const size_t k_abs = (vaValue - tableBase) / arch::smallPageSize;
        const size_t myCPU = static_cast<size_t>(arch::getCurrentProcessorID());
        const size_t myWord = LeafPageTableWrapper::dirtyCPUWord(myCPU);
        const uint64_t myBit = LeafPageTableWrapper::dirtyCPUBit(myCPU);
        const size_t D = LeafPageTableWrapper::dirtyWordCount();
        for (size_t dw = 0; dw < D; dw++) {
            const uint64_t mask = (dw == myWord) ? (UINT64_MAX & ~myBit) : UINT64_MAX;
            if (mask == 0) continue;
            auto& dirtyEntry = *reinterpret_cast<Atomic<uint64_t>*>(
                tableBase + dw * arch::smallPageSize + k_abs * sizeof(uint64_t));
            dirtyEntry.fetch_or(mask, RELEASE);
        }
    }

    // ────────────────────────────────────────────────────────────────────────
    // Boot-time radix-tree initialization (called after the arena VA is live).
    // ────────────────────────────────────────────────────────────────────────

    // Sets every leaf bitmap to "all bits available" and every interior
    // bitmap to "all valid bits available". For levels whose count below is
    // not a multiple of kBranchFactor, the last bitmap at that level uses
    // only its low (count_below mod 64) bits; invalid bits are left at 0.
    inline void seedAvailableState(kernel::mm::virt_addr arenaBase) {
        const auto base = occupancyBufferBase(arenaBase).value;

        // Leaf alloc/free bitmaps are not pre-seeded — those pages are lazy-
        // backed on first allocator touch by ensureLeafBitmapPageMapped, which
        // initializes them to the same all-available state seedAllAvailable
        // would produce (alloc=0xFF fill, free=0x00 fill).
        memset(reinterpret_cast<void*>(base + kLeafFreeWordCountOffset),
               0x01, kLeafFreeWordCountBytes);

        for (size_t level = 1; level < kRadixDepth; level++) {
            const size_t bitmapsAtLevel = levelBitmapCount.v[level];
            const size_t childCount     = levelBitmapCount.v[level - 1];
            for (size_t j = 0; j < bitmapsAtLevel; j++) {
                const size_t childrenHere =
                    (j == bitmapsAtLevel - 1)
                        ? (childCount - j * kBranchFactor)
                        : kBranchFactor;
                const uint64_t init = (childrenHere >= kBranchFactor)
                                        ? UINT64_MAX
                                        : (uint64_t{1} << childrenHere) - 1;
                interiorBitmapByBFS(arenaBase, bfsOffset.v[level] + j).store(init, RELAXED);
            }
        }
    }

    // Reserves the bits corresponding to non-allocatable VAs:
    //   (a) the entire root[0] self-ref shadow region (page-tree pages and
    //       the dead zone past them); and
    //   (b) the dirty-bitmap pages and occupancy-buffer pages at the head of
    //       root[1]'s data range.
    inline void reserveBootBits(kernel::mm::virt_addr arenaBase, arch::ProcessorID cpu) {
        constexpr size_t selfRefBitmaps =
            kSelfRefSize / (kBranchFactor * arch::smallPageSize);

        // (a) Self-ref shadow region.
        for (size_t T = 0; T < selfRefBitmaps; T++)
            for (size_t bit = 0; bit < kBranchFactor; bit++)
                reserveLeafBit(arenaBase, T, bit, cpu);

        // (b) Dirty + occupancy-buffer + CpuLocal pages at the head of
        // root[1]'s data range. CpuLocal-page reservation added per
        // vmsmalloc Phase 3 — the page itself is allocated and mapped by
        // createArena after the radix tree is live.
        constexpr size_t T = selfRefBitmaps;
        const size_t D = LeafPageTableWrapper::dirtyWordCount();
        for (size_t bit = 0; bit < D + kOccupancyBufferPages + kernel::kCpuLocalPages; bit++)
            reserveLeafBit(arenaBase, T, bit, cpu);
    }

    // ────────────────────────────────────────────────────────────────────────
    // Lazy HW-subtable installation. Walks from `level` down to leafLevel - 1,
    // installing any missing subtable along the way. When the freshly-installed
    // child is the leaf PT, also allocates D dirty-bitmap pages, maps them at
    // slots [0, D-1] of the new PT, and reserves the matching radix-tree bits.
    //
    // Single-allocator-per-arena: the caller is the sole allocator for this
    // arena, so racing installs are impossible. `entry.isPresent()` reads are
    // safe without atomics.
    //
    // vmsmalloc DEC-048 made this failable, and that forced a reordering: every
    // physical page a level needs is taken BEFORE the parent entry is written,
    // so a failure returns with that level either fully installed or not
    // installed at all. Levels already committed by an earlier iteration stay —
    // an installed-but-unused subtable is a valid empty page table that the next
    // call reuses, so there is nothing to unwind and nothing leaks. What must
    // NOT be left behind is a leaf PT missing some of its dirty-bitmap pages,
    // which is why those are pre-allocated into `dirtyPhys` up front alongside
    // the pre-backing of leaf T_first's radix bitmap pages (reserveLeafBit
    // below cannot fail once they are in place).
    // ────────────────────────────────────────────────────────────────────────

    template <size_t level>
    [[nodiscard]] inline bool ensureSubtableInstalled(kernel::mm::virt_addr arenaBase,
                                                      kernel::mm::virt_addr va,
                                                      arch::ProcessorID cpu)
        requires (level >= kernel::mm::pageTableLevelForKMemRegion())
              && (level <  leafLevel)
    {
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute;

        // The entry-at-level-L for `va` is reachable from the arena's self-ref:
        //   addr = (va - base) / entryCount^(leafLevel - L + 1) + base.
        constexpr size_t depthFromLeaf = leafLevel - level;
        constexpr size_t parentDivisor = []() {
            size_t d = 1;
            for (size_t i = 0; i <= depthFromLeaf; i++) d *= kEntryCount;
            return d;
        }();
        constexpr size_t childDivisor = parentDivisor / kEntryCount;

        const uint64_t parentEntryAddr =
            ((va.value - arenaBase.value) / parentDivisor & ~7ul) + arenaBase.value;
        auto& parentEntry = *reinterpret_cast<arch::PTE<level>*>(parentEntryAddr);

        if (!parentEntry.isPresent()) {
            // ─── Acquire phase: everything that can fail, before any store ───
            //
            // Dirty-bitmap pages for a fresh leaf PT. Bounded by the compile-
            // time processor cap, so this lives on the stack; the non-leaf
            // levels take none and leave it untouched.
            constexpr size_t kMaxDirtyWords = (arch::MAX_PROCESSOR_COUNT + 63) / 64;
            [[maybe_unused]] kernel::mm::phys_addr dirtyPhys[kMaxDirtyWords];
            [[maybe_unused]] size_t taken = 0;

            if constexpr (level + 1 == leafLevel) {
                const size_t D = LeafPageTableWrapper::dirtyWordCount();
                // Pre-back the radix bitmap pages reserveLeafBit will need, so
                // that the commit phase's reservation loop cannot fail.
                if (!ensureLeafBitmapPageMapped(
                        arenaBase, firstLeafBitmapIndexFor(arenaBase, va), cpu))
                    return false;
                for (; taken < D; taken++) {
                    if (!kernel::mm::PageAllocator::tryAllocateSmallPage(cpu, dirtyPhys[taken]))
                        break;
                }
                if (taken < D) {
                    for (size_t i = 0; i < taken; i++)
                        kernel::mm::PageAllocator::freeSmallPage(dirtyPhys[i]);
                    return false;
                }
            }

            kernel::mm::phys_addr physAddr{};
            if (!kernel::mm::PageAllocator::tryAllocateSmallPage(cpu, physAddr)) {
                for (size_t i = 0; i < taken; i++)
                    kernel::mm::PageAllocator::freeSmallPage(dirtyPhys[i]);
                return false;
            }

            // ─── Commit phase: infallible from here ───
            parentEntry = arch::PTE<level>::subtableEntry(physAddr, kFlags);

            const uint64_t childEntryAddr =
                (va.value - arenaBase.value) / childDivisor + arenaBase.value;
            const auto childTableAddr = kernel::mm::virt_addr{
                roundDownToNearestMultiple(childEntryAddr, arch::smallPageSize)
            };

            // Drop any negative-TLB entry the local CPU may have for the new
            // subtable's VA before placement-new walks through the self-ref.
            arch::invlpg(childTableAddr);

            new (reinterpret_cast<PageTableWrapper<level + 1>*>(childTableAddr.value))
                PageTableWrapper<level + 1>();

            if constexpr (level + 1 == leafLevel) {
                // Fresh leaf PT: install its per-CPU dirty-bitmap pages at
                // slots [0, D-1] and reserve the matching radix bits so the
                // allocator never hands those slots to a caller.
                const size_t D = LeafPageTableWrapper::dirtyWordCount();
                const size_t T_first = firstLeafBitmapIndexFor(arenaBase, va);
                auto* leafPT =
                    reinterpret_cast<arch::PageTable<leafLevel>*>(childTableAddr.value);
                for (size_t dw = 0; dw < D; dw++) {
                    (*leafPT)[dw] = arch::PTE<leafLevel>::leafEntry(dirtyPhys[dw], kFlags);
                    arch::invlpg(kernel::mm::virt_addr{
                        roundDownToNearestMultiple(va.value, arch::bigPageSize)}
                        + dw * arch::smallPageSize);
                }
                for (size_t bit = 0; bit < D; bit++)
                    reserveLeafBit(arenaBase, T_first, bit, cpu);
            }
        }

        if constexpr (level + 1 < leafLevel) {
            return ensureSubtableInstalled<level + 1>(arenaBase, va, cpu);
        } else {
            return true;
        }
    }

    // ────────────────────────────────────────────────────────────────────────
    // Thin variant of ensureSubtableInstalled for the static-buffer slot
    // (vmsmalloc Phase 3, P3-DEC-003). The slot has neither a radix tree nor
    // per-CPU dirty-bitmap pages — its mappings are install-once, init-time,
    // single-threaded — so the dirty-page allocation + reserveLeafBit pass
    // at the leaf-PT-fresh-install step is omitted.
    //
    // `slotBase` is the static-buffer slot's base VA (arenaVirtualBase(N)).
    // `va` is the buffer-page VA the leaf PTE will eventually map.
    // `cpu` is the placement hint for the subtable allocation itself.
    // ────────────────────────────────────────────────────────────────────────
    template <size_t level>
    inline void ensureStaticBufferSubtable(kernel::mm::virt_addr slotBase,
                                           kernel::mm::virt_addr va,
                                           arch::ProcessorID cpu)
        requires (level >= kernel::mm::pageTableLevelForKMemRegion())
              && (level <  leafLevel)
    {
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute;

        constexpr size_t depthFromLeaf = leafLevel - level;
        constexpr size_t parentDivisor = []() {
            size_t d = 1;
            for (size_t i = 0; i <= depthFromLeaf; i++) d *= kEntryCount;
            return d;
        }();
        constexpr size_t childDivisor = parentDivisor / kEntryCount;

        const uint64_t parentEntryAddr =
            ((va.value - slotBase.value) / parentDivisor & ~7ul) + slotBase.value;
        auto& parentEntry = *reinterpret_cast<arch::PTE<level>*>(parentEntryAddr);

        if (!parentEntry.isPresent()) {
            const kernel::mm::phys_addr physAddr =
                kernel::mm::PageAllocator::allocateSmallPage(cpu);
            parentEntry = arch::PTE<level>::subtableEntry(physAddr, kFlags);

            const uint64_t childEntryAddr =
                (va.value - slotBase.value) / childDivisor + slotBase.value;
            const auto childTableAddr = kernel::mm::virt_addr{
                roundDownToNearestMultiple(childEntryAddr, arch::smallPageSize)
            };

            arch::invlpg(childTableAddr);
            new (reinterpret_cast<PageTableWrapper<level + 1>*>(childTableAddr.value))
                PageTableWrapper<level + 1>();
            // Intentional: no dirty-page allocation, no reserveLeafBit. The
            // static-buffer slot has no radix tree or per-CPU dirty bitmap.
        }

        if constexpr (level + 1 < leafLevel) {
            ensureStaticBufferSubtable<level + 1>(slotBase, va, cpu);
        }
    }

} // VMSubstrateHelper

namespace kernel::mm::VMSubstrate {

    arch::PageTable<pageTableLevelForKMemRegion() - 1> vmmArenaTable;

    Atomic<size_t> freeArenaIndex = 0;
    static Spinlock arenaCreationLock;

    // ────────────────────────────────────────────────────────────────────────
    // vmsmalloc Phase 3 — static-buffer slot state.
    //
    // The static-buffer region lives in one arena-equivalent VA slot
    // (claimed at the end of VMSubstrate::init). It has no occupancy buffer,
    // no radix tree, no dirty bitmap — just a self-ref root page table for
    // leaf-PTE-install math and a bump pointer for the next free buffer VA.
    //
    // All access is single-threaded init-only — the bump pointer is plain.
    // ────────────────────────────────────────────────────────────────────────

    static virt_addr staticBufferSlotBase{uint64_t{0}};
    static virt_addr staticBufferNextVA{uint64_t{0}};
    static virt_addr staticBufferSlotEnd{uint64_t{0}};

    // ────────────────────────────────────────────────────────────────────────
    // DEC-047 — slab-reclaim sentinel page.
    //
    // reclaimSlabPage (the DEC-036 eager-free reclaim path) remaps a freed slab
    // VA read-only onto this single shared page instead of clearing the leaf
    // PTE. A concurrent ChainedTreiberStack::pop that already acquire-loaded the
    // reclaimed descriptor as its head may speculatively read topPtr->next
    // between its onPreTouch/ensureTLBEntryFresh and its CAS; pointing the VA at
    // a present read-only page turns that read into a harmless garbage load
    // (discarded by the failing CAS) instead of a #PF on a torn-down PTE. The
    // page contents are never consumed; zero-filled BSS suffices. sentinelPhys
    // is resolved once in init() (while the early-boot mapping is still live).
    // ────────────────────────────────────────────────────────────────────────
    alignas(arch::smallPageSize) static uint8_t sentinelPage[arch::smallPageSize];
    static phys_addr sentinelPhys{};

    // Construct one hardware page table page at the given level. For the
    // arena root: writes a self-reference at slot 0 and the chain pointer at
    // slot 1. For the leaf level: installs per-CPU dirty-bitmap pages at
    // slots [0, D-1] and the caller-supplied occupancy-buffer pages at slots
    // [D, D + kOccupancyBufferPages - 1]. For intermediate levels: installs a
    // single subtable pointer at slot 0.
    template <size_t level>
    phys_addr initializePageTable(arch::ProcessorID cpu,
                                  phys_addr subtable = phys_addr(nullptr),
                                  const phys_addr* occBufPhys = nullptr)
        requires (level >= pageTableLevelForKMemRegion())
              && (level <  arch::pageTableDescriptor.LEVEL_COUNT) {
        const auto ptaddr = PageAllocator::allocateSmallPage(cpu);
        TempWindow<VMSubstrateHelper::PageTableWrapper<level>> window(ptaddr);
        auto* pageTablePtr = new (&*window) VMSubstrateHelper::PageTableWrapper<level>();
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute;

        if constexpr (level == pageTableLevelForKMemRegion()) {
            pageTablePtr->table[0] = arch::PTE<level>::subtableEntry(ptaddr,   kFlags);
            pageTablePtr->table[1] = arch::PTE<level>::subtableEntry(subtable, kFlags);
        } else if constexpr (level == arch::pageTableDescriptor.LEVEL_COUNT - 1) {
            const size_t D = VMSubstrateHelper::LeafPageTableWrapper::dirtyWordCount();
            for (size_t dw = 0; dw < D; dw++) {
                const phys_addr dirtyPhys = PageAllocator::allocateSmallPage(cpu);
                pageTablePtr->table[dw] = arch::PTE<level>::leafEntry(dirtyPhys, kFlags);
            }
            // Only the always-mapped tail of the occupancy buffer
            // (freeWordCount + interior bitmaps) is installed eagerly. The
            // leaf alloc/free bitmap pages are lazy-backed on first touch by
            // ensureLeafBitmapPageMapped.
            for (size_t i = 0; i < VMSubstrateHelper::kAlwaysMappedOccupancyPageCount; i++) {
                pageTablePtr->table[D + VMSubstrateHelper::kAlwaysMappedOccupancyPageStart + i] =
                    arch::PTE<level>::leafEntry(occBufPhys[i], kFlags);
            }
        } else {
            pageTablePtr->table[0] = arch::PTE<level>::subtableEntry(subtable, kFlags);
        }
        return ptaddr;
    }

    // Recursively initializes the full page table chain from leaf up to root,
    // feeding each level's physical address as the subtable of the level
    // above. Threads occBufPhys to the leaf level so the leaf installs the
    // occupancy-buffer pages alongside the dirty-bitmap pages.
    template <size_t level>
    phys_addr initializeArenaChain(arch::ProcessorID cpu, const phys_addr* occBufPhys)
        requires (level >= pageTableLevelForKMemRegion())
              && (level <  arch::pageTableDescriptor.LEVEL_COUNT) {
        if constexpr (level == arch::pageTableDescriptor.LEVEL_COUNT - 1) {
            return initializePageTable<level>(cpu, phys_addr(nullptr), occBufPhys);
        } else {
            return initializePageTable<level>(
                cpu, initializeArenaChain<level + 1>(cpu, occBufPhys));
        }
    }

    virt_addr arenaVirtualBase(size_t index) {
        constexpr virt_addr substrateBase = arch::pageTableDescriptor.canonicalizeVirtualAddress(
            virt_addr{static_cast<uint64_t>(VMM_SUBSTRATE_ROOT_INDEX)
                      << arch::pageTableDescriptor.getVirtualAddressBitCount(pageTableLevelForKMemRegion() - 1)});
        return substrateBase + index * getKernelMemRegionSize();
    }

    // Reserves a free VA from the current CPU's arena. Writes the VA along with
    // the arenaBase used (so the caller can install the leaf PTE through the
    // self-ref shadow) and returns true. Lazy-installs HW subtables as needed.
    //
    // Returns false, with nothing reserved, when the arena has no free VA or
    // when the page allocator cannot back the lazy page-table / bitmap pages
    // the reservation needs (vmsmalloc DEC-048). Note the asymmetry: arena
    // exhaustion is discovered by the descent, physical exhaustion by the two
    // backing helpers, and both are the same answer to the caller.
    [[nodiscard]] static bool tryReserveFreeVA(virt_addr& outVA, virt_addr& outArenaBase,
                                               arch::ProcessorID& outCPU) {
        const arch::ProcessorID cpu = arch::getCurrentProcessorID();
        const virt_addr arenaBase = arenaVirtualBase(static_cast<size_t>(cpu));
        outArenaBase = arenaBase;
        outCPU = cpu;

        while (true) {
            const size_t T = VMSubstrateHelper::descendToFreeLeaf(arenaBase);
            if (T == SIZE_MAX) return false;   // arena exhausted

            // Touch any va within T's coverage to drive lazy HW install. This
            // must happen before claimLeafBit so that, if T_first of a freshly
            // installed leaf PT is T, the dirty-page bits get reserved before
            // we try to claim a bit.
            const virt_addr probeVA = arenaBase
                + T * VMSubstrateHelper::kBranchFactor * arch::smallPageSize;
            if (!VMSubstrateHelper::ensureSubtableInstalled<pageTableLevelForKMemRegion()>(
                    arenaBase, probeVA, cpu))
                return false;

            const auto claim = VMSubstrateHelper::claimLeafBit(arenaBase, T, cpu);
            if (claim.outOfMemory) return false;
            if (claim.bit < 0) continue;       // leaf filled up under us — try another
            if (claim.becameFull) VMSubstrateHelper::propagateEdge(arenaBase, T, false);

            outVA = arenaBase
                + T * VMSubstrateHelper::kBranchFactor * arch::smallPageSize
                + static_cast<size_t>(claim.bit) * arch::smallPageSize;
            return true;
        }
    }

    // The panicking contract (DEC-012), unchanged for every caller that predates
    // DEC-048. Prior to DEC-048 the exhaustion path here was a debug-only assert
    // over a SIZE_MAX leaf index, which in release walked on and mapped physical
    // page zero; making the helpers failable turns that into a loud stop.
    static virt_addr reserveFreeVA(virt_addr& outArenaBase, arch::ProcessorID& outCPU) {
        virt_addr va{uint64_t{0}};
        if (!tryReserveFreeVA(va, outArenaBase, outCPU))
            PANIC("VMSubstrate arena exhausted");
        return va;
    }

    // Shared body of allocPage / tryAllocPage. `phys` is already owned by the
    // caller; this only publishes the mapping.
    static void* installLeafMapping(virt_addr arenaBase, virt_addr va, phys_addr phys) {
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute;

        auto& leafPTE = *reinterpret_cast<arch::PTE<VMSubstrateHelper::leafLevel>*>(
            VMSubstrateHelper::leafPTEAddrFor(arenaBase, va).value);
        leafPTE = arch::PTE<VMSubstrateHelper::leafLevel>::leafEntry(phys, kFlags);

        VMSubstrateHelper::setDirtyForOtherCPUs(va);
        arch::invlpg(va);

        return reinterpret_cast<void*>(va.value);
    }

    void* allocPage() {
        virt_addr arenaBase{uint64_t{0}};
        arch::ProcessorID cpu{};
        const virt_addr va = reserveFreeVA(arenaBase, cpu);
        return installLeafMapping(arenaBase, va, PageAllocator::allocateSmallPage(cpu));
    }

    // DEC-048's failable sibling. Returns null instead of panicking on either
    // exhaustion — VA (arena or lazy page-table backing) or physical.
    //
    // The unwind is the reason the VA reservation and the data page are not
    // taken in the other order: a reservation is a claimed radix bit with no
    // mapping behind it, and releaseLeafBitFor gives it back without any of the
    // PTE teardown freePage would do.
    void* tryAllocPage() {
        virt_addr arenaBase{uint64_t{0}};
        virt_addr va{uint64_t{0}};
        arch::ProcessorID cpu{};
        if (!tryReserveFreeVA(va, arenaBase, cpu)) return nullptr;

        phys_addr phys{};
        if (!PageAllocator::tryAllocateSmallPage(cpu, phys)) {
            VMSubstrateHelper::releaseLeafBitFor(arenaBase, va);
            return nullptr;
        }
        return installLeafMapping(arenaBase, va, phys);
    }

    void* mapMMIOPage(phys_addr paddr) {
        assert(paddr.value % arch::smallPageSize == 0, "Misaligned MMIO physical address");
        using Flag = arch::PageEntryFlag;
        constexpr auto kFlags = Flag::Write | Flag::Global | Flag::NoExecute | Flag::CacheDisable;

        virt_addr arenaBase{uint64_t{0}};
        arch::ProcessorID cpu{};
        const virt_addr va = reserveFreeVA(arenaBase, cpu);
        (void)cpu;

        auto& leafPTE = *reinterpret_cast<arch::PTE<VMSubstrateHelper::leafLevel>*>(
            VMSubstrateHelper::leafPTEAddrFor(arenaBase, va).value);
        leafPTE = arch::PTE<VMSubstrateHelper::leafLevel>::leafEntry(paddr, kFlags);

        VMSubstrateHelper::setDirtyForOtherCPUs(va);
        arch::invlpg(va);

        return reinterpret_cast<void*>(va.value);
    }

    // Shared body of freePage / reclaimSlabPage. Recovers the real phys page
    // backing `ptr`, rewrites its leaf PTE (cleared for freePage; read-only
    // sentinel remap for reclaimSlabPage — DEC-047), propagates the change
    // lazily to other CPUs, returns the real phys to the allocator, and runs
    // the multi-freer-safe radix-tree leaf-bit release. The only difference
    // between the two callers is the PTE write.
    static void releaseLeafMapping(void* ptr, bool sentinelRemap) {
        const virt_addr va{reinterpret_cast<uint64_t>(ptr)};
        const virt_addr arenaBase{
            roundDownToNearestMultiple(va.value, getKernelMemRegionSize())
        };

        // Recover the underlying phys page, then rewrite the leaf PTE.
        auto& leafPTE = *reinterpret_cast<arch::PTE<VMSubstrateHelper::leafLevel>*>(
            VMSubstrateHelper::leafPTEAddrFor(arenaBase, va).value);
        const phys_addr phys = leafPTE.getPhysicalAddress();
        if (sentinelRemap) {
            // DEC-047: remap read-only onto the shared sentinel page (present →
            // present), so a racing Treiber pop's speculative read of this VA
            // stays a harmless garbage load rather than faulting on a cleared
            // PTE. A later allocPage reserving this VA overwrites the sentinel
            // entry present → present, leaving no non-present window.
            assert(sentinelPhys.value != 0,
                   "reclaimSlabPage called before VMSubstrate::init resolved sentinelPhys");
            using Flag = arch::PageEntryFlag;
            constexpr auto kSentinelFlags = Flag::Global | Flag::NoExecute;  // read-only
            leafPTE = arch::PTE<VMSubstrateHelper::leafLevel>::leafEntry(sentinelPhys, kSentinelFlags);
        } else {
            leafPTE = arch::PTE<VMSubstrateHelper::leafLevel>{};
        }

        // Local TLB clear; remote CPUs will lazy-invlpg via SafePtr/dirty-bitmap.
        VMSubstrateHelper::setDirtyForOtherCPUs(va);
        arch::invlpg(va);

        PageAllocator::freeSmallPage(phys);

        // Multi-freer-safe radix update.
        VMSubstrateHelper::releaseLeafBitFor(arenaBase, va);
    }

    void freePage(void* ptr) {
        releaseLeafMapping(ptr, /*sentinelRemap=*/false);
    }

    // DEC-047: slab-reclaim sibling of freePage used by vmsmalloc's DEC-036
    // eager-free walk. Identical to freePage except the freed VA is left mapped
    // read-only onto the shared sentinel page (see sentinelPage above), so a
    // concurrent ChainedTreiberStack::pop mid-flight on the reclaimed descriptor
    // does not #PF on its speculative pre-CAS read. The real phys frame is still
    // returned to the allocator and the VA is still released to the radix tree.
#ifdef CROCOS_FRESHNESS_STATS
    namespace { Atomic<uint64_t> gReclaimedSlabPages{0}; }
    uint64_t reclaimedSlabPageCount() { return gReclaimedSlabPages.load(RELAXED); }
#endif

    void reclaimSlabPage(void* ptr) {
#ifdef CROCOS_FRESHNESS_STATS
        gReclaimedSlabPages.fetch_add(1, RELAXED);   // P4-DEC-006
#endif
        releaseLeafMapping(ptr, /*sentinelRemap=*/true);
    }

    void* createArena(arch::ProcessorID cpu) {
        LockGuard arenaGuard(arenaCreationLock);

        // 1. Allocate the always-mapped tail of the occupancy buffer
        //    (freeWordCount + interior). Leaf alloc/free bitmap pages are
        //    deferred until first touch by ensureLeafBitmapPageMapped.
        phys_addr occBufPhys[VMSubstrateHelper::kAlwaysMappedOccupancyPageCount];
        for (size_t i = 0; i < VMSubstrateHelper::kAlwaysMappedOccupancyPageCount; i++)
            occBufPhys[i] = PageAllocator::allocateSmallPage(cpu);

        // 2. Build the HW chain. The leaf level installs both the per-CPU
        //    dirty-bitmap pages and the always-mapped occupancy-buffer pages.
        const phys_addr topAddr =
            initializeArenaChain<pageTableLevelForKMemRegion()>(cpu, occBufPhys);

        // 3. Publish the arena.
        using Flag = arch::PageEntryFlag;
        constexpr auto kSubtableFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        const size_t index = freeArenaIndex.fetch_add(1, RELAXED);
        vmmArenaTable[index] =
            arch::PTE<pageTableLevelForKMemRegion() - 1>::subtableEntry(topAddr, kSubtableFlags);
        const virt_addr arenaBase = arenaVirtualBase(index);

        // 4. The arena's VAs were unmapped before step 3; flush any negative
        //    TLB entries on this CPU for the buffer pages we're about to
        //    write through.
        for (size_t i = 0; i < VMSubstrateHelper::kAlwaysMappedOccupancyPageCount; i++)
            arch::invlpg(VMSubstrateHelper::occupancyBufferBase(arenaBase)
                         + (VMSubstrateHelper::kAlwaysMappedOccupancyPageStart + i)
                           * arch::smallPageSize);

        // 5. Seed the radix tree to "everything available".
        VMSubstrateHelper::seedAvailableState(arenaBase);

        // 6. Reserve the bits for non-allocatable VAs (self-ref shadow + dirty + buffer + CpuLocal).
        VMSubstrateHelper::reserveBootBits(arenaBase, cpu);

        // 7. Allocate and map the CpuLocal page(s) (vmsmalloc Phase 3).
        //    Pinned, init-only — placed on the arena owner's NUMA domain.
        //    Zero-fill so consumers (kernel::CpuLocal struct, Phase 5
        //    vmsmalloc magazines) start from a known state.
        using Flag = arch::PageEntryFlag;
        constexpr auto kLeafFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        for (size_t i = 0; i < kernel::kCpuLocalPages; i++) {
            const virt_addr cpuLocalVA =
                VMSubstrateHelper::cpuLocalPageBase(arenaBase) + i * arch::smallPageSize;
            const phys_addr cpuLocalPhys = PageAllocator::allocateSmallPage(cpu);
            auto& pte = *reinterpret_cast<arch::PTE<VMSubstrateHelper::leafLevel>*>(
                VMSubstrateHelper::leafPTEAddrFor(arenaBase, cpuLocalVA).value);
            pte = arch::PTE<VMSubstrateHelper::leafLevel>::leafEntry(cpuLocalPhys, kLeafFlags);
            arch::invlpg(cpuLocalVA);
            memset(reinterpret_cast<void*>(cpuLocalVA.value), 0, arch::smallPageSize);
        }

        // 8. Write the CpuLocal struct's logicalID (Phase 4.5). The struct's
        //    other fields stay zero from step 7; the BSP wires up its own
        //    GSBase at the tail of init() and APs do so in their ap_routine.
        auto* cpuLocalPtr = reinterpret_cast<kernel::CpuLocal*>(
            VMSubstrateHelper::cpuLocalPageBase(arenaBase).value);
        cpuLocalPtr->logicalID = cpu;

        return reinterpret_cast<void*>(arenaBase.value);
    }

    // ────────────────────────────────────────────────────────────────────────
    // vmsmalloc Phase 3 — static-buffer slot setup.
    //
    // Allocates an arena-root PD-level page table, installs self-ref at slot
    // 0 (so the leaf-PTE-install math via the self-ref shadow works the same
    // as for a regular arena), and publishes the slot via the next free
    // vmmArenaTable index. Initializes the bump-pointer state.
    //
    // The slot's allocatable region starts at `slotBase + kSelfRefSize` —
    // exactly where a regular arena's allocatable region would start, if
    // a regular arena had no dirty / occupancy / CpuLocal reservation.
    // ────────────────────────────────────────────────────────────────────────

    static void initializeStaticBufferSlot() {
        LockGuard guard(arenaCreationLock);

        using Flag = arch::PageEntryFlag;
        constexpr auto kSubtableFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        constexpr size_t kRootLevel = pageTableLevelForKMemRegion();

        // Allocate the slot's arena root (PD-level on AMD64).
        const arch::ProcessorID cpu = arch::getCurrentProcessorID();
        const phys_addr rootPhys = PageAllocator::allocateSmallPage(cpu);
        {
            TempWindow<VMSubstrateHelper::PageTableWrapper<kRootLevel>> window(rootPhys);
            auto* rootPtr = new (&*window) VMSubstrateHelper::PageTableWrapper<kRootLevel>();
            // Self-ref at slot 0 — enables the leaf-PTE-install math via
            // the self-ref shadow region (offset 0..kSelfRefSize in the slot).
            rootPtr->table[0] =
                arch::PTE<kRootLevel>::subtableEntry(rootPhys, kSubtableFlags);
            // No slot 1 chain pointer — subtables for buffer pages are
            // lazily installed by reservePerDomainStaticBuffer via
            // ensureStaticBufferSubtable.
        }

        // Publish.
        const size_t index = freeArenaIndex.fetch_add(1, RELAXED);
        vmmArenaTable[index] =
            arch::PTE<kRootLevel - 1>::subtableEntry(rootPhys, kSubtableFlags);

        staticBufferSlotBase = arenaVirtualBase(index);
        staticBufferNextVA   = staticBufferSlotBase + VMSubstrateHelper::kSelfRefSize;
        staticBufferSlotEnd  = staticBufferSlotBase + getKernelMemRegionSize();
    }

    void* cpuLocalPageFor(arch::ProcessorID i) {
        // Arena indices match logical CPU IDs (see init()'s createArena loop).
        const virt_addr arenaBase = arenaVirtualBase(static_cast<size_t>(i));
        return reinterpret_cast<void*>(
            VMSubstrateHelper::cpuLocalPageBase(arenaBase).value);
    }

    // The shared body of both reservation entry points. `failable` selects
    // whether exhaustion returns null or asserts.
    //
    // ─── Why this is safe at runtime without a shootdown (DEC-051b) ─────────
    //
    // Every entry this writes — leaf or intermediate — transitions not-present
    // -> present EXACTLY ONCE and never changes. x86 caches no not-present entry
    // at any level, so no CPU can hold a stale view: a first touch TLB-misses
    // into a fresh, immutable entry. That was always the real content of the
    // init-time hazard note; restating it over TRANSITIONS rather than over boot
    // phases is what makes it carry the runtime case, which DEC-050's
    // relaxation would otherwise have silently invalidated.
    //
    // Serialization where it is needed comes from the caller: the RCU
    // domain-management lock (DEC-050) serializes the same-entry
    // check-then-install race between concurrent reservations. Concurrent
    // hardware walkers and other-entry writers in shared paging-structure pages
    // are safe because entry stores are naturally-aligned 8-byte writes.
    static void* reserveStaticBufferImpl(size_t byteSize, numa::DomainID d, bool failable) {
        assert(staticBufferSlotBase.value != 0,
               "reservePerDomainStaticBuffer called before VMSubstrate::init");
        assert(byteSize > 0, "reservePerDomainStaticBuffer: byteSize must be > 0");

        const size_t pages = divideAndRoundUp(byteSize, arch::smallPageSize);

        // Window exhaustion. Checked BEFORE anything is installed, so the
        // failable path leaves no partial state at all.
        if (staticBufferNextVA.value + pages * arch::smallPageSize > staticBufferSlotEnd.value) {
            if (failable) return nullptr;
            assert(false, "reservePerDomainStaticBuffer: static-buffer region exhausted");
            return nullptr;
        }

        // Physical pages are drawn UP FRONT, before any PTE is written. That
        // ordering is what makes the unwind clean: a mid-loop physical
        // exhaustion would otherwise leave installed leaf entries at VAs the
        // reservation never returns, and the write-once argument above forbids
        // ever rewriting them.
        //
        // The bound is the RCU slot array and the radix control block, both a
        // handful of pages; a caller wanting more than this uses the boot-time
        // panicking form, which has no unwind to size.
        constexpr size_t kMaxFailablePages = 8;
        phys_addr frames[kMaxFailablePages];
        if (failable) {
            if (pages > kMaxFailablePages) return nullptr;
            for (size_t i = 0; i < pages; i++) {
                if (!PageAllocator::tryAllocateSmallPage(d, frames[i])) {
                    for (size_t k = 0; k < i; k++) PageAllocator::freeSmallPage(frames[k]);
                    return nullptr;
                }
            }
        }

        const virt_addr origVA = staticBufferNextVA;

        using Flag = arch::PageEntryFlag;
        constexpr auto kLeafFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        const arch::ProcessorID cpu = arch::getCurrentProcessorID();

        for (size_t i = 0; i < pages; i++) {
            const virt_addr pageVA = staticBufferNextVA + i * arch::smallPageSize;

            // Lazy-install any missing subtables (PD → leaf PT chain).
            VMSubstrateHelper::ensureStaticBufferSubtable<pageTableLevelForKMemRegion()>(
                staticBufferSlotBase, pageVA, cpu);

            // Place the data page on the requested NUMA domain.
            const phys_addr phys =
                failable ? frames[i] : PageAllocator::allocateSmallPage(d);
            auto& pte = *reinterpret_cast<arch::PTE<VMSubstrateHelper::leafLevel>*>(
                VMSubstrateHelper::leafPTEAddrFor(staticBufferSlotBase, pageVA).value);
            pte = arch::PTE<VMSubstrateHelper::leafLevel>::leafEntry(phys, kLeafFlags);
            arch::invlpg(pageVA);

            // Zero-fill: vmsmalloc relies on the buffer being zeroed (the
            // per-domain ChainedTreiberStack instances are placement-new'd
            // over the zeroed storage by vmsmallocLateInit; the tuning
            // counters stay zero).
            //
            // DEC-051: this is a PER-RESERVATION guarantee, not a per-consumer
            // one. A block the caller RECYCLES through its own freelist is the
            // caller's to re-zero — Domain::init owns the domain block's
            // re-zero, and the address-space creation path owns the radix
            // control block's. Getting that wrong is silent: a recycled block
            // carries the prior tenant's teardownActive/inDrain/initialized
            // state, which makes tryAdvance return at the top forever.
            memset(reinterpret_cast<void*>(pageVA.value), 0, arch::smallPageSize);
        }

        staticBufferNextVA = staticBufferNextVA + pages * arch::smallPageSize;
        return reinterpret_cast<void*>(origVA.value);
    }

    void* reservePerDomainStaticBuffer(size_t byteSize, numa::DomainID d) {
        return reserveStaticBufferImpl(byteSize, d, /*failable=*/false);
    }

    void* tryReservePerDomainStaticBuffer(size_t byteSize, numa::DomainID d) {
        return reserveStaticBufferImpl(byteSize, d, /*failable=*/true);
    }

    bool ensureTLBEntryFresh(void* ptr) {
        const auto ptrAddr = reinterpret_cast<uint64_t>(ptr);
        const auto tableBase = roundDownToNearestMultiple(ptrAddr, arch::bigPageSize);
        const size_t k_abs = (ptrAddr - tableBase) / arch::smallPageSize;
        const size_t myCPU = arch::getCurrentProcessorID();
        using LPT = VMSubstrateHelper::LeafPageTableWrapper;
        const size_t dw = LPT::dirtyCPUWord(myCPU);
        const uint64_t bit = LPT::dirtyCPUBit(myCPU);
        auto& dirtyEntry = *reinterpret_cast<Atomic<uint64_t>*>(
            tableBase + dw * arch::smallPageSize + k_abs * sizeof(uint64_t));
        if (dirtyEntry.load(ACQUIRE) & bit) {
            arch::invlpg(virt_addr{ptrAddr});
            dirtyEntry.fetch_and(~bit, RELAXED);
            return true;
        }
        return false;
    }

    bool init() {
        using Flag = arch::PageEntryFlag;
        constexpr auto kSubtableFlags = Flag::Write | Flag::Global | Flag::NoExecute;
        bootPageTable[VMM_SUBSTRATE_ROOT_INDEX] = arch::PTE<0>::subtableEntry(
            early_boot_virt_to_phys(virt_addr(&vmmArenaTable)),
            kSubtableFlags);

        // DEC-047: resolve the slab-reclaim sentinel page's phys once, while the
        // early-boot identity mapping is still live (early_boot_virt_to_phys
        // asserts it has not expired). reclaimSlabPage remaps freed slab VAs
        // read-only onto this page thereafter.
        sentinelPhys = early_boot_virt_to_phys(virt_addr(&sentinelPage));

        // Per-CPU arenas claim indices 0..processorCount()-1; the
        // static-buffer slot then claims processorCount(). Assert the
        // vmmArenaTable has room for both.
        assert(arch::processorCount() + 1 <= arch::pageTableDescriptor.entryCount[0],
               "VMSubstrate::init: CPU arenas + static-buffer slot overflow arena table");

        for (size_t i = 0; i < arch::processorCount(); i++) {
            createArena(static_cast<arch::ProcessorID>(i));
        }

        // vmsmalloc Phase 4.5: re-point the BSP's GSBase from the BSS
        // bspBootstrapCpuLocal struct (set up by bspSetPID in
        // processor_early) to the arena-resident CpuLocal that
        // createArena(0) just allocated on the BSP's NUMA domain.
        // Magazines / interrupts state stays zero across the swap (the
        // bootstrap struct never accumulates any). APs do their own
        // setCurrentCpuLocalBase in their ap_routine.
        arch::setCurrentCpuLocalBase(cpuLocalPageFor(0));

        // vmsmalloc Phase 3: static-buffer slot for reservePerDomainStaticBuffer.
        initializeStaticBufferSlot();

        arch::flushTLB();
        return true;
    }
}
