<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_255_p3" SOURCE="MultiSine.cpp:48" VARIABLE="select_ln48" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sineIdx_fu_263_p3" SOURCE="MultiSine.cpp:46" VARIABLE="sineIdx" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_271_p3" SOURCE="MultiSine.cpp:46" VARIABLE="i" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_2_fu_279_p3" SOURCE="MultiSine.cpp:46" VARIABLE="select_ln46_2" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_287_p2" SOURCE="MultiSine.cpp:48" VARIABLE="first_iter_0" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_299_p2" SOURCE="MultiSine.cpp:46" VARIABLE="add_ln46_2" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_397_p2" SOURCE="MultiSine.cpp:51" VARIABLE="add_ln51_1" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sineIdx_1_fu_305_p2" SOURCE="MultiSine.cpp:54" VARIABLE="sineIdx_1" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_311_p2" SOURCE="MultiSine.cpp:49" VARIABLE="icmp_ln49" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_317_p2" SOURCE="MultiSine.cpp:46" VARIABLE="add_ln46" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_323_p2" SOURCE="MultiSine.cpp:46" VARIABLE="add_ln46_1" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_329_p2" SOURCE="MultiSine.cpp:51" VARIABLE="add_ln51" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_335_p2" SOURCE="MultiSine.cpp:46" VARIABLE="icmp_ln46" MODULE="MultiSine" LOOP="VITIS_LOOP_46_1_VITIS_LOOP_49_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="accumulators_U" SOURCE="" VARIABLE="accumulators" MODULE="MultiSine" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sine_lut_U" SOURCE="" VARIABLE="sine_lut" MODULE="MultiSine" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="24 4096 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSine" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="phaseInc" MODULE="MultiSine" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="samples" MODULE="MultiSine" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="24 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="debug" MODULE="MultiSine" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
