					[0x%x] %u => %lu 
148.5 / 1.001 MHz
148.5 MHz
%-21s 0x%08x  %s
25.2 / 1.001 MHz
25.2 MHz
27 * 1.001 MHz
54 * 1.001 MHz
74.25 / 1.001 MHz
74.25 MHz
__assert_fail
AUD_CNTL_ST
AUD_CNTL_ST2
AUD_CNTL_ST2  CP_ReadyB					%lu
AUD_CNTL_ST2  CP_ReadyC					%lu
AUD_CNTL_ST2  CP_ReadyD					%lu
AUD_CNTL_ST2  ELD_validB				%lu
AUD_CNTL_ST2  ELD_validC				%lu
AUD_CNTL_ST2  ELD_validD				%lu
AUD_CNTL_ST_A
AUD_CNTL_ST_A  DIP_Port_Select				[%#lx] %s
AUD_CNTL_ST_A  DIP_transmission_frequency		[0x%lx] %s
AUD_CNTL_ST_A  DIP_type_enable_status ACP DIP		%lu
AUD_CNTL_ST_A  DIP_type_enable_status Audio DIP		%lu
AUD_CNTL_ST_A  DIP_type_enable_status Generic 2 DIP	%lu
AUD_CNTL_ST_A  ELD_access_address			%lu
AUD_CNTL_ST_A  ELD_ACK					%lu
AUD_CNTL_ST_A  ELD_buffer_size				%lu
AUD_CNTL_ST_B
AUD_CNTL_ST_B  DIP_Port_Select				[%#lx] %s
AUD_CNTL_ST_B  DIP_transmission_frequency		[0x%lx] %s
AUD_CNTL_ST_B  DIP_type_enable_status ACP DIP		%lu
AUD_CNTL_ST_B  DIP_type_enable_status Audio DIP		%lu
AUD_CNTL_ST_B  DIP_type_enable_status Generic 2 DIP	%lu
AUD_CNTL_ST_B  ELD_access_address			%lu
AUD_CNTL_ST_B  ELD_ACK					%lu
AUD_CNTL_ST_B  ELD_buffer_size				%lu
AUD_CNTL_ST_C
AUD_CNTL_ST_C  DIP_Port_Select				[%#lx] %s
AUD_CNTL_ST_C  DIP_transmission_frequency		[0x%lx] %s
AUD_CNTL_ST_C  DIP_type_enable_status ACP DIP		%lu
AUD_CNTL_ST_C  DIP_type_enable_status Audio DIP		%lu
AUD_CNTL_ST_C  DIP_type_enable_status Generic 2 DIP	%lu
AUD_CNTL_ST_C  ELD_ACK					%lu
AUD_CNTL_ST_C  ELD_buffer_size				%lu
AUD_CNTL_ST CP ready			%lu
AUD_CNTL_ST DIP ACP enabled		%lu
AUD_CNTL_ST DIP address			%lu
AUD_CNTL_ST DIP audio enabled		%lu
AUD_CNTL_ST DIP buffer index		[0x%lx] %s
AUD_CNTL_ST DIP ISRCx enabled		%lu
AUD_CNTL_ST DIP port select		[0x%lx] %s
AUD_CNTL_ST DIP trans freq		[0x%lx] %s
AUD_CNTL_ST ELD ack			%lu
AUD_CNTL_ST ELD address			%lu
AUD_CNTL_ST ELD bufsize			%lu
AUD_CNTL_ST ELD valid			%lu
AUD_CNTRL_ST2
AUD_CNTRL_ST2  CP_ReadyB				%lu
AUD_CNTRL_ST2  CP_ReadyC				%lu
AUD_CNTRL_ST2  CP_ReadyD				%lu
AUD_CNTRL_ST2  ELD_validB				%lu
AUD_CNTRL_ST2  ELD_validC				%lu
AUD_CNTRL_ST2  ELD_validD				%lu
AUD_CNTRL_ST3
AUD_CNTRL_ST3  TransA_DPT_Audio_Output_En		%lu
AUD_CNTRL_ST3  TransA_to_Port_Sel			[%#lx] %s
AUD_CNTRL_ST3  TransB_DPT_Audio_Output_En		%lu
AUD_CNTRL_ST3  TransB_to_Port_Sel			[%#lx] %s
AUD_CNTRL_ST3  TransC_DPT_Audio_Output_En		%lu
AUD_CNTRL_ST3  TransC_to_Port_Sel			[%#lx] %s
AUD_CONFIG
AUD_CONFIG_A
AUD_CONFIG_A  Disable_NCTS				%lu
AUD_CONFIG_A  Lower_N_value				0x%03lx
AUD_CONFIG_A  N_index_value				[0x%lx] %s
AUD_CONFIG_A  N_programming_enable			%lu
AUD_CONFIG_A  Pixel_Clock				[0x%lx] %s
AUD_CONFIG_A  Pixel_Clock_HDMI				[0x%lx] %s
AUD_CONFIG_A  Upper_N_value				0x%02lx
AUD_CONFIG_B
AUD_CONFIG_B  Disable_NCTS				%lu
AUD_CONFIG_B  Lower_N_value				0x%03lx
AUD_CONFIG_B  N_index_value				[0x%lx] %s
AUD_CONFIG_B  N_programming_enable			%lu
AUD_CONFIG_B  Pixel_Clock				[0x%lx] %s
AUD_CONFIG_B  Pixel_Clock_HDMI				[0x%lx] %s
AUD_CONFIG_B  Upper_N_value				0x%02lx
AUD_CONFIG_C
AUD_CONFIG_C  Disable_NCTS				%lu
AUD_CONFIG_C  Lower_N_value				0x%03lx
AUD_CONFIG_C  N_index_value				[0x%lx] %s
AUD_CONFIG_C  N_programming_enable			%lu
AUD_CONFIG_C  Pixel_Clock_HDMI				[0x%lx] %s
AUD_CONFIG_C  Upper_N_value				0x%02lx
AUD_CONFIG fabrication enabled		%lu
AUD_CONFIG fuse enabled			%lu
AUD_CONFIG pixel clock			[0x%lx] %s
AUD_CONFIG professional use allowed	%lu
AUD_CONV_CHCNT
AUD_CONV_CHCNT HDMI channel count	%lu
AUD_CONV_CHCNT HDMI channel mapping:
AUD_CONV_CHCNT HDMI HBR enabled		%lu
AUD_CTS_ENABLE
AUD_CTS_ENABLE_A
AUD_CTS_ENABLE_A  CTS_M value Index			%s
AUD_CTS_ENABLE_A  CTS/M value Index			%s
AUD_CTS_ENABLE_A  CTS_programming			%#lx
AUD_CTS_ENABLE_A  Enable_CTS_or_M_programming		%lu
AUD_CTS_ENABLE_B
AUD_CTS_ENABLE_B  CTS_M value Index			%s
AUD_CTS_ENABLE_B  CTS/M value Index			%s
AUD_CTS_ENABLE_B  CTS_programming			%#lx
AUD_CTS_ENABLE_B  Enable_CTS_or_M_programming		%lu
AUD_CTS_ENABLE_C
AUD_CTS_ENABLE_C  CTS_M value Index			%s
AUD_CTS_ENABLE_C  CTS_programming			%#lx
AUD_CTS_ENABLE_C  Enable_CTS_or_M_programming		%lu
AUD_DEBUG
AUD_DEBUG function reset		%lu
AUD_FUNC_GRP
AUD_FUNC_GRP node type			0x%lx
AUD_FUNC_GRP unsol capable		%lu
AUD_GRP_CAP
AUD_GRP_CAP beep 0			%lu
AUD_GRP_CAP input delay			%lu
AUD_GRP_CAP output delay		%lu
AUD_HDMIW_HDMIEDID
AUD_HDMIW_HDMIEDID_A
AUD_HDMIW_HDMIEDID_A HDMI ELD:
AUD_HDMIW_HDMIEDID_B
AUD_HDMIW_HDMIEDID_B HDMI ELD:
AUD_HDMIW_HDMIEDID_C
AUD_HDMIW_HDMIEDID_C HDMI ELD:
AUD_HDMIW_HDMIEDID HDMI ELD:
AUD_HDMIW_INFOFR
AUD_HDMIW_INFOFR_A
AUD_HDMIW_INFOFR_A HDMI audio Infoframe:
AUD_HDMIW_INFOFR_B
AUD_HDMIW_INFOFR_B HDMI audio Infoframe:
AUD_HDMIW_INFOFR_C
AUD_HDMIW_INFOFR_C HDMI audio Infoframe:
AUD_HDMIW_INFOFR HDMI audio Infoframe:
AUD_HDMIW_STATUS
AUD_HDMIW_STATUS  BCLK/CDCLK_FIFO_Overrun		%lu
AUD_HDMIW_STATUS BCLK/CDCLK overrun	%lu
AUD_HDMIW_STATUS BCLK/CDCLK underrun	%lu
AUD_HDMIW_STATUS CDCLK/DOTCLK overrun	%lu
AUD_HDMIW_STATUS CDCLK/DOTCLK underrun	%lu
AUD_HDMIW_STATUS  Conv_A_CDCLK/DOTCLK_FIFO_Overrun	%lu
AUD_HDMIW_STATUS  Conv_A_CDCLK/DOTCLK_FIFO_Underrun	%lu
AUD_HDMIW_STATUS  Conv_B_CDCLK/DOTCLK_FIFO_Overrun	%lu
AUD_HDMIW_STATUS  Conv_B_CDCLK/DOTCLK_FIFO_Underrun	%lu
AUD_HDMIW_STATUS  Conv_C_CDCLK/DOTCLK_FIFO_Overrun	%lu
AUD_HDMIW_STATUS  Conv_C_CDCLK/DOTCLK_FIFO_Underrun	%lu
AUD_HDMIW_STATUS  Function_Reset			%lu
Audio Channel ID and Stream ID
Audio Configuration
Audio Configuration Default
Audio Configuration - Transcoder A
Audio Configuration - Transcoder B
Audio Configuration - Transcoder C
Audio Connection List
Audio Connection List Entry
Audio Connection List Length
Audio Connection Select
Audio Control State 2
Audio Control State 3
Audio Control State Register
Audio Control State Register - Transcoder A
Audio Control State Register - Transcoder B
Audio Control State Register - Transcoder C
Audio Converter Channel Count
Audio CTS Programming Enable
Audio CTS Programming Enable - Transcoder A
Audio CTS Programming Enable - Transcoder B
Audio CTS Programming Enable - Transcoder C
Audio Debug
Audio Digital Converter
Audio Digital Converter - Conv A
Audio Digital Converter - Conv B
Audio Digital Converter - Conv C
Audio DIP
Audio Function Group Capabilities
Audio Function Group Type
Audio HDMI Data EDID Block
Audio HDMI Status
Audio HDMI Widget Data Island Packet
Audio MISC Control for Transcoder A
Audio MISC Control for Transcoder B
Audio MISC Control for Transcoder C
Audio Output Converter Widget Capabilities
Audio PCM Size and Rates
Audio Pin Capabilities
Audio Pin Complex Widget Capabilities
Audio Pin Widget Control
Audio Port Enable HDAudio Config
Audio Power State
Audio Power State (Function Group, Convertor, Pin Widget)
Audio Revision ID
Audio Root Node Subsystem ID
Audio Stream Descriptor Format
Audio Stream Descriptor Format - Conv A
Audio Stream Descriptor Format - Conv B
Audio Stream Descriptor Format - Conv C
Audio Stream Formats
Audio Subordinate Node Count
Audio Supported Power States
Audio Unsolicited Response Enable
Audio Vendor ID / Device ID
Audio Widget Data Island Packet - Transcoder A
Audio Widget Data Island Packet - Transcoder B
Audio Widget Data Island Packet - Transcoder C
AUD_MISC_CTRL_A
AUD_MISC_CTRL_A  Output_Delay				%lu
AUD_MISC_CTRL_A  Pro_Allowed				%lu
AUD_MISC_CTRL_A  Sample_Fabrication_EN_bit		%lu
AUD_MISC_CTRL_A  Sample_present_Disable			%lu
AUD_MISC_CTRL_B
AUD_MISC_CTRL_B  Output_Delay				%lu
AUD_MISC_CTRL_B  Pro_Allowed				%lu
AUD_MISC_CTRL_B  Sample_Fabrication_EN_bit		%lu
AUD_MISC_CTRL_B  Sample_present_Disable			%lu
AUD_MISC_CTRL_C
AUD_MISC_CTRL_C  Output_Delay				%lu
AUD_MISC_CTRL_C  Pro_Allowed				%lu
AUD_MISC_CTRL_C  Sample_Fabrication_EN_bit		%lu
AUD_MISC_CTRL_C  Sample_present_Disable			%lu
AUD_OUT_CH_STR
AUD_OUT_CH_STR  Converter_Channel_MAP	PORTB	PORTC	PORTD
AUD_OUT_CH_STR lowest channel		%lu
AUD_OUT_CH_STR stream id		0x%lx
AUD_OUT_CWCAP
AUD_OUT_CWCAP amp param override	%lu
AUD_OUT_CWCAP channel count		%lu
AUD_OUT_CWCAP conn list			%lu
AUD_OUT_CWCAP digital			%lu
AUD_OUT_CWCAP format override		%lu
AUD_OUT_CWCAP in amp present		%lu
AUD_OUT_CWCAP L-R swap			%lu
AUD_OUT_CWCAP mute			%lu
AUD_OUT_CWCAP out amp present		%lu
AUD_OUT_CWCAP power control		%lu
AUD_OUT_CWCAP sample delay		0x%lx
AUD_OUT_CWCAP unsol			%lu
AUD_OUT_CWCAP widget type		0x%lx
AUD_OUT_DIG_CNVT
AUD_OUT_DIG_CNVT_A
AUD_OUT_DIG_CNVT_A  Category_Code			%lu
AUD_OUT_DIG_CNVT_A  Copy				%lu
AUD_OUT_DIG_CNVT_A  Level				%lu
AUD_OUT_DIG_CNVT_A  Lowest_Channel_Number		%lu
AUD_OUT_DIG_CNVT_A  NonAudio				%lu
AUD_OUT_DIG_CNVT_A  PRE					%lu
AUD_OUT_DIG_CNVT_A  PRO					%lu
AUD_OUT_DIG_CNVT_A  Stream_ID				%lu
AUD_OUT_DIG_CNVT_A  VCFG				%lu
AUD_OUT_DIG_CNVT_A  V					%lu
AUD_OUT_DIG_CNVT_B
AUD_OUT_DIG_CNVT_B  Category_Code			%lu
AUD_OUT_DIG_CNVT_B  Copy				%lu
AUD_OUT_DIG_CNVT_B  Level				%lu
AUD_OUT_DIG_CNVT_B  Lowest_Channel_Number		%lu
AUD_OUT_DIG_CNVT_B  NonAudio				%lu
AUD_OUT_DIG_CNVT_B  PRE					%lu
AUD_OUT_DIG_CNVT_B  PRO					%lu
AUD_OUT_DIG_CNVT_B  Stream_ID				%lu
AUD_OUT_DIG_CNVT_B  VCFG				%lu
AUD_OUT_DIG_CNVT_B  V					%lu
AUD_OUT_DIG_CNVT_C
AUD_OUT_DIG_CNVT_C  Category_Code			%lu
AUD_OUT_DIG_CNVT_C  Copy				%lu
AUD_OUT_DIG_CNVT_C  Level				%lu
AUD_OUT_DIG_CNVT_C  Lowest_Channel_Number		%lu
AUD_OUT_DIG_CNVT_C  NonAudio				%lu
AUD_OUT_DIG_CNVT copyright asserted	%lu
AUD_OUT_DIG_CNVT_C  PRE					%lu
AUD_OUT_DIG_CNVT_C  PRO					%lu
AUD_OUT_DIG_CNVT_C  Stream_ID				%lu
AUD_OUT_DIG_CNVT_C  VCFG				%lu
AUD_OUT_DIG_CNVT_C  V					%lu
AUD_OUT_DIG_CNVT digital enable		%lu
AUD_OUT_DIG_CNVT filter preemphasis	%lu
AUD_OUT_DIG_CNVT non PCM		%lu
AUD_OUT_DIG_CNVT professional		%lu
AUD_OUT_DIG_CNVT SPDIF category		0x%lx
AUD_OUT_DIG_CNVT SPDIF level		%lu
AUD_OUT_DIG_CNVT validity config	%lu
AUD_OUT_DIG_CNVT validity flag		%lu
AUD_OUT_PCMSIZE
AUD_OUT_STR
AUD_OUT_STR_DESC
AUD_OUT_STR_DESC_A
AUD_OUT_STR_DESC_A  Bits_per_Sample			[%#lx] %s
AUD_OUT_STR_DESC_A  Convertor_Channel_Count		%lu
AUD_OUT_STR_DESC_A  HBR_enable				%lu
AUD_OUT_STR_DESC_A  Number_of_Channels_in_a_Stream	%lu
AUD_OUT_STR_DESC_B
AUD_OUT_STR_DESC_B  Bits_per_Sample			[%#lx] %s
AUD_OUT_STR_DESC_B  Convertor_Channel_Count		%lu
AUD_OUT_STR_DESC_B  HBR_enable				%lu
AUD_OUT_STR_DESC Bits per Sample	[%#lx] %s
AUD_OUT_STR_DESC_B  Number_of_Channels_in_a_Stream	%lu
AUD_OUT_STR_DESC_C
AUD_OUT_STR_DESC_C  Bits_per_Sample			[%#lx] %s
AUD_OUT_STR_DESC_C  Convertor_Channel_Count		%lu
AUD_OUT_STR_DESC_C  HBR_enable				%lu
AUD_OUT_STR_DESC_C  Number_of_Channels_in_a_Stream	%lu
AUD_OUT_STR_DESC stream channels	%lu
AUD_PIN_CAP
AUD_PIN_CAP EAPD			%lu
AUD_PIN_CAP HDMI			%lu
AUD_PIN_CAP output			%lu
AUD_PIN_CAP presence detect		%lu
AUD_PINW_CAP
AUD_PINW_CAP amp param override		%lu
AUD_PINW_CAP channel count		%lu
AUD_PINW_CAP conn list			%lu
AUD_PINW_CAP digital			%lu
AUD_PINW_CAP format override		%lu
AUD_PINW_CAP HDCP			%lu
AUD_PINW_CAP in amp present		%lu
AUD_PINW_CAP L-R swap			%lu
AUD_PINW_CAP mute			%lu
AUD_PINW_CAP out amp present		%lu
AUD_PINW_CAP power control		%lu
AUD_PINW_CAP sample delay		0x%lx
AUD_PINW_CAP unsol			%lu
AUD_PINW_CAP widget type		0x%lx
AUD_PINW_CNTR
AUD_PINW_CNTR amp mute status		%lu
AUD_PINW_CNTR mute status		%lu
AUD_PINW_CNTR out enable		%lu
AUD_PINW_CNTR stream type		[0x%lx] %s
AUD_PINW_CONFIG
AUD_PINW_CONNLNG
AUD_PINW_CONNLNG_LIST
AUD_PINW_CONNLNG_SEL
AUD_PINW_CONNLNG_SEL  Connection_select_Control_B	%lu
AUD_PINW_CONNLNG_SEL  Connection_select_Control_B	%#lx
AUD_PINW_CONNLNG_SEL  Connection_select_Control_C	%lu
AUD_PINW_CONNLNG_SEL  Connection_select_Control_C	%#lx
AUD_PINW_CONNLNG_SEL  Connection_select_Control_D	%lu
AUD_PINW_CONNLNG_SEL  Connection_select_Control_D	%#lx
AUD_PINW_CONNLST
AUD_PINW_UNSOLRESP
AUD_PINW_UNSOLRESP enable unsol resp	%lu
AUD_PORT_EN_HD_CFG
AUD_PORT_EN_HD_CFG  Convertor_A_Digen			%lu
AUD_PORT_EN_HD_CFG  ConvertorA_Stream_ID		%lu
AUD_PORT_EN_HD_CFG  Convertor_B_Digen			%lu
AUD_PORT_EN_HD_CFG  ConvertorB_Stream_ID		%lu
AUD_PORT_EN_HD_CFG  Convertor_C_Digen			%lu
AUD_PORT_EN_HD_CFG  ConvertorC_Stream_ID		%lu
AUD_PORT_EN_HD_CFG  Port_B_Amp_Mute_Status		%lu
AUD_PORT_EN_HD_CFG  Port_B_Out_Enable			%lu
AUD_PORT_EN_HD_CFG  Port_C_Amp_Mute_Status		%lu
AUD_PORT_EN_HD_CFG  Port_C_Out_Enable			%lu
AUD_PORT_EN_HD_CFG  Port_D_Amp_Mute_Status		%lu
AUD_PORT_EN_HD_CFG  Port_D_Out_Enable			%lu
AUD_PWRST
AUD_PWRST  ConvC_Widget_PwrSt_Curr                  	%s
AUD_PWRST  ConvC_Widget_PwrSt_Req                   	%s
AUD_PWRST  ConvertorA_Widget_Power_State_Current    	%s
AUD_PWRST  ConvertorA_Widget_Power_State_Requsted   	%s
AUD_PWRST  ConvertorB_Widget_Power_State_Current    	%s
AUD_PWRST  ConvertorB_Widget_Power_State_Requested  	%s
AUD_PWRST device power state		%s
AUD_PWRST device power state setting	%s
AUD_PWRST  Func_Grp_Dev_PwrSt_Curr                  	%s
AUD_PWRST  Func_Grp_Dev_PwrSt_Set                   	%s
AUD_PWRST  Function_Group_Device_Power_State_Current	%s
AUD_PWRST  Function_Group_Device_Power_State_Set    	%s
AUD_PWRST  PinB_Widget_Power_State_Current          	%s
AUD_PWRST  PinB_Widget_Power_State_Set              	%s
AUD_PWRST  PinC_Widget_Power_State_Current          	%s
AUD_PWRST  PinC_Widget_Power_State_Set              	%s
AUD_PWRST  PinD_Widget_Power_State_Current          	%s
AUD_PWRST  PinD_Widget_Power_State_Set              	%s
AUD_RID major revision			0x%lx
AUD_RID Major_Revision					0x%lx
AUD_RID minor revision			0x%lx
AUD_RID Minor_Revision					0x%lx
AUD_RID revision id			0x%lx
AUD_RID Revision_Id					0x%lx
AUD_RID stepping id			0x%lx
AUD_RID Stepping_Id					0x%lx
AUD_SUBN_CNT
AUD_SUBN_CNT2
AUD_SUBN_CNT2 starting node number	0x%lx
AUD_SUBN_CNT2 total number of nodes	0x%lx
AUD_SUBN_CNT starting node number	0x%lx
AUD_SUBN_CNT total number of nodes	0x%lx
AUD_SUPPWR
AUD_SUPPWR support D0			%lu
AUD_SUPPWR support D1			%lu
AUD_SUPPWR support D2			%lu
AUD_SUPPWR support D3			%lu
AUD_VID_DID
AUD_VID_DID device id					0x%x
AUD_VID_DID device id			0x%x
AUD_VID_DID vendor id					0x%x
AUD_VID_DID vendor id			0x%x
best effort
__bss_start
Couldn't find graphics card
Couldn't find path to dri/debugfs entry
Couldn't initialize PCI system: %s
Couldn't map MMIO region: %s
Couldn't mmap %s: %s
Couldn't open %s: %s
Couldn't probe graphics card: %s
default samples
Details:
Digital Display Port B Control Register
Digital Display Port C Control Register
Digital Port B
Digital Port C
Digital Port D
disabled
DisplayPort
DisplayPort B Control
DisplayPort B Control Register
DisplayPort C Control
DisplayPort C Control Register
DisplayPort D Control
DisplayPort D Control Register
DP_CTL_B Audio_Output_Enable				%lu
DP_CTL_B DisplayPort_Enable				%lu
DP_CTL_B HDCP_Port_Select				%lu
DP_CTL_B Port_Detected					%lu
DP_CTL_B Port_Width_Selection				[0x%lx] %s
DP_CTL_C Audio_Output_Enable				%lu
DP_CTL_C DisplayPort_Enable				%lu
DP_CTL_C HDCP_Port_Select				%lu
DP_CTL_C Port_Detected					%lu
DP_CTL_C Port_Width_Selection				[0x%lx] %s
DP_CTL_D
DP_CTL_D Audio_Output_Enable				%lu
DP_CTL_D DisplayPort_Enable				%lu
DP_CTL_D HDCP_Port_Select				%lu
DP_CTL_D Port_Detected					%lu
DP_CTL_D Port_Width_Selection				[0x%lx] %s
DST stream
__errno_location
__fprintf_chk
__fxstat
G45 audio registers:
Gamut Metadata DIP
Gen2/3 Ranges are not supported. Please use unsafe access.
GLIBC_2.0
GLIBC_2.3.4
GLIBC_2.4
__gmon_start__
Graphics card is non-intel
HAS_PCH_SPLIT
HDMIB Audio_Output_Enable				%u
HDMIB Digital_Port_B_Detected				%lu
HDMIB Encoding						[0x%lx] %s
HDMIB HDCP_Port_Select					%lu
HDMIB HDMIB_Enable					%u
HDMIB HDMI_or_DVI_Select				%s
HDMIB Null_packets_enabled_during_Vsync			%u
HDMIB Port_Detected					%lu
HDMIB Port_Enable					%u
HDMIB SDVOB Hot Plug Interrupt Detect Enable		%lu
HDMIB sDVO_Border_Enable				%lu
HDMIB SDVO_HPD_Interrupt_Enable				%lu
HDMIB Transcoder_Select					[0x%lx] %s
HDMIB Transcoder_Select					%s
HDMIC Audio_Output_Enable				%u
HDMIC Digital_Port_C_Detected				%lu
HDMIC Encoding						[0x%lx] %s
HDMIC HDCP_Port_Select					%lu
HDMIC HDMIC_Enable					%u
HDMIC HDMI_or_DVI_Select				%s
HDMIC Null_packets_enabled_during_Vsync			%u
HDMIC Port_Detected					%lu
HDMIC Port_Enable					%u
HDMIC sDVO_Border_Enable				%lu
HDMIC SDVO_HPD_Interrupt_Enable				%lu
HDMIC Transcoder_Select					[0x%lx] %s
HDMIC Transcoder_Select					%s
HDMI Data EDID Block - Transcoder A
HDMI Data EDID Block - Transcoder B
HDMI Data EDID Block - Transcoder C
HDMID Audio_Output_Enable				%u
HDMID Digital_Port_D_Detected				%lu
HDMID Encoding						[0x%lx] %s
HDMID HDCP_Port_Select					%lu
HDMID HDMID_Enable					%u
HDMID HDMI_or_DVI_Select				%s
HDMID Null_packets_enabled_during_Vsync			%u
HDMID Port_Detected					%lu
HDMID Port_Enable					%u
HDMID sDVO_Border_Enable				%lu
HDMID SDVO_HPD_Interrupt_Enable				%lu
HDMID Transcoder_Select					[0x%lx] %s
HDMID Transcoder_Select					%s
HDMI Port C Control
HDMI Port D Control
Hot Plug Detect Enable
intel_get_drm_devid
intel_get_total_ram_mb
intel_get_total_swap_mb
intel_register_access_init
intel_register_read
intel_register_write
_IO_stdin_used
Ironlake audio registers:
ISRC1 DIP
ISRC2 DIP
IvyBridge
_Jv_RegisterClasses
libc.so.6
__libc_start_main
../../lib/intel_drm.c
../../lib/intel_mmio.c
/lib/ld-linux.so.2
libpciaccess.so.0
				%lu	%lu	%lu	%lu
MLP stream
mmio_data.inited
mmio_data.key != -1
mmio != ((void *)0)
one bit stream
PCH_DP_B
PCH_DP_B Audio_Output_Enable				%lu
PCH_DP_B DisplayPort_Enable				%lu
PCH_DP_B HDCP_Port_Select				%lu
PCH_DP_B Port_Detected					%lu
PCH_DP_B Port_Width_Selection				[0x%lx] %s
PCH_DP_B Transcoder_Select				%s
PCH_DP_C
PCH_DP_C Audio_Output_Enable				%lu
PCH_DP_C DisplayPort_Enable				%lu
PCH_DP_C HDCP_Port_Select				%lu
PCH_DP_C Port_Detected					%lu
PCH_DP_C Port_Width_Selection				[0x%lx] %s
PCH_DP_C Transcoder_Select				%s
PCH_DP_D
PCH_DP_D Audio_Output_Enable				%lu
PCH_DP_D DisplayPort_Enable				%lu
PCH_DP_D HDCP_Port_Select				%lu
PCH_DP_D Port_Detected					%lu
PCH_DP_D Port_Width_Selection				[0x%lx] %s
PCH_DP_D Transcoder_Select				%s
pci_device_find_by_slot
pci_device_map_range
pci_device_probe
pci_system_init
PORT_HOTPLUG_EN
PORT_HOTPLUG_EN audio			%ld
PORT_HOTPLUG_EN CRT			%ld
PORT_HOTPLUG_EN DisplayPort/HDMI port B	%ld
PORT_HOTPLUG_EN DisplayPort/HDMI port C	%ld
PORT_HOTPLUG_EN DisplayPort port D	%ld
PORT_HOTPLUG_EN SDVOB			%ld
PORT_HOTPLUG_EN SDVOC			%ld
PORT_HOTPLUG_EN TV			%ld
__printf_chk
Register read blocked for safety (*0x%08x)
Register write blocked for safety (*0x%08x = 0x%x)
reserved
ret == 0
SandyBridge
%s audio registers:
SDVOB audio enabled			%u
SDVOB enable				%u
SDVOB HDMI encoding			%u
SDVOB null packets			%u
SDVOB SDVO encoding			%u
SDVOC audio enabled			%u
SDVOC enable				%u
SDVOC HDMI encoding			%u
SDVOC null packets			%u
SDVOC SDVO encoding			%u
sDVO/HDMI Port B Control
send at least every other vsync
send every vsync
send once
%s/%i/i915_forcewake_user
%s/%i/name
__snprintf_chk
Source Product Description DIP
__stack_chk_fail
strerror
/sys/kernel/debug/dri
#t$$9t$$t
Transcoder A
Transcoder A DisplayPort Control
Transcoder B
Transcoder B DisplayPort Control
Transcoder C
Transcoder C DisplayPort Control
TRANS_DP_CTL_A
TRANS_DP_CTL_B
TRANS_DP_CTL_C
Vendor-specific DIP
Video DIP Control
VIDEO_DIP_CTL
VIDEO_DIP_CTL_A Enable_Graphics_DIP			%ld
VIDEO_DIP_CTL_A GCP_DIP_enable				%ld
VIDEO_DIP_CTL_A Video_DIP_access_address		%lu
VIDEO_DIP_CTL_A Video_DIP_buffer_index			[0x%lx] %s
VIDEO_DIP_CTL_A Video_DIP_buffer_size			%lu
VIDEO_DIP_CTL_A Video_DIP_frequency			[0x%lx] %s
VIDEO_DIP_CTL_A Video_DIP_type_enable AVI		%lu
VIDEO_DIP_CTL_A Video_DIP_type_enable Gamut		%lu
VIDEO_DIP_CTL_A Video_DIP_type_enable Source 		%lu
VIDEO_DIP_CTL_A Video_DIP_type_enable Vendor		%lu
VIDEO_DIP_CTL AVI DIP enabled		%lu
VIDEO_DIP_CTL_B Enable_Graphics_DIP			%ld
VIDEO_DIP_CTL_B GCP_DIP_enable				%ld
VIDEO_DIP_CTL_B Video_DIP_access_address		%lu
VIDEO_DIP_CTL_B Video_DIP_buffer_index			[0x%lx] %s
VIDEO_DIP_CTL_B Video_DIP_buffer_size			%lu
VIDEO_DIP_CTL_B Video_DIP_frequency			[0x%lx] %s
VIDEO_DIP_CTL_B Video_DIP_type_enable AVI		%lu
VIDEO_DIP_CTL_B Video_DIP_type_enable Gamut		%lu
VIDEO_DIP_CTL_B Video_DIP_type_enable Source 		%lu
VIDEO_DIP_CTL_B Video_DIP_type_enable Vendor		%lu
VIDEO_DIP_CTL_C Enable_Graphics_DIP			%ld
VIDEO_DIP_CTL_C GCP_DIP_enable				%ld
VIDEO_DIP_CTL_C Video_DIP_access_address		%lu
VIDEO_DIP_CTL_C Video_DIP_buffer_index			[0x%lx] %s
VIDEO_DIP_CTL_C Video_DIP_buffer_size			%lu
VIDEO_DIP_CTL_C Video_DIP_frequency			[0x%lx] %s
VIDEO_DIP_CTL_C Video_DIP_type_enable AVI		%lu
VIDEO_DIP_CTL_C Video_DIP_type_enable Gamut		%lu
VIDEO_DIP_CTL_C Video_DIP_type_enable Source 		%lu
VIDEO_DIP_CTL_C Video_DIP_type_enable Vendor		%lu
VIDEO_DIP_CTL DIP address		%lu
VIDEO_DIP_CTL DIP buffer index		[0x%lx] %s
VIDEO_DIP_CTL DIP buffer size		%lu
VIDEO_DIP_CTL DIP buffer trans active	%lu
VIDEO_DIP_CTL DIP trans freq		[0x%lx] %s
VIDEO_DIP_CTL enable graphics DIP	%ld
VIDEO_DIP_CTL port select		[0x%lx] %s
VIDEO_DIP_CTL SPD DIP enabled		%lu
VIDEO_DIP_CTL vendor DIP enabled	%lu
