INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andrea/Projects/project_reti_logiche/project_reti_logiche.srcs/sim_1/new/testbench_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
