

================================================================
== Synthesis Summary Report of 'muladd'
================================================================
+ General Information: 
    * Date:           Wed Aug  9 11:30:40 2023
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        muladd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |     Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |     & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ muladd        |     -|  0.39|       21|  210.000|         -|       22|     -|        no|     -|  3 (3%)|  372 (1%)|  208 (1%)|    -|
    | o muladd_loop  |     -|  7.30|       19|  190.000|         5|        1|    16|       yes|     -|       -|         -|         -|    -|
    +----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| a_address0 | out       | 4        |
| a_q0       | in        | 32       |
| b_address0 | out       | 4        |
| b_q0       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + muladd                | 3   |        |          |     |        |         |
|   add_ln5_fu_99_p2      | -   |        | add_ln5  | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U1 | 3   |        | mul_ln6  | mul | auto   | 1       |
|   sum_1_fu_119_p2       | -   |        | sum_1    | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

