;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @159
	SUB <12, @215
	SUB @121, 103
	DJN -1, @-20
	DJN -0, @-20
	SUB @121, 103
	SUB #-4, <-20
	SUB 12, @15
	SUB 0, 9
	JMN 0, 40
	SUB 0, 9
	JMN 0, 40
	SUB @124, 150
	ADD #0, 9
	DJN -1, @-20
	SUB @120, 103
	ADD @120, 103
	SUB @121, 106
	JMP @100, 9
	SUB 70, 60
	SUB 0, 9
	ADD 210, 60
	SUB @121, 106
	JMP @100, 9
	CMP @124, 150
	SUB #-4, <-20
	SPL 0, -815
	MOV -1, <-21
	ADD -1, <-20
	SUB <0, 2
	SLT #12, @10
	JMP 0, 1
	ADD 210, 30
	SLT 210, 61
	CMP -207, <-120
	SPL 0, 10
	CMP 0, 400
	SPL 0, 10
	ADD 210, 60
	CMP 70, 60
	MOV -1, <-20
	SPL 0, -815
	SPL 0, -815
	CMP -207, <-120
	ADD #270, <1
