INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.srcs/sources_1/new/delayer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayer'
