This section presents the timing diagrams of the IP core, and discusses their details.

\input td
