Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  2 12:33:23 2024
| Host         : Michael-T14 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file State_Machine_Project_Top_control_sets_placed.rpt
| Design       : State_Machine_Project_Top
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           12 |
| Yes          | No                    | No                     |              27 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | Debounce_Switches/p_8_out[0]               |                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | Debounce_Switches/p_8_out[1]               |                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | Debounce_Switches/p_8_out[2]               |                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | Debounce_Switches/p_8_out[3]               |                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | Game_Inst/Count_Inst/r_Button_ID_reg[1][0] |                                            |                1 |              3 |         3.00 |
|  i_clk_IBUF_BUFG | Game_Inst/Count_Inst/E[0]                  | Debounce_Switches/SR[0]                    |                2 |              3 |         1.50 |
|  i_clk_IBUF_BUFG | Game_Inst/o_score[3]_i_1_n_0               |                                            |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | Game_Inst/r_Pattern                        |                                            |                3 |             16 |         5.33 |
|  i_clk_IBUF_BUFG |                                            | Debounce_Switches/p_0_in                   |                3 |             18 |         6.00 |
|  i_clk_IBUF_BUFG |                                            | Debounce_Switches/p_3_in                   |                3 |             18 |         6.00 |
|  i_clk_IBUF_BUFG |                                            | Debounce_Switches/p_6_in                   |                3 |             18 |         6.00 |
|  i_clk_IBUF_BUFG |                                            | Debounce_Switches/p_9_in                   |                3 |             18 |         6.00 |
|  i_clk_IBUF_BUFG | Game_Inst/Count_Inst/r_counter[22]_i_2_n_0 | Game_Inst/Count_Inst/r_counter[22]_i_1_n_0 |                3 |             22 |         7.33 |
|  i_clk_IBUF_BUFG |                                            |                                            |                7 |             36 |         5.14 |
+------------------+--------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


