Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 13:29:06 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.395        0.000                      0                  453        0.228        0.000                      0                  453        4.500        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.395        0.000                      0                  453        0.228        0.000                      0                  453        4.500        0.000                       0                   186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_b_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.445ns (23.632%)  route 4.670ns (76.368%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           1.338    10.678    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.152    10.830 r  system_fsm/M_counter_b_q[3]_i_1/O
                         net (fo=4, routed)           0.492    11.322    system_fsm/M_counter_b_d
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.497    14.901    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[1]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.717    system_fsm/M_counter_b_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_b_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.445ns (23.632%)  route 4.670ns (76.368%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           1.338    10.678    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.152    10.830 r  system_fsm/M_counter_b_q[3]_i_1/O
                         net (fo=4, routed)           0.492    11.322    system_fsm/M_counter_b_d
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.497    14.901    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[2]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.717    system_fsm/M_counter_b_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_b_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.445ns (23.632%)  route 4.670ns (76.368%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           1.338    10.678    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.152    10.830 r  system_fsm/M_counter_b_q[3]_i_1/O
                         net (fo=4, routed)           0.492    11.322    system_fsm/M_counter_b_d
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.497    14.901    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  system_fsm/M_counter_b_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.717    system_fsm/M_counter_b_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_b_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.445ns (24.181%)  route 4.531ns (75.819%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           1.338    10.678    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.152    10.830 r  system_fsm/M_counter_b_q[3]_i_1/O
                         net (fo=4, routed)           0.353    11.183    system_fsm/M_counter_b_d
    SLICE_X58Y69         FDRE                                         r  system_fsm/M_counter_b_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.497    14.901    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  system_fsm/M_counter_b_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y69         FDRE (Setup_fdre_C_CE)      -0.407    14.717    system_fsm/M_counter_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_signal_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.442ns (24.936%)  route 4.341ns (75.064%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           1.027    10.366    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X59Y70         LUT4 (Prop_lut4_I2_O)        0.149    10.515 r  system_fsm/M_counter_signal_q[0]_i_1/O
                         net (fo=1, routed)           0.475    10.990    system_fsm/M_counter_signal_q[0]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  system_fsm/M_counter_signal_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.497    14.901    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  system_fsm/M_counter_signal_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.255    14.869    system_fsm/M_counter_signal_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_a_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.417ns (25.075%)  route 4.234ns (74.925%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           0.811    10.151    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.275 r  system_fsm/M_counter_a_q[3]_i_1/O
                         net (fo=4, routed)           0.583    10.858    system_fsm/M_counter_a_d
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.429    14.833    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.851    system_fsm/M_counter_a_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_a_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.417ns (25.075%)  route 4.234ns (74.925%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           0.811    10.151    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.275 r  system_fsm/M_counter_a_q[3]_i_1/O
                         net (fo=4, routed)           0.583    10.858    system_fsm/M_counter_a_d
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.429    14.833    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[2]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.851    system_fsm/M_counter_a_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_a_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.417ns (25.075%)  route 4.234ns (74.925%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           0.811    10.151    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.275 r  system_fsm/M_counter_a_q[3]_i_1/O
                         net (fo=4, routed)           0.583    10.858    system_fsm/M_counter_a_d
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.429    14.833    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  system_fsm/M_counter_a_q_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.851    system_fsm/M_counter_a_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.718ns (29.255%)  route 4.155ns (70.745%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.611     5.195    buttons/left_button/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  buttons/left_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.713 r  buttons/left_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.997     6.710    buttons/left_button/M_ctr_q_reg[7]
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.834 f  buttons/left_button/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.433     7.267    buttons/left_button/M_last_q_i_4__1_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.391 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.402     7.793    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.917 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.575     8.492    buttons/left_ed/M_left_button_out
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.150     8.642 f  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          0.767     9.410    buttons/up_ed/M_register_a_q_reg[15]
    SLICE_X59Y71         LUT3 (Prop_lut3_I2_O)        0.352     9.762 r  buttons/up_ed/M_register_a_q[15]_i_4/O
                         net (fo=38, routed)          0.980    10.742    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.326    11.068 r  system_fsm/M_register_a_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.068    system_fsm/M_register_a_q[6]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.428    14.832    system_fsm/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.031    15.086    system_fsm/M_register_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 buttons/middle_button/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_a_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 1.417ns (25.736%)  route 4.089ns (74.264%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.623     5.207    buttons/middle_button/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  buttons/middle_button/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  buttons/middle_button/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.816     6.479    buttons/middle_button/M_ctr_q_reg[9]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.603 f  buttons/middle_button/M_last_q_i_4__3/O
                         net (fo=1, routed)           0.444     7.047    buttons/middle_button/M_last_q_i_4__3_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.171 f  buttons/middle_button/M_last_q_i_3__3/O
                         net (fo=1, routed)           0.417     7.588    buttons/middle_button/M_last_q_i_3__3_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  buttons/middle_button/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.460     8.172    buttons/middle_ed/M_middle_button_out
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.117     8.289 f  buttons/middle_ed/M_counter_signal_q[2]_i_2/O
                         net (fo=9, routed)           0.703     8.992    buttons/down_ed/M_counter_signal_q_reg[2]
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.348     9.340 r  buttons/down_ed/M_counter_signal_q[2]_i_3/O
                         net (fo=5, routed)           0.811    10.151    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.124    10.275 r  system_fsm/M_counter_a_q[3]_i_1/O
                         net (fo=4, routed)           0.438    10.713    system_fsm/M_counter_a_d
    SLICE_X56Y71         FDRE                                         r  system_fsm/M_counter_a_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.431    14.835    system_fsm/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  system_fsm/M_counter_a_q_reg[1]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X56Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.889    system_fsm/M_counter_a_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_fsm/M_register_a_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.177%)  route 0.134ns (41.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.554     1.498    system_fsm/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  system_fsm/M_register_a_q_reg[6]/Q
                         net (fo=17, routed)          0.134     1.772    system_fsm/M_register_a_q[6]
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  system_fsm/M_register_a_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    system_fsm/M_register_a_q[6]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.821     2.011    system_fsm/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.092     1.590    system_fsm/M_register_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 buttons/down_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons/down_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.589     1.533    buttons/down_button/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  buttons/down_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttons/down_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.180     1.853    buttons/down_button/sync/M_pipe_d__0[1]
    SLICE_X62Y61         FDRE                                         r  buttons/down_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.861     2.051    buttons/down_button/sync/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  buttons/down_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.070     1.621    buttons/down_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_fsm/M_register_a_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.554     1.498    system_fsm/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  system_fsm/M_register_a_q_reg[9]/Q
                         net (fo=17, routed)          0.161     1.823    system_fsm/M_register_a_q[9]
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  system_fsm/M_register_a_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.868    system_fsm/M_register_a_q[9]_i_1_n_0
    SLICE_X54Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.822     2.012    system_fsm/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[9]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.121     1.619    system_fsm/M_register_a_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_fsm/M_register_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.556     1.500    system_fsm/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  system_fsm/M_register_a_q_reg[15]/Q
                         net (fo=27, routed)          0.162     1.825    system_fsm/M_register_a_q[15]
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  system_fsm/M_register_a_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.870    system_fsm/M_register_a_q[15]_i_1_n_0
    SLICE_X56Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.821     2.011    system_fsm/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  system_fsm/M_register_a_q_reg[15]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.121     1.621    system_fsm/M_register_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.562     1.506    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.784    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X54Y60         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.832     2.022    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.134     1.640    seven_seg_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.562     1.506    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg_counter/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.784    seven_seg_counter/M_ctr_q_reg_n_0_[6]
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.894    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_5
    SLICE_X54Y61         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.832     2.022    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.134     1.640    seven_seg_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 buttons/right_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons/right_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.056%)  route 0.192ns (53.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.563     1.507    buttons/right_button/sync/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  buttons/right_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttons/right_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.192     1.863    buttons/right_button/sync/M_pipe_d__2[1]
    SLICE_X54Y59         FDRE                                         r  buttons/right_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.833     2.023    buttons/right_button/sync/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  buttons/right_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.059     1.603    buttons/right_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 system_fsm/M_register_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.554     1.498    system_fsm/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  system_fsm/M_register_a_q_reg[4]/Q
                         net (fo=17, routed)          0.167     1.805    system_fsm/M_register_a_q[4]
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  system_fsm/M_register_a_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    system_fsm/M_register_a_q[4]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.822     2.012    system_fsm/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.092     1.590    system_fsm/M_register_a_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttons/down_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons/down_button/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.591     1.535    buttons/down_button/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  buttons/down_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttons/down_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.793    buttons/down_button/M_ctr_q_reg[7]
    SLICE_X59Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttons/down_button/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    buttons/down_button/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X59Y59         FDRE                                         r  buttons/down_button/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.860     2.050    buttons/down_button/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  buttons/down_button/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    buttons/down_button/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttons/down_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons/down_button/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.590     1.534    buttons/down_button/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  buttons/down_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttons/down_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.793    buttons/down_button/M_ctr_q_reg[15]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttons/down_button/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    buttons/down_button/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X59Y61         FDRE                                         r  buttons/down_button/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.860     2.049    buttons/down_button/clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  buttons/down_button/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    buttons/down_button/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   buttons/down_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   buttons/down_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   buttons/down_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   buttons/down_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   buttons/down_button/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   buttons/down_button/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61   buttons/down_button/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62   buttons/down_button/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62   buttons/down_button/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttons/left_button/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttons/left_button/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttons/left_button/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   buttons/left_button/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   buttons/up_button/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   buttons/up_ed/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   seven_seg_counter/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   seven_seg_counter/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   seven_seg_counter/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   seven_seg_counter/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   buttons/down_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   buttons/down_button/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   buttons/down_button/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   buttons/down_button/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttons/left_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttons/left_button/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttons/left_button/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttons/left_button/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   buttons/left_button/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttons/left_button/M_ctr_q_reg[1]/C



