This is a RISC-V execution unit written in VHDL designed for the RV64I instruction set.  It contains a logic unit, an arithmetic unit and three 64-bit barrel shifters. It was synthesized for a Cyclone IV FPGA with functional and timing verifications.
See the final report pdf for more details.
Written by Dakota Crozier, Kaj Grant-Mathiasen and Colin Buchko
