<root versionMajor="1" versionMinor="5">
    <kernel name="mem_read" language="c" vlnv="xilinx.com:hls:mem_read:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions="-g -I /home/ubuntu/samml_fpga/hw/src" profileType="none" hwControlProtocol="ap_ctrl_chain" interrupt="true" swReset="false" mailbox="none" countedAutoRestart="0" deadlockDetection="local">
        <ports>
            <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="STREAM" mode="write_only" dataWidth="24" portType="stream"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x24" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="mem" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
            <arg id="1" name="size" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x1C" size="0x4" type="unsigned int"/>
            <arg id="2" name="stream" addressQualifier="4" port="STREAM" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_int&lt;17&gt;, 0&gt;&amp;" origName="stream" origUse="variable"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

