# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../register.srcs/sources_1/imports/Register/flipflop.vhd" \
"../../../../register.srcs/sources_1/imports/Register/n_bit_register.vhd" \
"../../../../register.srcs/sources_1/new/register_file.vhd" \

# Do not sort compile order
nosort
