#ifndef _Register_atMB_
#define _Register_atMB_

/* _____DEFINETIONS__________________________________________________________ */


// Coils Register
enum LCM_DISCRETE_OUTPUT_COILS_REGISTER_FOR_NUMBER_DEVICES_INDEX
{
	LCM_DOC_REGISTER_RW_IDM_1_RUN_BIT = 300,
	LCM_DOC_REGISTER_RW_IDM_2_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_3_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_4_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_5_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_6_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_7_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_8_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_9_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_10_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_11_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_12_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_13_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_14_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_15_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_16_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_17_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_18_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_19_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_20_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_21_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_22_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_23_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_24_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_25_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_26_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_27_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_28_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_29_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_30_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_31_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_32_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_33_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_34_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_35_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_36_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_37_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_38_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_39_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_40_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_41_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_42_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_43_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_44_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_45_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_46_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_47_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_48_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_49_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_50_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_51_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_52_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_53_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_54_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_55_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_56_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_57_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_58_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_59_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_60_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_61_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_62_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_63_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_64_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_65_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_66_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_67_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_68_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_69_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_70_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_71_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_72_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_73_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_74_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_75_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_76_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_77_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_78_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_79_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_80_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_81_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_82_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_83_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_84_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_85_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_86_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_87_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_88_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_89_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_90_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_91_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_92_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_93_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_94_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_95_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_96_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_97_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_98_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_99_RUN_BIT,
	LCM_DOC_REGISTER_RW_IDM_100_RUN_BIT
};

enum LCM_DISCRETE_INPUT_CONTACTS_REGISTER_NUMBER_DEVICES_INDEX
{
	LCM_DIC_REGISTER_R_IDM_1_FEEDBACK_BIT = 300,
	LCM_DIC_REGISTER_R_IDM_2_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_3_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_4_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_5_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_6_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_7_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_8_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_9_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_10_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_11_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_12_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_13_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_14_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_15_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_16_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_17_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_18_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_19_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_20_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_21_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_22_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_23_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_24_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_25_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_26_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_27_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_28_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_29_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_30_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_31_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_32_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_33_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_34_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_35_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_36_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_37_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_38_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_39_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_40_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_41_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_42_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_43_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_44_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_45_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_46_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_47_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_48_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_49_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_50_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_51_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_52_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_53_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_54_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_55_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_56_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_57_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_58_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_59_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_60_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_61_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_62_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_63_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_64_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_65_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_66_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_67_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_68_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_69_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_70_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_71_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_72_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_73_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_74_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_75_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_76_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_77_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_78_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_79_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_80_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_81_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_82_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_83_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_84_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_85_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_86_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_87_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_88_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_89_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_90_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_91_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_92_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_93_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_94_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_95_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_96_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_97_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_98_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_99_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_IDM_100_FEEDBACK_BIT
};

enum LCM_HOLDING_REGISTERS_FOR_NUMBER_DEVICES_INDEX
{
    LCM_HR_REGISTER_RW_RDM_NUMBER = 10,
	LCM_HR_REGISTER_RW_SNM_NUMBER,
	LCM_HR_REGISTER_RW_IDM_NUMBER,
	LCM_HR_REGISTER_RW_HDM_NUMBER,
	LCM_HR_REGISTER_RW_EMM_NUMBER
};

enum LCM_INPUT_REGISTERS_FOR_NUMBER_DEVICES_INDEX
{
    LCM_IR_REGISTER_R_RDM_NUMBER = 10,
	LCM_IR_REGISTER_R_SNM_NUMBER,
	LCM_IR_REGISTER_R_IDM_NUMBER,
	LCM_IR_REGISTER_R_HDM_NUMBER,
	LCM_IR_REGISTER_R_EMM_NUMBER
};


#endif