#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug  4 10:25:52 2021
# Process ID: 43420
# Current directory: D:/University/CPU/pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11544 D:\University\CPU\pipeline_CPU\pipeline_CPU.xpr
# Log file: D:/University/CPU/pipeline_CPU/vivado.log
# Journal file: D:/University/CPU/pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/University/CPU/pipeline_CPU/pipeline_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 817.363 ; gain = 174.461
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  4 10:26:21 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 10:26:21 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  4 10:43:48 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 10:43:48 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4010
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 931.211 ; gain = 0.000
connect_hw_server -url 114.242.206.174:4010 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4010
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.83:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.83:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 114.242.206.174:4010/xilinx_tcf/Xilinx/10.2.254.83:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 11:08:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 11:08:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h275A_202C [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 11:09:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 11:09:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Aug  4 11:12:40 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_25'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2517.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_25/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_25/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3240.867 ; gain = 607.949
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:301]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:302]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:304]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:307]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:309]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:310]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:312]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:313]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:315]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:316]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:317]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:318]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:321]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:325]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:327]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:331]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:337]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:338]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:339]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:340]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:342]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:344]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:347]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:350]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:351]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:352]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:354]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:355]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:356]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:357]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:359]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:360]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:362]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:364]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:365]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:369]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:370]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:371]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:374]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:375]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:377]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:380]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:383]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:384]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:389]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:393]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:394]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:401]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:403]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:405]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:409]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:411]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:416]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:451]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:455]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:457]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:459]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:461]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:464]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:465]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:466]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:467]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:471]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:472]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:473]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:474]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:475]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:477]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:479]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:481]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:483]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:487]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:491]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:497]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:498]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:499]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:500]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:502]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:565]
Finished Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3240.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3266.828 ; gain = 1065.406
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3280.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 3285.609 ; gain = 4.637
[Wed Aug  4 11:15:05 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Aug  4 11:28:14 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_25'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3285.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_25/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_25/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:301]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:302]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:304]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:307]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:309]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:310]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:312]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:313]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:315]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:316]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:317]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:318]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:321]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:325]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:327]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:331]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:337]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:338]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:339]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:340]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:342]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:344]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:347]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:350]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:351]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:352]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:354]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:355]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:356]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:357]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:359]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:360]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:362]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:364]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:365]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:369]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:370]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:371]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:374]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:375]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:377]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:380]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:383]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:384]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:389]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:393]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:394]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:401]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:403]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:405]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:409]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:411]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:416]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:451]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:455]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:457]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:459]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:461]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:464]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:465]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:466]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:467]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:471]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:472]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:473]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:474]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:475]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:477]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:479]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:481]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:483]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:487]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:491]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:497]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:498]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:499]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:500]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:502]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:504]
Finished Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3380.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/uart ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list cpu/DataRoad/uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list cpu/DataRoad/uart_check_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list cpu/DataRoad/uart_check_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3445.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3463.332 ; gain = 17.984
[Wed Aug  4 11:30:25 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: 114.242.206.174:4010
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4037
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.332 ; gain = 0.000
connect_hw_server -url 114.242.206.174:4037 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4037
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.89:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.89:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 114.242.206.174:4037/xilinx_tcf/Xilinx/10.2.254.89:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3463.332 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/regs/reg_k0} {cpu/DataRoad/regs/reg_k1} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:33:04
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 12:34:10
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:34:12
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 12:34:58
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:35:00
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0004 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 12:35:13
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:35:15
close_hw_manager
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4011
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.332 ; gain = 0.000
connect_hw_server -url 114.242.206.174:4011 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:114.242.206.174:4011
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.85:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.85:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 114.242.206.174:4011/xilinx_tcf/Xilinx/10.2.254.85:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h275A_202C [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:37:47
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 12:38:01
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:38:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:38:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0030 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:38:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:38:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:122.96.148.122:8029
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
connect_hw_server -url 122.96.148.122:8029 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:122.96.148.122:8029
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 122.96.148.122:8029/xilinx_tcf/Xilinx/10.2.254.4:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:40:43
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 12:40:52
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:40:54
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:41:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:41:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:42:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:42:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0004 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:42:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:42:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:43:07
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:43:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:43:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/regs/reg_k0} {cpu/DataRoad/regs/reg_k1} }
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2078 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 12:52:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 12:52:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: 122.96.148.122:8029/xilinx_tcf/Xilinx/10.2.254.4:2542
close_hw_manager
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:122.96.148.122:8022
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
connect_hw_server -url 122.96.148.122:8022 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:122.96.148.122:8022
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 122.96.148.122:8022/xilinx_tcf/Xilinx/10.2.254.4:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:04:35
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:04:46
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2078 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:05:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 14:05:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:15:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 14:15:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:19:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 14:19:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:22:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 14:22:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:23:45
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 14:23:52
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2114 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 14:24:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 14:24:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Aug  4 14:43:50 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 14:43:50 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 15:13:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 15:13:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Aug  4 15:15:34 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 15:15:34 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Aug  4 15:18:55 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 15:18:55 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 15:42:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 15:42:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Aug  4 15:45:42 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Aug  4 15:46:35 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_25'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_25/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_25/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:301]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:302]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:304]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:307]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:309]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:310]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:312]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:313]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:315]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:316]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:317]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:318]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:321]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:325]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:327]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:331]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:337]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:338]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:339]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:340]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:342]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:344]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:347]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:350]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:351]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:352]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:354]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:355]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:356]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:357]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:359]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:360]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:362]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:364]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:365]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:369]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:370]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:371]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:374]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:375]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:377]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:380]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:383]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:384]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:389]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:393]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:394]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:401]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:403]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:405]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:409]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:411]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:416]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:451]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:455]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:457]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:459]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:461]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:464]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:465]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:466]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:467]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:471]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:472]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:473]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:474]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:475]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:477]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:479]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:481]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:483]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:487]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:491]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:497]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:498]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:499]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:500]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:502]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:504]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:576]
Finished Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3680.227 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/alu_result[0]} {cpu/DataRoad/alu_result[1]} {cpu/DataRoad/alu_result[2]} {cpu/DataRoad/alu_result[3]} {cpu/DataRoad/alu_result[4]} {cpu/DataRoad/alu_result[5]} {cpu/DataRoad/alu_result[6]} {cpu/DataRoad/alu_result[7]} {cpu/DataRoad/alu_result[8]} {cpu/DataRoad/alu_result[9]} {cpu/DataRoad/alu_result[10]} {cpu/DataRoad/alu_result[11]} {cpu/DataRoad/alu_result[12]} {cpu/DataRoad/alu_result[13]} {cpu/DataRoad/alu_result[14]} {cpu/DataRoad/alu_result[15]} {cpu/DataRoad/alu_result[16]} {cpu/DataRoad/alu_result[17]} {cpu/DataRoad/alu_result[18]} {cpu/DataRoad/alu_result[19]} {cpu/DataRoad/alu_result[20]} {cpu/DataRoad/alu_result[21]} {cpu/DataRoad/alu_result[22]} {cpu/DataRoad/alu_result[23]} {cpu/DataRoad/alu_result[24]} {cpu/DataRoad/alu_result[25]} {cpu/DataRoad/alu_result[26]} {cpu/DataRoad/alu_result[27]} {cpu/DataRoad/alu_result[28]} {cpu/DataRoad/alu_result[29]} {cpu/DataRoad/alu_result[30]} {cpu/DataRoad/alu_result[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/real_busA[0]} {cpu/DataRoad/real_busA[1]} {cpu/DataRoad/real_busA[2]} {cpu/DataRoad/real_busA[3]} {cpu/DataRoad/real_busA[4]} {cpu/DataRoad/real_busA[5]} {cpu/DataRoad/real_busA[6]} {cpu/DataRoad/real_busA[7]} {cpu/DataRoad/real_busA[8]} {cpu/DataRoad/real_busA[9]} {cpu/DataRoad/real_busA[10]} {cpu/DataRoad/real_busA[11]} {cpu/DataRoad/real_busA[12]} {cpu/DataRoad/real_busA[13]} {cpu/DataRoad/real_busA[14]} {cpu/DataRoad/real_busA[15]} {cpu/DataRoad/real_busA[16]} {cpu/DataRoad/real_busA[17]} {cpu/DataRoad/real_busA[18]} {cpu/DataRoad/real_busA[19]} {cpu/DataRoad/real_busA[20]} {cpu/DataRoad/real_busA[21]} {cpu/DataRoad/real_busA[22]} {cpu/DataRoad/real_busA[23]} {cpu/DataRoad/real_busA[24]} {cpu/DataRoad/real_busA[25]} {cpu/DataRoad/real_busA[26]} {cpu/DataRoad/real_busA[27]} {cpu/DataRoad/real_busA[28]} {cpu/DataRoad/real_busA[29]} {cpu/DataRoad/real_busA[30]} {cpu/DataRoad/real_busA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {cpu/DataRoad/real_busB[0]} {cpu/DataRoad/real_busB[1]} {cpu/DataRoad/real_busB[2]} {cpu/DataRoad/real_busB[3]} {cpu/DataRoad/real_busB[4]} {cpu/DataRoad/real_busB[5]} {cpu/DataRoad/real_busB[6]} {cpu/DataRoad/real_busB[7]} {cpu/DataRoad/real_busB[8]} {cpu/DataRoad/real_busB[9]} {cpu/DataRoad/real_busB[10]} {cpu/DataRoad/real_busB[11]} {cpu/DataRoad/real_busB[12]} {cpu/DataRoad/real_busB[13]} {cpu/DataRoad/real_busB[14]} {cpu/DataRoad/real_busB[15]} {cpu/DataRoad/real_busB[16]} {cpu/DataRoad/real_busB[17]} {cpu/DataRoad/real_busB[18]} {cpu/DataRoad/real_busB[19]} {cpu/DataRoad/real_busB[20]} {cpu/DataRoad/real_busB[21]} {cpu/DataRoad/real_busB[22]} {cpu/DataRoad/real_busB[23]} {cpu/DataRoad/real_busB[24]} {cpu/DataRoad/real_busB[25]} {cpu/DataRoad/real_busB[26]} {cpu/DataRoad/real_busB[27]} {cpu/DataRoad/real_busB[28]} {cpu/DataRoad/real_busB[29]} {cpu/DataRoad/real_busB[30]} {cpu/DataRoad/real_busB[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list cpu/DataRoad/read_base ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3680.227 ; gain = 0.000
[Wed Aug  4 15:57:38 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 16:50:43
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 16:51:16
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -url 122.96.148.122:8022 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:122.96.148.122:8022
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 122.96.148.122:8022/xilinx_tcf/Xilinx/10.2.254.4:2542
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object cpu/DataRoad/uart was not found in the design.
WARNING: Simulation object cpu/DataRoad/uart_busy was not found in the design.
WARNING: Simulation object cpu/DataRoad/uart_check_out was not found in the design.
WARNING: Simulation object cpu/DataRoad/uart_check_WR was not found in the design.
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 16:51:41
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 16:51:43
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Aug-04 16:51:50
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 16:51:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 16:51:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/real_busA} {cpu/DataRoad/real_busB} {cpu/DataRoad/alu_result} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/read_base} }
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Aug  4 16:59:15 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
[Wed Aug  4 16:59:15 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Aug-04 17:26:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Aug-04 17:26:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Aug  4 17:33:56 2021] Launched synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_25'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_25/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_25/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_25/inst'
Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_25/inst'
Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[2]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[3]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[4]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[5]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[6]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[7]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[8]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[9]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[10]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[11]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[12]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[13]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[14]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[15]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[16]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[17]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[18]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[19]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[20]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[21]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[22]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[23]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[24]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[25]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[26]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[27]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[28]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[29]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[30]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/pc_add_4_EX[31]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[0]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'cpu/DataRoad/imme16_shift[1]'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:296]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:301]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:302]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:304]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:307]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:309]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:310]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:312]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:313]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:315]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:316]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:317]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:318]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:321]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:325]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:327]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:331]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:337]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:338]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:339]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:340]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:342]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:344]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:347]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:350]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:351]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:352]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:354]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:355]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:356]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:357]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:359]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:360]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:362]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:364]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:365]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:369]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:370]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:371]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:374]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:375]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:377]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:380]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:383]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:384]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:389]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:393]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:394]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:401]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:403]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:405]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:409]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:411]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:416]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:451]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:455]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:457]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:459]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:461]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:464]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:465]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:466]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:467]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:471]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:472]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:473]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:474]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:475]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:477]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:479]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:481]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:483]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:487]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:491]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:497]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:498]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:499]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:500]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:502]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:504]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:507]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:562]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc:566]
Finished Parsing XDC File [D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3680.227 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3680.227 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 3680.227 ; gain = 0.000
[Wed Aug  4 17:36:50 2021] Launched impl_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 17:41:16 2021...
