#!/bin/sh
cver ../rtl/verilog/ae18_core.v
