<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Problem getting reliable &quot;reset init&quot;
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20getting%20reliable%20%22reset%20init%22&In-Reply-To=%3C544F7C10BFFC4E2895133074C6FCD290%40VALEKHP%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="016745.html">
   <LINK REL="Next"  HREF="016710.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Problem getting reliable &quot;reset init&quot;</H1>
    <B>Ing. Lubomir VALEK</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20getting%20reliable%20%22reset%20init%22&In-Reply-To=%3C544F7C10BFFC4E2895133074C6FCD290%40VALEKHP%3E"
       TITLE="[Openocd-development] Problem getting reliable &quot;reset init&quot;">valek at embtechgroup.eu
       </A><BR>
    <I>Tue Oct 12 02:21:31 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="016745.html">[Openocd-development] Problem getting reliable &quot;reset init&quot; on	LPC1766 target.
</A></li>
        <LI>Next message: <A HREF="016710.html">[Openocd-development] Problem getting reliable &quot;reset init&quot;
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16708">[ date ]</a>
              <a href="thread.html#16708">[ thread ]</a>
              <a href="subject.html#16708">[ subject ]</a>
              <a href="author.html#16708">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>
Hi All

I am here new, this is my first message, and may not be send overall.

I use FT2232H (self-made). Mometally with LPC1768 (is almost same as 
LPC1766).

This is my .gdbinit

file &lt;name&gt;.elf
target remote localhost:3333
monitor reset halt
monitor gdb_breakpoint_override hard
monitor flash probe 0
load

Cfg.File:

# NXP LPC1768 Cortex-M3 with 512kB Flash and 32kB+32kB Local On-Chip SRAM, 
clocked with 4MHz internal RC oscillator

if { [info exists CHIPNAME] } {
 set  _CHIPNAME $CHIPNAME
} else {
 set  _CHIPNAME lpc1768
}

if { [info exists ENDIAN] } {
 set  _ENDIAN $ENDIAN
} else {
 set  _ENDIAN little
}

if { [info exists CPUTAPID ] } {
 set _CPUTAPID $CPUTAPID
} else {
 set _CPUTAPID 0x4ba00477
}

#delays on reset lines
jtag_nsrst_delay 200
jtag_ntrst_delay 200

# LPC2000 &amp; LPC1700 -&gt; SRST causes TRST
reset_config trst_and_srst separate srst_gates_jtag trst_open_drain 
srst_open_drain

# Voltage output for device powering
voltage_config vout_5v0

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 
$_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position 
$_TARGETNAME

# LPC1768 has 32kB of SRAM on its main system bus (so-called Local On-Chip 
SRAM)
$_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size 
0x8000 -work-area-backup 0

$_TARGETNAME configure -event reset-init {
#       do not remap 0x0000-0x0020 to anything but the flash
}

# LPC1768 has 512kB of user-available FLASH (bootloader is located in 
separate dedicated region).
# flash bank lpc1700 &lt;base&gt; &lt;size&gt; 0 0 &lt;target#&gt; &lt;variant&gt; &lt;cclk&gt; 
[calc_checksum]

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2000 0x0 0x80000 0 0 $_TARGETNAME lpc1700 10000 
calc_checksum

# 4MHz / 6 = 666kHz, so use 500
jtag_khz 500

#######################################################################################

All this works very fine. I suggest to place pull-up at pin P2.10. (The 
Olimex board has probably jumper there).
Otherwise after each reset command &quot;mwb 0x400FC040 0x01&quot; must be issued.

command:
reset halt always stops execution at 0x00000000 after the BootLoader prolog 
was executed. Bootloader prolog
reads P2.10 and if High execution at 0x00000000 starts, OpenOCD ocd executes 
&quot;reset halt&quot; as placing
temporarely breakpoint at address 0x00000000.

As I understood it the &quot;Error: JTAG-DP STICKY ERROR&quot; access to location 
which is either not existent or
powerred down was executed. In this case 0xFFFFFFFC address, this will cause 
BusFault Error at CPU.

Checksum error is not relevant OpenOCD corrects it. Checksum is only used by 
bootloader. OpenOCD
uses part of BootLoader in form of IAP commands, but the checksum is check 
only when flashing via UART.

Lubomir VALEK

&gt;<i> Message: 3
</I>&gt;<i> Date: Tue, 12 Oct 2010 09:04:56 +1300
</I>&gt;<i> From: &quot;Bernard Mentink&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Bernard.Mentink at trimble.co.nz</A>&gt;
</I>&gt;<i> To: &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development at lists.berlios.de</A>&gt;
</I>&gt;<i> Subject: [Openocd-development] Problem getting reliable &quot;reset init&quot;
</I>&gt;<i> on LPC1766 target.
</I>&gt;<i> Message-ID:
</I>&gt;<i> &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">F7C0AA5DD1508F4789E10B6CC9BB75DB03DBD7FF at nzc-ap-xch-02.ap.trimblecorp.net</A>&gt;
</I>&gt;<i>
</I>&gt;<i> Content-Type: text/plain; charset=&quot;us-ascii&quot;
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;&gt;<i> Hi All,
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> I am using an FT2232D based debugger board with the Olimex LPC1766 STK
</I>&gt;&gt;<i> development board. I have compiled the latest OpenOCD and am running
</I>&gt;&gt;<i> it from Cygwin.
</I>&gt;&gt;<i> I also am running GDB from within eclipse(Zylin) ... although that is
</I>&gt;&gt;<i> irrelevant since the same error exists on the command line.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> My problem is this:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> I am not getting a reliable target reset, sometimes the PC ends up in
</I>&gt;&gt;<i> the booloader area, sometimes at the end of memory, and sometime I end
</I>&gt;&gt;<i> up correctly in Main().
</I>&gt;&gt;<i> It seems to be more reliable when I run the JTAG at 50khz rather than
</I>&gt;&gt;<i> the suggested 500Khz (assuming running on internal 4Mhz clock), as I
</I>&gt;&gt;<i> don't know what the bootloader does with the PLL,
</I>&gt;&gt;<i> I have no idea what the JTAG clock should be ..
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> This is a dump of the output from OpenOCD when I start from power up
</I>&gt;&gt;<i> with a 50Khz clock, the 1st part of the log, I get dumped staight into
</I>&gt;&gt;<i> bootloader, the flash erase does not happen. I then
</I>&gt;&gt;<i> Re-connect GDB and I get a sucessful halt at main.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i> $ ./openocd.exe
</I>&gt;&gt;<i> Open On-Chip Debugger 0.5.0-dev (2010-09-29-12:40)
</I>&gt;&gt;<i> Licensed under GNU GPL v2
</I>&gt;&gt;<i> For bug reports, read
</I>&gt;&gt;<i>         <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
</I>&gt;&gt;<i> Info : only one transport option; autoselect 'jtag'
</I>&gt;&gt;<i> adapter_nsrst_delay: 300
</I>&gt;&gt;<i> jtag_ntrst_delay: 300
</I>&gt;&gt;<i> none srst_pulls_trst
</I>&gt;&gt;<i> 50 kHz
</I>&gt;&gt;<i> Info : device: 4 &quot;2232C&quot;
</I>&gt;&gt;<i> Info : deviceID: 67330064
</I>&gt;&gt;<i> Info : SerialNumber: TLTKDK15A
</I>&gt;&gt;<i> Info : Description: Turtelizer JTAG/RS232 Adapter A
</I>&gt;&gt;<i> Info : clock speed 50 kHz
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Info : lpc1766.cpu: hardware has 6 breakpoints, 4 watchpoints
</I>&gt;&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;&gt;<i> undefined debug reason 6 - target needs reset
</I>&gt;&gt;<i> Error: Target not halted
</I>&gt;&gt;<i> Error: failed erasing sectors 0 to 8 (-304)
</I>&gt;&gt;<i> Error: flash_erase returned -304
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;&gt;<i> handler to reset any peripherals
</I>&gt;&gt;<i> target state: halted
</I>&gt;&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;&gt;<i> xPSR: 0x01000000 pc: 0x1fff0080 msp: 0x10001ffc
</I>&gt;&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;&gt;<i> Warn : Verification will fail since checksum in image (0x00000000) to
</I>&gt;&gt;<i> be written to flash is different from calculated vector checksum
</I>&gt;&gt;<i> (0xefff7f43).
</I>&gt;&gt;<i> Warn : To remove this warning modify build tools on developer PC to
</I>&gt;&gt;<i> inject correct LPC vector checksum.
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;&gt;<i> handler to reset any peripherals
</I>&gt;&gt;<i> target state: halted
</I>&gt;&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;&gt;<i> xPSR: 0x01000000 pc: 0x000000cc msp: 0x10007ff0
</I>&gt;&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> If I try at 500Khz I usually get this (sometimes I get to main() )
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> $ ./openocd.exe
</I>&gt;&gt;<i> Open On-Chip Debugger 0.5.0-dev (2010-09-29-12:40)
</I>&gt;&gt;<i> Licensed under GNU GPL v2
</I>&gt;&gt;<i> For bug reports, read
</I>&gt;&gt;<i>         <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
</I>&gt;&gt;<i> Info : only one transport option; autoselect 'jtag'
</I>&gt;&gt;<i> adapter_nsrst_delay: 300
</I>&gt;&gt;<i> jtag_ntrst_delay: 300
</I>&gt;&gt;<i> none srst_pulls_trst
</I>&gt;&gt;<i> 500 kHz
</I>&gt;&gt;<i> Info : device: 4 &quot;2232C&quot;
</I>&gt;&gt;<i> Info : deviceID: 67330064
</I>&gt;&gt;<i> Info : SerialNumber: TLTKDK15A
</I>&gt;&gt;<i> Info : Description: Turtelizer JTAG/RS232 Adapter A
</I>&gt;&gt;<i> Info : clock speed 500 kHz
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Info : lpc1766.cpu: hardware has 6 breakpoints, 4 watchpoints
</I>&gt;&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;&gt;<i> undefined debug reason 6 - target needs reset
</I>&gt;&gt;<i> Error: Target not halted
</I>&gt;&gt;<i> Error: failed erasing sectors 0 to 8 (-304)
</I>&gt;&gt;<i> Error: flash_erase returned -304
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;&gt;<i> handler to reset any peripherals
</I>&gt;&gt;<i> target state: halted
</I>&gt;&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;&gt;<i> xPSR: 0x01000000 pc: 0x000000cc msp: 0x10007ff0
</I>&gt;&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;&gt;<i> Warn : Verification will fail since checksum in image (0x00000000) to
</I>&gt;&gt;<i> be written to flash is different from calculated vector checksum
</I>&gt;&gt;<i> (0xefff7f43).
</I>&gt;&gt;<i> Warn : To remove this warning modify build tools on developer PC to
</I>&gt;&gt;<i> inject correct LPC vector checksum.
</I>&gt;&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;&gt;<i> handler to reset any peripherals
</I>&gt;&gt;<i> target state: halted
</I>&gt;&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;&gt;<i> xPSR: 0x01000000 pc: 0xfffffffe msp: 0xfffffffc
</I>&gt;&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> As you see the PC ends up at the top end of memory .. I also am not
</I>&gt;&gt;<i> sure if the checsum error is relevant .. But it appears on both a good
</I>&gt;&gt;<i> boot and a bad ..
</I>&gt;&gt;<i> My Config file is:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> interface ft2232
</I>&gt;&gt;<i> ft2232_device_desc &quot;Turtelizer JTAG/RS232 Adapter A&quot;
</I>&gt;&gt;<i> ft2232_layout turtelizer2
</I>&gt;&gt;<i> ft2232_vid_pid 0x0403 0x6010
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # NXP LPC1766 Cortex-M3 with 256kB Flash and 32kB+32kB Local On-Chip
</I>&gt;&gt;<i> SRAM,
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> if { [info exists CHIPNAME] } {
</I>&gt;&gt;<i> set  _CHIPNAME $CHIPNAME
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i> set  _CHIPNAME lpc1766
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # After reset the chip is clocked by the ~4MHz internal RC oscillator.
</I>&gt;&gt;<i> # When board-specific code (reset-init handler or device firmware)
</I>&gt;&gt;<i> # configures another oscillator and/or PLL0, set CCLK to match; if
</I>&gt;&gt;<i> # you don't, then flash erase and write operations may misbehave.
</I>&gt;&gt;<i> # (The ROM code doing those updates cares about core clock speed...)
</I>&gt;&gt;<i> #
</I>&gt;&gt;<i> # CCLK is the core clock frequency in KHz
</I>&gt;&gt;<i> if { [info exists CCLK ] } {
</I>&gt;&gt;<i> set _CCLK $CCLK
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i> set _CCLK 4000
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i> if { [info exists CPUTAPID ] } {
</I>&gt;&gt;<i> set _CPUTAPID $CPUTAPID
</I>&gt;&gt;<i> } else {
</I>&gt;&gt;<i> set _CPUTAPID 0x4ba00477
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> #delays on reset lines
</I>&gt;&gt;<i> adapter_nsrst_delay 300
</I>&gt;&gt;<i> jtag_ntrst_delay 300
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # LPC2000 &amp; LPC1700 -&gt; SRST causes TRST
</I>&gt;&gt;<i> reset_config srst_pulls_trst
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # reset_config trst_and_srst separate
</I>&gt;&gt;<i> # reset_config trst_and_srst srst_pulls_trst
</I>&gt;&gt;<i> # reset_config srst_only combined srst_gates_jtag
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
</I>&gt;&gt;<i> # jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf
</I>&gt;&gt;<i> -expected-id $_CPUTAPID
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> set _TARGETNAME $_CHIPNAME.cpu
</I>&gt;&gt;<i> target create $_TARGETNAME cortex_m3 -chain-position $_TARGETNAME
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # LPC1766 has 32kB of SRAM In the ARMv7-M &quot;Code&quot; area (at 0x10000000)
</I>&gt;&gt;<i> # and 32K more on AHB, in the ARMv7-M &quot;SRAM&quot; area, (at 0x2007c000).
</I>&gt;&gt;<i> $_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size
</I>&gt;&gt;<i> 0x8000
</I>&gt;&gt;<i> # $_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size
</I>&gt;&gt;<i> 0x8000 -work-area-backup 0
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # LPC1766 has 256kB of flash memory, managed by ROM code (including a
</I>&gt;&gt;<i> # boot loader which verifies the flash exception table's checksum).
</I>&gt;&gt;<i> # flash bank &lt;name&gt; lpc2000 &lt;base&gt; &lt;size&gt; 0 0 &lt;target#&gt; &lt;variant&gt;
</I>&gt;&gt;<i> &lt;clock&gt; [calc checksum]
</I>&gt;&gt;<i> set _FLASHNAME $_CHIPNAME.flash
</I>&gt;&gt;<i> flash bank $_FLASHNAME lpc2000 0x0 0x40000 0 0 $_TARGETNAME lpc1700
</I>&gt;&gt;<i> $_CCLK calc_checksum
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> # Run with *real slow* clock by default since the
</I>&gt;&gt;<i> # boot rom could have been playing with the PLL, so
</I>&gt;&gt;<i> # we have no idea what clock the target is running at.
</I>&gt;&gt;<i> jtag_khz 50
</I>&gt;&gt;<i> # jtag_khz 500   # Actually should be 4Mhz/6 = 666khz, so use 500
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> $_TARGETNAME configure -event reset-init {
</I>&gt;&gt;<i> # Do not remap 0x0000-0x0020 to anything but the flash (i.e.
</I>&gt;&gt;<i> select
</I>&gt;&gt;<i> # &quot;User Flash Mode&quot; where interrupt vectors are _not_ remapped,
</I>&gt;&gt;<i> # and reside in flash instead).
</I>&gt;&gt;<i> #
</I>&gt;&gt;<i> # See Table 612. Memory Mapping Control register (MEMMAP -
</I>&gt;&gt;<i> 0x400F C040) bit description
</I>&gt;&gt;<i> # Bit Symbol Value Description Reset
</I>&gt;&gt;<i> # value
</I>&gt;&gt;<i> # 0 MAP Memory map control. 0
</I>&gt;&gt;<i> # 0 Boot mode. A portion of the Boot ROM is mapped to address 0.
</I>&gt;&gt;<i> # 1 User mode. The on-chip Flash memory is mapped to address 0.
</I>&gt;&gt;<i> # 31:1 - Reserved. The value read from a reserved bit is not
</I>&gt;&gt;<i> defined. NA
</I>&gt;&gt;<i> #
</I>&gt;&gt;<i> #
</I>&gt;&gt;<i> <A HREF="http://ics.nxp.com/support/documents/microcontrollers/?scope=LPC1768&amp;t">http://ics.nxp.com/support/documents/microcontrollers/?scope=LPC1768&amp;t</A>
</I>&gt;&gt;<i> ype=user
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> mww 0x400FC040 0x01
</I>&gt;&gt;<i> }
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>  .. And my gdb init sequence is:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> target remote localhost:3333
</I>&gt;&gt;<i> load
</I>&gt;&gt;<i> mon reset init
</I>&gt;&gt;<i> thb main
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ----------------------------------------------------------------------
</I>&gt;&gt;<i> -----------------------------------------------
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Can someone please advise on how to preseed with this ... it is so
</I>&gt;&gt;<i> flakey it is hard to debug ..
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Many Thanks,
</I>&gt;&gt;<i> Bernie
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> ------------------------------
</I>&gt;<i>
</I>&gt;<i> Message: 4
</I>&gt;<i> Date: Mon, 11 Oct 2010 23:27:16 +0200
</I>&gt;<i> From: Freddie Chopin &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">freddie_chopin at op.pl</A>&gt;
</I>&gt;<i> To: <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development at lists.berlios.de</A>
</I>&gt;<i> Subject: Re: [Openocd-development] Problem getting reliable &quot;reset
</I>&gt;<i> init&quot; on LPC1766 target.
</I>&gt;<i> Message-ID: &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">4CB38134.2070301 at op.pl</A>&gt;
</I>&gt;<i> Content-Type: text/plain; charset=ISO-8859-1; format=flowed
</I>&gt;<i>
</I>&gt;<i> On 2010-10-11 22:04, Bernard Mentink wrote:
</I>&gt;&gt;&gt;<i> target remote localhost:3333
</I>&gt;&gt;&gt;<i> load
</I>&gt;&gt;&gt;<i> mon reset init
</I>&gt;&gt;&gt;<i> thb main
</I>&gt;<i>
</I>&gt;<i> You need to halt the chip before flashing anything on it. Try this:
</I>&gt;<i>
</I>&gt;<i> target remote localhost:3333
</I>&gt;<i> mon reset init
</I>&gt;<i> load
</I>&gt;<i> thb main
</I>&gt;<i>
</I>&gt;<i> 4\/3!!
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> ------------------------------
</I>&gt;<i>
</I>&gt;<i> Message: 5
</I>&gt;<i> Date: Tue, 12 Oct 2010 12:23:46 +1300
</I>&gt;<i> From: &quot;Bernard Mentink&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Bernard.Mentink at trimble.co.nz</A>&gt;
</I>&gt;<i> To: &quot;Freddie Chopin&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">freddie_chopin at op.pl</A>&gt;,
</I>&gt;<i> &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development at lists.berlios.de</A>&gt;
</I>&gt;<i> Subject: Re: [Openocd-development] Problem getting reliable &quot;reset
</I>&gt;<i> init&quot; on LPC1766 target.
</I>&gt;<i> Message-ID:
</I>&gt;<i> &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">F7C0AA5DD1508F4789E10B6CC9BB75DB03DBD97C at nzc-ap-xch-02.ap.trimblecorp.net</A>&gt;
</I>&gt;<i>
</I>&gt;<i> Content-Type: text/plain; charset=&quot;us-ascii&quot;
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> -----Original Message-----
</I>&gt;<i> From: <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development-bounces at lists.berlios.de</A>
</I>&gt;<i> [mailto:<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development-bounces at lists.berlios.de</A>] On Behalf Of
</I>&gt;<i> Freddie Chopin
</I>&gt;<i> Sent: Tuesday, 12 October 2010 10:27 a.m.
</I>&gt;<i> To: <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">openocd-development at lists.berlios.de</A>
</I>&gt;<i> Subject: Re: [Openocd-development] Problem getting reliable &quot;reset init&quot;
</I>&gt;<i> on LPC1766 target.
</I>&gt;<i>
</I>&gt;<i> On 2010-10-11 22:04, Bernard Mentink wrote:
</I>&gt;&gt;&gt;<i> target remote localhost:3333
</I>&gt;&gt;&gt;<i> load
</I>&gt;&gt;&gt;<i> mon reset init
</I>&gt;&gt;&gt;<i> thb main
</I>&gt;<i>
</I>&gt;<i> You need to halt the chip before flashing anything on it. Try this:
</I>&gt;<i>
</I>&gt;<i> target remote localhost:3333
</I>&gt;<i> mon reset init
</I>&gt;<i> load
</I>&gt;<i> thb main
</I>&gt;<i>
</I>&gt;<i> 4\/3!!
</I>&gt;<i>
</I>&gt;<i> ---------------------------------------
</I>&gt;<i>
</I>&gt;<i> Hi Freddie,
</I>&gt;<i>
</I>&gt;<i> I had tried that, it gets to the main breakpoint ok, but then when I
</I>&gt;<i> continue goes off into the weeds, please see the attached .doc file for
</I>&gt;<i> a snapshot
</I>&gt;<i> of the error in eclipse ... Seems to try to execute code at 0xfffffff0.
</I>&gt;<i>
</I>&gt;<i> Thanks,
</I>&gt;<i> Bernie
</I>&gt;<i>
</I>&gt;<i> -------------- next part --------------
</I>&gt;<i> A non-text attachment was scrubbed...
</I>&gt;<i> Name: error.doc
</I>&gt;<i> Type: application/msword
</I>&gt;<i> Size: 134144 bytes
</I>&gt;<i> Desc: error.doc
</I>&gt;<i> URL: 
</I>&gt;<i> &lt;<A HREF="https://lists.berlios.de/pipermail/openocd-development/attachments/20101012/29e69357/attachment.doc">https://lists.berlios.de/pipermail/openocd-development/attachments/20101012/29e69357/attachment.doc</A>&gt;
</I>&gt;<i>
</I>&gt;<i> ------------------------------
</I>&gt;<i>
</I>&gt;<i> _______________________________________________
</I>&gt;<i> Openocd-development mailing list
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Openocd-development at lists.berlios.de</A>
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">https://lists.berlios.de/mailman/listinfo/openocd-development</A>
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i> End of Openocd-development Digest, Vol 49, Issue 15
</I>&gt;<i> ***************************************************
</I>&gt;<i>
</I>&gt;<i> __________ Informacia od NOD32 5443 (20100911) __________
</I>&gt;<i>
</I>&gt;<i> Tato sprava bola preverena antivirusovym systemom NOD32.
</I>&gt;<i> <A HREF="http://www.eset.sk">http://www.eset.sk</A>
</I>&gt;<i>
</I>&gt;<i> 
</I>

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="016745.html">[Openocd-development] Problem getting reliable &quot;reset init&quot; on	LPC1766 target.
</A></li>
	<LI>Next message: <A HREF="016710.html">[Openocd-development] Problem getting reliable &quot;reset init&quot;
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16708">[ date ]</a>
              <a href="thread.html#16708">[ thread ]</a>
              <a href="subject.html#16708">[ subject ]</a>
              <a href="author.html#16708">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
