

================================================================
== Vitis HLS Report for 'mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_171_3'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.005 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %msgStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %empty" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:143]   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %i_5"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 11 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_5_load = load i63 %i_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 12 'load' 'i_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (3.49ns)   --->   "%icmp_ln171 = icmp_eq  i63 %i_5_load, i63 %tmp" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 13 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (3.49ns)   --->   "%add_ln171 = add i63 %i_5_load, i63 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 14 'add' 'add_ln171' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc16.split, void %for.end18.loopexit.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 15 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln171 = store i63 %add_ln171, i63 %i_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 16 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:172]   --->   Operation 17 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 18 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] ( I:3.47ns O:3.47ns )   --->   "%msgStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %msgStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173]   --->   Operation 19 'read' 'msgStrm_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 20 [1/1] ( I:3.52ns O:3.52ns )   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm, i32 %msgStrm_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:173]   --->   Operation 20 'write' 'write_ln173' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:171]   --->   Operation 21 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ msgStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mergeKipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                (alloca       ) [ 0110]
specmemcore_ln0    (specmemcore  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
tmp                (read         ) [ 0110]
store_ln0          (store        ) [ 0000]
br_ln171           (br           ) [ 0000]
i_5_load           (load         ) [ 0000]
icmp_ln171         (icmp         ) [ 0110]
add_ln171          (add          ) [ 0000]
br_ln171           (br           ) [ 0000]
store_ln171        (store        ) [ 0000]
specpipeline_ln172 (specpipeline ) [ 0000]
specloopname_ln171 (specloopname ) [ 0000]
msgStrm_read       (read         ) [ 0000]
write_ln173        (write        ) [ 0000]
br_ln171           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msgStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mergeKipadStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_5_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="63" slack="0"/>
<pin id="48" dir="0" index="1" bw="63" slack="0"/>
<pin id="49" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="msgStrm_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msgStrm_read/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln173_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="63" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_5_load_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="63" slack="1"/>
<pin id="73" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5_load/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln171_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="63" slack="0"/>
<pin id="76" dir="0" index="1" bw="63" slack="1"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln171_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="63" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln171_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="63" slack="0"/>
<pin id="87" dir="0" index="1" bw="63" slack="1"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_5_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="63" slack="0"/>
<pin id="92" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="97" class="1005" name="tmp_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="63" slack="1"/>
<pin id="99" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="71" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="42" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="96"><net_src comp="90" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="100"><net_src comp="46" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mergeKipadStrm | {3 }
 - Input state : 
	Port: mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_171_3 : empty | {1 }
	Port: mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_171_3 : msgStrm | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln171 : 1
		add_ln171 : 1
		br_ln171 : 2
		store_ln171 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln171_fu_74    |    0    |    70   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln171_fu_79     |    0    |    70   |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_46     |    0    |    0    |
|          | msgStrm_read_read_fu_52 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln173_write_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   140   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_5_reg_90|   63   |
|tmp_reg_97|   63   |
+----------+--------+
|   Total  |   126  |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   140  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   126  |    -   |
+-----------+--------+--------+
|   Total   |   126  |   140  |
+-----------+--------+--------+
