 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : temporal_mxu
Version: J-2014.09-SP4
Date   : Fri Oct 29 14:27:50 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: out_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  temporal_mxu       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][0]/CK (DFF_X1)             0.00 #     0.00 r
  out_reg[0][0][0]/QN (DFF_X1)             0.06       0.06 f
  U39/ZN (OAI21_X1)                        0.05       0.11 r
  out_reg[0][0][0]/D (DFF_X1)              0.01       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  out_reg[0][0][0]/CK (DFF_X1)             0.00       2.50 r
  library setup time                      -0.03       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         2.34


1
