INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sim_1/new/ROM_sin_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_sin_tb'
