

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:39:16 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_40 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3488|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   218|    2420|    4982|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     555|    -|
|Register         |        -|     -|    1941|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   218|    4361|    9025|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     8|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  246|   424|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |        0|   0|   34|   127|    0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5  |        0|  40|  648|  2584|    0|
    |mem_m_axi_U                                               |mem_m_axi                                      |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_64_1_1_U107                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U108                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U109                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U110                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U111                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U127                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U128                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U129                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U130                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U131                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U132                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U133                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U134                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U135                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U136                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U137                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U138                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U139                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U140                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U141                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U142                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U143                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U144                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U145                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U147                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U149                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U151                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U153                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U154                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U155                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U146                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U148                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U150                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U152                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U156                                  |mul_39ns_6ns_44_1_1                            |        0|   2|    0|    27|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                               |        4| 218| 2420|  4982|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln49_10_fu_923_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_11_fu_929_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_12_fu_935_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_13_fu_941_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_15_fu_954_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_16_fu_960_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_17_fu_966_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_18_fu_710_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_19_fu_972_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_1_fu_847_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_21_fu_984_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_22_fu_990_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_23_fu_996_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_24_fu_1002_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_25_fu_722_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_26_fu_1008_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_28_fu_1025_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln49_29_fu_1031_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln49_30_fu_1037_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_31_fu_1043_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_32_fu_1049_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_33_fu_1054_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_34_fu_1060_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_3_fu_870_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_4_fu_876_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_6_fu_898_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_7_fu_904_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_8_fu_910_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln74_1_fu_1151_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_2_fu_1185_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_3_fu_1254_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_4_fu_1288_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_5_fu_1322_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_6_fu_1356_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_7_fu_1390_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_8_fu_1424_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_fu_1117_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln75_1_fu_1211_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln75_fu_1502_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln76_1_fu_1217_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln76_fu_1535_p2     |         +|   0|  0|  33|          26|          26|
    |arr_1_fu_814_p2         |         +|   0|  0|  71|          64|          64|
    |arr_2_fu_853_p2         |         +|   0|  0|  64|          64|          64|
    |arr_3_fu_882_p2         |         +|   0|  0|  64|          64|          64|
    |arr_4_fu_916_p2         |         +|   0|  0|  64|          64|          64|
    |arr_5_fu_947_p2         |         +|   0|  0|  64|          64|          64|
    |arr_6_fu_977_p2         |         +|   0|  0|  64|          64|          64|
    |arr_7_fu_1013_p2        |         +|   0|  0|  64|          64|          64|
    |arr_8_fu_1066_p2        |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1526_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1556_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1223_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_4_fu_1440_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_5_fu_1445_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1451_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1457_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1463_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1469_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_1493_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|3488|        3257|        3257|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  159|         35|    1|         35|
    |grp_fu_350_p0  |   14|          3|   32|         96|
    |grp_fu_350_p1  |   14|          3|   32|         96|
    |grp_fu_354_p0  |   14|          3|   32|         96|
    |grp_fu_354_p1  |   14|          3|   32|         96|
    |grp_fu_358_p0  |   14|          3|   32|         96|
    |grp_fu_358_p1  |   14|          3|   32|         96|
    |grp_fu_362_p0  |   14|          3|   32|         96|
    |grp_fu_362_p1  |   14|          3|   32|         96|
    |grp_fu_366_p0  |   14|          3|   32|         96|
    |grp_fu_366_p1  |   14|          3|   32|         96|
    |grp_fu_370_p0  |   14|          3|   32|         96|
    |grp_fu_370_p1  |   14|          3|   32|         96|
    |grp_fu_506_p0  |   14|          3|   32|         96|
    |grp_fu_511_p0  |   14|          3|   32|         96|
    |grp_fu_516_p0  |   14|          3|   32|         96|
    |grp_fu_516_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   26|          5|   64|        320|
    |mem_ARLEN      |   20|          4|   32|        128|
    |mem_ARVALID    |   20|          4|    1|          4|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |   14|          3|    1|          3|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  555|        119|  688|       2253|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln49_18_reg_1897                                                   |  64|   0|   64|          0|
    |add_ln49_25_reg_1902                                                   |  64|   0|   64|          0|
    |add_ln75_1_reg_1989                                                    |  25|   0|   25|          0|
    |add_ln76_1_reg_1995                                                    |  26|   0|   26|          0|
    |ap_CS_fsm                                                              |  34|   0|   34|          0|
    |arr_1_reg_1933                                                         |  64|   0|   64|          0|
    |arr_2_reg_1938                                                         |  64|   0|   64|          0|
    |arr_3_reg_1943                                                         |  64|   0|   64|          0|
    |arr_4_reg_1948                                                         |  64|   0|   64|          0|
    |arr_5_reg_1953                                                         |  64|   0|   64|          0|
    |arr_6_reg_1958                                                         |  64|   0|   64|          0|
    |arr_7_reg_1963                                                         |  64|   0|   64|          0|
    |arr_8_reg_1968                                                         |  64|   0|   64|          0|
    |arr_reg_1829                                                           |  64|   0|   64|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln74_3_reg_1979                                                   |  39|   0|   39|          0|
    |mul_ln49_10_reg_1843                                                   |  32|   0|   32|          0|
    |mul_ln49_12_reg_1848                                                   |  32|   0|   32|          0|
    |mul_ln49_14_reg_1853                                                   |  32|   0|   32|          0|
    |mul_ln49_16_reg_1858                                                   |  32|   0|   32|          0|
    |mul_ln49_21_reg_1870                                                   |  32|   0|   32|          0|
    |mul_ln49_24_reg_1875                                                   |  32|   0|   32|          0|
    |mul_ln49_27_reg_1880                                                   |  32|   0|   32|          0|
    |mul_ln49_56_reg_1907                                                   |  64|   0|   64|          0|
    |out1_w_1_reg_2050                                                      |  25|   0|   25|          0|
    |out1_w_2_reg_2055                                                      |  27|   0|   27|          0|
    |out1_w_3_reg_2000                                                      |  25|   0|   25|          0|
    |out1_w_4_reg_2010                                                      |  26|   0|   26|          0|
    |out1_w_5_reg_2015                                                      |  25|   0|   25|          0|
    |out1_w_6_reg_2020                                                      |  26|   0|   26|          0|
    |out1_w_7_reg_2025                                                      |  25|   0|   25|          0|
    |out1_w_8_reg_2030                                                      |  26|   0|   26|          0|
    |out1_w_9_reg_2035                                                      |  25|   0|   25|          0|
    |out1_w_reg_2045                                                        |  26|   0|   26|          0|
    |reg_562                                                                |  32|   0|   32|          0|
    |reg_566                                                                |  32|   0|   32|          0|
    |reg_570                                                                |  32|   0|   32|          0|
    |trunc_ln24_1_reg_1743                                                  |  62|   0|   62|          0|
    |trunc_ln31_1_reg_1749                                                  |  62|   0|   62|          0|
    |trunc_ln74_18_reg_2005                                                 |  39|   0|   39|          0|
    |trunc_ln74_9_reg_1984                                                  |  26|   0|   26|          0|
    |trunc_ln74_reg_1973                                                    |  26|   0|   26|          0|
    |trunc_ln87_1_reg_1755                                                  |  62|   0|   62|          0|
    |zext_ln49_11_reg_1863                                                  |  32|   0|   64|         32|
    |zext_ln49_18_reg_1885                                                  |  32|   0|   64|         32|
    |zext_ln49_19_reg_1892                                                  |  32|   0|   64|         32|
    |zext_ln49_1_reg_1822                                                   |  32|   0|   64|         32|
    |zext_ln49_2_reg_1834                                                   |  32|   0|   64|         32|
    |zext_ln49_reg_1810                                                     |  32|   0|   64|         32|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |1941|   0| 2133|        192|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                   mem|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 35 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 36 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 37 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add120134_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add120134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add120_1135_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add120_1135_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add120_2136_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add120_2136_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add120_3137_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add120_3137_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add120_4138_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add120_4138_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add120_5139_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add120_5139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add120_6140_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add120_6140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add120_7141_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add120_7141_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add120_8142_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add120_8142_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add120_9143_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add120_9143_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:24]   --->   Operation 68 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d3.cpp:31]   --->   Operation 69 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:87]   --->   Operation 70 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d3.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d3.cpp:24]   --->   Operation 72 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d3.cpp:24]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 82 [1/2] (1.22ns)   --->   "%call_ln24 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:24]   --->   Operation 82 'call' 'call_ln24' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d3.cpp:31]   --->   Operation 83 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d3.cpp:31]   --->   Operation 84 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [8/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 85 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [7/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 86 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [6/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 87 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [5/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 88 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [4/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 89 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 90 [3/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 90 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 91 [2/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 91 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 92 [1/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d3.cpp:31]   --->   Operation 92 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln31 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d3.cpp:31]   --->   Operation 93 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 94 [1/2] (1.22ns)   --->   "%call_ln31 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d3.cpp:31]   --->   Operation 94 'call' 'call_ln31' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 95 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 96 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 97 '%mul_ln49 = mul i32 %arg2_r_9_loc_load, i32 38'
ST_22 : Operation 97 [1/1] (2.75ns)   --->   "%mul_ln49 = mul i32 %arg2_r_9_loc_load, i32 38" [d3.cpp:49]   --->   Operation 97 'mul' 'mul_ln49' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 98 '%mul_ln49_2 = mul i32 %arg2_r_8_loc_load, i32 19'
ST_22 : Operation 98 [1/1] (2.75ns)   --->   "%mul_ln49_2 = mul i32 %arg2_r_8_loc_load, i32 19" [d3.cpp:49]   --->   Operation 98 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.66ns)   --->   Input mux for Operation 99 '%mul_ln49_18 = mul i32 %arg2_r_9_loc_load, i32 19'
ST_22 : Operation 99 [1/1] (2.75ns)   --->   "%mul_ln49_18 = mul i32 %arg2_r_9_loc_load, i32 19" [d3.cpp:49]   --->   Operation 99 'mul' 'mul_ln49_18' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.50>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 100 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 101 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 102 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 103 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 104 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 105 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 106 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 107 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 108 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 109 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 110 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %arg1_r_9_loc_load" [d3.cpp:49]   --->   Operation 111 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %mul_ln49" [d3.cpp:49]   --->   Operation 112 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 113 '%arr = mul i64 %zext_ln49_1, i64 %zext_ln49'
ST_23 : Operation 113 [1/1] (2.46ns)   --->   "%arr = mul i64 %zext_ln49_1, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 113 'mul' 'arr' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i32 %mul_ln49_2" [d3.cpp:49]   --->   Operation 114 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 115 '%mul_ln49_4 = mul i32 %arg2_r_7_loc_load, i32 38'
ST_23 : Operation 115 [1/1] (2.75ns)   --->   "%mul_ln49_4 = mul i32 %arg2_r_7_loc_load, i32 38" [d3.cpp:49]   --->   Operation 115 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 116 '%mul_ln49_6 = mul i32 %arg2_r_6_loc_load, i32 19'
ST_23 : Operation 116 [1/1] (2.75ns)   --->   "%mul_ln49_6 = mul i32 %arg2_r_6_loc_load, i32 19" [d3.cpp:49]   --->   Operation 116 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 117 '%mul_ln49_8 = mul i32 %arg2_r_5_loc_load, i32 38'
ST_23 : Operation 117 [1/1] (2.75ns)   --->   "%mul_ln49_8 = mul i32 %arg2_r_5_loc_load, i32 38" [d3.cpp:49]   --->   Operation 117 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 118 '%mul_ln49_10 = mul i32 %arg2_r_4_loc_load, i32 19'
ST_23 : Operation 118 [1/1] (2.75ns)   --->   "%mul_ln49_10 = mul i32 %arg2_r_4_loc_load, i32 19" [d3.cpp:49]   --->   Operation 118 'mul' 'mul_ln49_10' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 119 '%mul_ln49_12 = mul i32 %arg2_r_3_loc_load, i32 38'
ST_23 : Operation 119 [1/1] (2.75ns)   --->   "%mul_ln49_12 = mul i32 %arg2_r_3_loc_load, i32 38" [d3.cpp:49]   --->   Operation 119 'mul' 'mul_ln49_12' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 120 '%mul_ln49_14 = mul i32 %arg2_r_2_loc_load, i32 19'
ST_23 : Operation 120 [1/1] (2.75ns)   --->   "%mul_ln49_14 = mul i32 %arg2_r_2_loc_load, i32 19" [d3.cpp:49]   --->   Operation 120 'mul' 'mul_ln49_14' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 121 '%mul_ln49_16 = mul i32 %arg2_r_1_loc_load, i32 38'
ST_23 : Operation 121 [1/1] (2.75ns)   --->   "%mul_ln49_16 = mul i32 %arg2_r_1_loc_load, i32 38" [d3.cpp:49]   --->   Operation 121 'mul' 'mul_ln49_16' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i32 %mul_ln49_18" [d3.cpp:49]   --->   Operation 122 'zext' 'zext_ln49_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 123 '%mul_ln49_21 = mul i32 %arg2_r_7_loc_load, i32 19'
ST_23 : Operation 123 [1/1] (2.75ns)   --->   "%mul_ln49_21 = mul i32 %arg2_r_7_loc_load, i32 19" [d3.cpp:49]   --->   Operation 123 'mul' 'mul_ln49_21' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 124 '%mul_ln49_24 = mul i32 %arg2_r_5_loc_load, i32 19'
ST_23 : Operation 124 [1/1] (2.75ns)   --->   "%mul_ln49_24 = mul i32 %arg2_r_5_loc_load, i32 19" [d3.cpp:49]   --->   Operation 124 'mul' 'mul_ln49_24' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.66ns)   --->   Input mux for Operation 125 '%mul_ln49_27 = mul i32 %arg2_r_3_loc_load, i32 19'
ST_23 : Operation 125 [1/1] (2.75ns)   --->   "%mul_ln49_27 = mul i32 %arg2_r_3_loc_load, i32 19" [d3.cpp:49]   --->   Operation 125 'mul' 'mul_ln49_27' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln49_18 = zext i32 %arg1_r_4_loc_load" [d3.cpp:49]   --->   Operation 126 'zext' 'zext_ln49_18' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 127 '%mul_ln49_49 = mul i64 %zext_ln49_2, i64 %zext_ln49_18'
ST_23 : Operation 127 [1/1] (2.46ns)   --->   "%mul_ln49_49 = mul i64 %zext_ln49_2, i64 %zext_ln49_18" [d3.cpp:49]   --->   Operation 127 'mul' 'mul_ln49_49' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln49_19 = zext i32 %arg1_r_3_loc_load" [d3.cpp:49]   --->   Operation 128 'zext' 'zext_ln49_19' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 129 '%mul_ln49_52 = mul i64 %zext_ln49_1, i64 %zext_ln49_19'
ST_23 : Operation 129 [1/1] (2.46ns)   --->   "%mul_ln49_52 = mul i64 %zext_ln49_1, i64 %zext_ln49_19" [d3.cpp:49]   --->   Operation 129 'mul' 'mul_ln49_52' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln49_18 = add i64 %mul_ln49_49, i64 %mul_ln49_52" [d3.cpp:49]   --->   Operation 130 'add' 'add_ln49_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 131 '%mul_ln49_53 = mul i64 %zext_ln49_2, i64 %zext_ln49_19'
ST_23 : Operation 131 [1/1] (2.46ns)   --->   "%mul_ln49_53 = mul i64 %zext_ln49_2, i64 %zext_ln49_19" [d3.cpp:49]   --->   Operation 131 'mul' 'mul_ln49_53' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln49_20 = zext i32 %arg1_r_2_loc_load" [d3.cpp:49]   --->   Operation 132 'zext' 'zext_ln49_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 133 '%mul_ln49_55 = mul i64 %zext_ln49_11, i64 %zext_ln49_20'
ST_23 : Operation 133 [1/1] (2.46ns)   --->   "%mul_ln49_55 = mul i64 %zext_ln49_11, i64 %zext_ln49_20" [d3.cpp:49]   --->   Operation 133 'mul' 'mul_ln49_55' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (1.08ns)   --->   "%add_ln49_25 = add i64 %mul_ln49_53, i64 %mul_ln49_55" [d3.cpp:49]   --->   Operation 134 'add' 'add_ln49_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.95ns)   --->   Input mux for Operation 135 '%mul_ln49_56 = mul i64 %zext_ln49_2, i64 %zext_ln49_20'
ST_23 : Operation 135 [1/1] (2.46ns)   --->   "%mul_ln49_56 = mul i64 %zext_ln49_2, i64 %zext_ln49_20" [d3.cpp:49]   --->   Operation 135 'mul' 'mul_ln49_56' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 136 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 137 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 138 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 139 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 140 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 141 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 142 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 143 '%mul_ln49_3 = mul i64 %zext_ln49_2, i64 %zext_ln49'
ST_24 : Operation 143 [1/1] (2.46ns)   --->   "%mul_ln49_3 = mul i64 %zext_ln49_2, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 143 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i32 %mul_ln49_4" [d3.cpp:49]   --->   Operation 144 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 145 '%mul_ln49_5 = mul i64 %zext_ln49_3, i64 %zext_ln49'
ST_24 : Operation 145 [1/1] (2.46ns)   --->   "%mul_ln49_5 = mul i64 %zext_ln49_3, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 145 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i32 %mul_ln49_6" [d3.cpp:49]   --->   Operation 146 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 147 '%mul_ln49_7 = mul i64 %zext_ln49_4, i64 %zext_ln49'
ST_24 : Operation 147 [1/1] (2.46ns)   --->   "%mul_ln49_7 = mul i64 %zext_ln49_4, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 147 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i32 %mul_ln49_8" [d3.cpp:49]   --->   Operation 148 'zext' 'zext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 149 '%mul_ln49_9 = mul i64 %zext_ln49_5, i64 %zext_ln49'
ST_24 : Operation 149 [1/1] (2.46ns)   --->   "%mul_ln49_9 = mul i64 %zext_ln49_5, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 149 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i32 %mul_ln49_10" [d3.cpp:49]   --->   Operation 150 'zext' 'zext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 151 '%mul_ln49_11 = mul i64 %zext_ln49_6, i64 %zext_ln49'
ST_24 : Operation 151 [1/1] (2.46ns)   --->   "%mul_ln49_11 = mul i64 %zext_ln49_6, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 151 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i32 %mul_ln49_12" [d3.cpp:49]   --->   Operation 152 'zext' 'zext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 153 '%mul_ln49_13 = mul i64 %zext_ln49_7, i64 %zext_ln49'
ST_24 : Operation 153 [1/1] (2.46ns)   --->   "%mul_ln49_13 = mul i64 %zext_ln49_7, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 153 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i32 %mul_ln49_14" [d3.cpp:49]   --->   Operation 154 'zext' 'zext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 155 '%mul_ln49_15 = mul i64 %zext_ln49_8, i64 %zext_ln49'
ST_24 : Operation 155 [1/1] (2.46ns)   --->   "%mul_ln49_15 = mul i64 %zext_ln49_8, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 155 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i32 %mul_ln49_16" [d3.cpp:49]   --->   Operation 156 'zext' 'zext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 157 '%mul_ln49_17 = mul i64 %zext_ln49_9, i64 %zext_ln49'
ST_24 : Operation 157 [1/1] (2.46ns)   --->   "%mul_ln49_17 = mul i64 %zext_ln49_9, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 157 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln49_10 = zext i32 %arg1_r_8_loc_load" [d3.cpp:49]   --->   Operation 158 'zext' 'zext_ln49_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 159 '%mul_ln49_19 = mul i64 %zext_ln49_11, i64 %zext_ln49_10'
ST_24 : Operation 159 [1/1] (2.46ns)   --->   "%mul_ln49_19 = mul i64 %zext_ln49_11, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 159 'mul' 'mul_ln49_19' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (1.08ns)   --->   "%arr_1 = add i64 %mul_ln49_19, i64 %mul_ln49_3" [d3.cpp:49]   --->   Operation 160 'add' 'arr_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 161 '%mul_ln49_20 = mul i64 %zext_ln49_2, i64 %zext_ln49_10'
ST_24 : Operation 161 [1/1] (2.46ns)   --->   "%mul_ln49_20 = mul i64 %zext_ln49_2, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 161 'mul' 'mul_ln49_20' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i32 %mul_ln49_21" [d3.cpp:49]   --->   Operation 162 'zext' 'zext_ln49_12' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 163 '%mul_ln49_22 = mul i64 %zext_ln49_12, i64 %zext_ln49_10'
ST_24 : Operation 163 [1/1] (2.46ns)   --->   "%mul_ln49_22 = mul i64 %zext_ln49_12, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 163 'mul' 'mul_ln49_22' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 164 '%mul_ln49_23 = mul i64 %zext_ln49_4, i64 %zext_ln49_10'
ST_24 : Operation 164 [1/1] (2.46ns)   --->   "%mul_ln49_23 = mul i64 %zext_ln49_4, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 164 'mul' 'mul_ln49_23' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln49_13 = zext i32 %mul_ln49_24" [d3.cpp:49]   --->   Operation 165 'zext' 'zext_ln49_13' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 166 '%mul_ln49_25 = mul i64 %zext_ln49_13, i64 %zext_ln49_10'
ST_24 : Operation 166 [1/1] (2.46ns)   --->   "%mul_ln49_25 = mul i64 %zext_ln49_13, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 166 'mul' 'mul_ln49_25' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 167 '%mul_ln49_26 = mul i64 %zext_ln49_6, i64 %zext_ln49_10'
ST_24 : Operation 167 [1/1] (2.46ns)   --->   "%mul_ln49_26 = mul i64 %zext_ln49_6, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 167 'mul' 'mul_ln49_26' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i32 %mul_ln49_27" [d3.cpp:49]   --->   Operation 168 'zext' 'zext_ln49_14' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 169 '%mul_ln49_28 = mul i64 %zext_ln49_14, i64 %zext_ln49_10'
ST_24 : Operation 169 [1/1] (2.46ns)   --->   "%mul_ln49_28 = mul i64 %zext_ln49_14, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 169 'mul' 'mul_ln49_28' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 170 '%mul_ln49_29 = mul i64 %zext_ln49_8, i64 %zext_ln49_10'
ST_24 : Operation 170 [1/1] (2.46ns)   --->   "%mul_ln49_29 = mul i64 %zext_ln49_8, i64 %zext_ln49_10" [d3.cpp:49]   --->   Operation 170 'mul' 'mul_ln49_29' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i32 %arg1_r_7_loc_load" [d3.cpp:49]   --->   Operation 171 'zext' 'zext_ln49_15' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 172 '%mul_ln49_30 = mul i64 %zext_ln49_1, i64 %zext_ln49_15'
ST_24 : Operation 172 [1/1] (2.46ns)   --->   "%mul_ln49_30 = mul i64 %zext_ln49_1, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 172 'mul' 'mul_ln49_30' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_1 = add i64 %mul_ln49_5, i64 %mul_ln49_30" [d3.cpp:49]   --->   Operation 173 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 174 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln49_1, i64 %mul_ln49_20" [d3.cpp:49]   --->   Operation 174 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 175 '%mul_ln49_31 = mul i64 %zext_ln49_2, i64 %zext_ln49_15'
ST_24 : Operation 175 [1/1] (2.46ns)   --->   "%mul_ln49_31 = mul i64 %zext_ln49_2, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 175 'mul' 'mul_ln49_31' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 176 '%mul_ln49_32 = mul i64 %zext_ln49_3, i64 %zext_ln49_15'
ST_24 : Operation 176 [1/1] (2.46ns)   --->   "%mul_ln49_32 = mul i64 %zext_ln49_3, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 176 'mul' 'mul_ln49_32' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 177 '%mul_ln49_33 = mul i64 %zext_ln49_4, i64 %zext_ln49_15'
ST_24 : Operation 177 [1/1] (2.46ns)   --->   "%mul_ln49_33 = mul i64 %zext_ln49_4, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 177 'mul' 'mul_ln49_33' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 178 '%mul_ln49_34 = mul i64 %zext_ln49_5, i64 %zext_ln49_15'
ST_24 : Operation 178 [1/1] (2.46ns)   --->   "%mul_ln49_34 = mul i64 %zext_ln49_5, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 178 'mul' 'mul_ln49_34' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 179 '%mul_ln49_35 = mul i64 %zext_ln49_6, i64 %zext_ln49_15'
ST_24 : Operation 179 [1/1] (2.46ns)   --->   "%mul_ln49_35 = mul i64 %zext_ln49_6, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 179 'mul' 'mul_ln49_35' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 180 '%mul_ln49_36 = mul i64 %zext_ln49_7, i64 %zext_ln49_15'
ST_24 : Operation 180 [1/1] (2.46ns)   --->   "%mul_ln49_36 = mul i64 %zext_ln49_7, i64 %zext_ln49_15" [d3.cpp:49]   --->   Operation 180 'mul' 'mul_ln49_36' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln49_16 = zext i32 %arg1_r_6_loc_load" [d3.cpp:49]   --->   Operation 181 'zext' 'zext_ln49_16' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 182 '%mul_ln49_37 = mul i64 %zext_ln49_11, i64 %zext_ln49_16'
ST_24 : Operation 182 [1/1] (2.46ns)   --->   "%mul_ln49_37 = mul i64 %zext_ln49_11, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 182 'mul' 'mul_ln49_37' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_3 = add i64 %mul_ln49_22, i64 %mul_ln49_7" [d3.cpp:49]   --->   Operation 183 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 184 [1/1] (1.08ns)   --->   "%add_ln49_4 = add i64 %mul_ln49_31, i64 %mul_ln49_37" [d3.cpp:49]   --->   Operation 184 'add' 'add_ln49_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln49_4, i64 %add_ln49_3" [d3.cpp:49]   --->   Operation 185 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 186 '%mul_ln49_38 = mul i64 %zext_ln49_2, i64 %zext_ln49_16'
ST_24 : Operation 186 [1/1] (2.46ns)   --->   "%mul_ln49_38 = mul i64 %zext_ln49_2, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 186 'mul' 'mul_ln49_38' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 187 '%mul_ln49_39 = mul i64 %zext_ln49_12, i64 %zext_ln49_16'
ST_24 : Operation 187 [1/1] (2.46ns)   --->   "%mul_ln49_39 = mul i64 %zext_ln49_12, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 187 'mul' 'mul_ln49_39' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 188 '%mul_ln49_40 = mul i64 %zext_ln49_4, i64 %zext_ln49_16'
ST_24 : Operation 188 [1/1] (2.46ns)   --->   "%mul_ln49_40 = mul i64 %zext_ln49_4, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 188 'mul' 'mul_ln49_40' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 189 '%mul_ln49_41 = mul i64 %zext_ln49_13, i64 %zext_ln49_16'
ST_24 : Operation 189 [1/1] (2.46ns)   --->   "%mul_ln49_41 = mul i64 %zext_ln49_13, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 189 'mul' 'mul_ln49_41' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 190 '%mul_ln49_42 = mul i64 %zext_ln49_6, i64 %zext_ln49_16'
ST_24 : Operation 190 [1/1] (2.46ns)   --->   "%mul_ln49_42 = mul i64 %zext_ln49_6, i64 %zext_ln49_16" [d3.cpp:49]   --->   Operation 190 'mul' 'mul_ln49_42' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln49_17 = zext i32 %arg1_r_5_loc_load" [d3.cpp:49]   --->   Operation 191 'zext' 'zext_ln49_17' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 192 '%mul_ln49_43 = mul i64 %zext_ln49_1, i64 %zext_ln49_17'
ST_24 : Operation 192 [1/1] (2.46ns)   --->   "%mul_ln49_43 = mul i64 %zext_ln49_1, i64 %zext_ln49_17" [d3.cpp:49]   --->   Operation 192 'mul' 'mul_ln49_43' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_6 = add i64 %mul_ln49_23, i64 %mul_ln49_9" [d3.cpp:49]   --->   Operation 193 'add' 'add_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_7 = add i64 %mul_ln49_38, i64 %mul_ln49_43" [d3.cpp:49]   --->   Operation 194 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 195 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_8 = add i64 %add_ln49_7, i64 %mul_ln49_32" [d3.cpp:49]   --->   Operation 195 'add' 'add_ln49_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 196 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln49_8, i64 %add_ln49_6" [d3.cpp:49]   --->   Operation 196 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 197 '%mul_ln49_44 = mul i64 %zext_ln49_2, i64 %zext_ln49_17'
ST_24 : Operation 197 [1/1] (2.46ns)   --->   "%mul_ln49_44 = mul i64 %zext_ln49_2, i64 %zext_ln49_17" [d3.cpp:49]   --->   Operation 197 'mul' 'mul_ln49_44' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 198 '%mul_ln49_45 = mul i64 %zext_ln49_3, i64 %zext_ln49_17'
ST_24 : Operation 198 [1/1] (2.46ns)   --->   "%mul_ln49_45 = mul i64 %zext_ln49_3, i64 %zext_ln49_17" [d3.cpp:49]   --->   Operation 198 'mul' 'mul_ln49_45' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 199 '%mul_ln49_46 = mul i64 %zext_ln49_4, i64 %zext_ln49_17'
ST_24 : Operation 199 [1/1] (2.46ns)   --->   "%mul_ln49_46 = mul i64 %zext_ln49_4, i64 %zext_ln49_17" [d3.cpp:49]   --->   Operation 199 'mul' 'mul_ln49_46' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 200 '%mul_ln49_47 = mul i64 %zext_ln49_5, i64 %zext_ln49_17'
ST_24 : Operation 200 [1/1] (2.46ns)   --->   "%mul_ln49_47 = mul i64 %zext_ln49_5, i64 %zext_ln49_17" [d3.cpp:49]   --->   Operation 200 'mul' 'mul_ln49_47' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 201 '%mul_ln49_48 = mul i64 %zext_ln49_11, i64 %zext_ln49_18'
ST_24 : Operation 201 [1/1] (2.46ns)   --->   "%mul_ln49_48 = mul i64 %zext_ln49_11, i64 %zext_ln49_18" [d3.cpp:49]   --->   Operation 201 'mul' 'mul_ln49_48' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (1.08ns)   --->   "%add_ln49_10 = add i64 %mul_ln49_11, i64 %mul_ln49_33" [d3.cpp:49]   --->   Operation 202 'add' 'add_ln49_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_11 = add i64 %add_ln49_10, i64 %mul_ln49_25" [d3.cpp:49]   --->   Operation 203 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_12 = add i64 %mul_ln49_44, i64 %mul_ln49_48" [d3.cpp:49]   --->   Operation 204 'add' 'add_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 205 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_13 = add i64 %add_ln49_12, i64 %mul_ln49_39" [d3.cpp:49]   --->   Operation 205 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 206 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln49_13, i64 %add_ln49_11" [d3.cpp:49]   --->   Operation 206 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 207 '%mul_ln49_50 = mul i64 %zext_ln49_12, i64 %zext_ln49_18'
ST_24 : Operation 207 [1/1] (2.46ns)   --->   "%mul_ln49_50 = mul i64 %zext_ln49_12, i64 %zext_ln49_18" [d3.cpp:49]   --->   Operation 207 'mul' 'mul_ln49_50' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 208 '%mul_ln49_51 = mul i64 %zext_ln49_4, i64 %zext_ln49_18'
ST_24 : Operation 208 [1/1] (2.46ns)   --->   "%mul_ln49_51 = mul i64 %zext_ln49_4, i64 %zext_ln49_18" [d3.cpp:49]   --->   Operation 208 'mul' 'mul_ln49_51' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln49_15 = add i64 %mul_ln49_13, i64 %mul_ln49_34" [d3.cpp:49]   --->   Operation 209 'add' 'add_ln49_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_16 = add i64 %add_ln49_15, i64 %mul_ln49_26" [d3.cpp:49]   --->   Operation 210 'add' 'add_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_17 = add i64 %mul_ln49_40, i64 %mul_ln49_45" [d3.cpp:49]   --->   Operation 211 'add' 'add_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_19 = add i64 %add_ln49_18, i64 %add_ln49_17" [d3.cpp:49]   --->   Operation 212 'add' 'add_ln49_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 213 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln49_19, i64 %add_ln49_16" [d3.cpp:49]   --->   Operation 213 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 214 '%mul_ln49_54 = mul i64 %zext_ln49_3, i64 %zext_ln49_19'
ST_24 : Operation 214 [1/1] (2.46ns)   --->   "%mul_ln49_54 = mul i64 %zext_ln49_3, i64 %zext_ln49_19" [d3.cpp:49]   --->   Operation 214 'mul' 'mul_ln49_54' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln49_21 = add i64 %mul_ln49_28, i64 %mul_ln49_15" [d3.cpp:49]   --->   Operation 215 'add' 'add_ln49_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln49_22 = add i64 %mul_ln49_35, i64 %mul_ln49_41" [d3.cpp:49]   --->   Operation 216 'add' 'add_ln49_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_23 = add i64 %add_ln49_22, i64 %add_ln49_21" [d3.cpp:49]   --->   Operation 217 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_24 = add i64 %mul_ln49_46, i64 %mul_ln49_50" [d3.cpp:49]   --->   Operation 218 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 219 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_26 = add i64 %add_ln49_25, i64 %add_ln49_24" [d3.cpp:49]   --->   Operation 219 'add' 'add_ln49_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_7 = add i64 %add_ln49_26, i64 %add_ln49_23" [d3.cpp:49]   --->   Operation 220 'add' 'arr_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln49_21 = zext i32 %arg1_r_1_loc_load" [d3.cpp:49]   --->   Operation 221 'zext' 'zext_ln49_21' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.95ns)   --->   Input mux for Operation 222 '%mul_ln49_57 = mul i64 %zext_ln49_1, i64 %zext_ln49_21'
ST_24 : Operation 222 [1/1] (2.46ns)   --->   "%mul_ln49_57 = mul i64 %zext_ln49_1, i64 %zext_ln49_21" [d3.cpp:49]   --->   Operation 222 'mul' 'mul_ln49_57' <Predicate = true> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (1.08ns)   --->   "%add_ln49_28 = add i64 %mul_ln49_29, i64 %mul_ln49_17" [d3.cpp:49]   --->   Operation 223 'add' 'add_ln49_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (1.08ns)   --->   "%add_ln49_29 = add i64 %mul_ln49_36, i64 %mul_ln49_42" [d3.cpp:49]   --->   Operation 224 'add' 'add_ln49_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_30 = add i64 %add_ln49_29, i64 %add_ln49_28" [d3.cpp:49]   --->   Operation 225 'add' 'add_ln49_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_31 = add i64 %mul_ln49_47, i64 %mul_ln49_51" [d3.cpp:49]   --->   Operation 226 'add' 'add_ln49_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_32 = add i64 %mul_ln49_56, i64 %mul_ln49_57" [d3.cpp:49]   --->   Operation 227 'add' 'add_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_33 = add i64 %add_ln49_32, i64 %mul_ln49_54" [d3.cpp:49]   --->   Operation 228 'add' 'add_ln49_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln49_34 = add i64 %add_ln49_33, i64 %add_ln49_31" [d3.cpp:49]   --->   Operation 229 'add' 'add_ln49_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln49_34, i64 %add_ln49_30" [d3.cpp:49]   --->   Operation 230 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 231 [2/2] (0.42ns)   --->   "%call_ln49 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3, i64 %arr_4, i64 %arr_5, i64 %arr_6, i64 %arr_7, i64 %arr_8, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i64 %add120_9143_loc, i64 %add120_8142_loc, i64 %add120_7141_loc, i64 %add120_6140_loc, i64 %add120_5139_loc, i64 %add120_4138_loc, i64 %add120_3137_loc, i64 %add120_2136_loc, i64 %add120_1135_loc, i64 %add120134_loc" [d3.cpp:49]   --->   Operation 231 'call' 'call_ln49' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln49 = call void @fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3, i64 %arr_4, i64 %arr_5, i64 %arr_6, i64 %arr_7, i64 %arr_8, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i64 %add120_9143_loc, i64 %add120_8142_loc, i64 %add120_7141_loc, i64 %add120_6140_loc, i64 %add120_5139_loc, i64 %add120_4138_loc, i64 %add120_3137_loc, i64 %add120_2136_loc, i64 %add120_1135_loc, i64 %add120134_loc" [d3.cpp:49]   --->   Operation 232 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%add120_3137_loc_load = load i64 %add120_3137_loc"   --->   Operation 233 'load' 'add120_3137_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%add120_2136_loc_load = load i64 %add120_2136_loc"   --->   Operation 234 'load' 'add120_2136_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%add120_1135_loc_load = load i64 %add120_1135_loc"   --->   Operation 235 'load' 'add120_1135_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%add120134_loc_load = load i64 %add120134_loc"   --->   Operation 236 'load' 'add120134_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i64 %add120134_loc_load" [d3.cpp:74]   --->   Operation 237 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add120134_loc_load, i32 26, i32 63" [d3.cpp:74]   --->   Operation 238 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i38 %lshr_ln" [d3.cpp:74]   --->   Operation 239 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i64 %add120_1135_loc_load" [d3.cpp:74]   --->   Operation 240 'trunc' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add120134_loc_load, i32 26, i32 50" [d3.cpp:74]   --->   Operation 241 'partselect' 'trunc_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln74 = add i64 %zext_ln74_1, i64 %add120_1135_loc_load" [d3.cpp:74]   --->   Operation 242 'add' 'add_ln74' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln74_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74, i32 25, i32 63" [d3.cpp:74]   --->   Operation 243 'partselect' 'lshr_ln74_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i39 %lshr_ln74_1" [d3.cpp:74]   --->   Operation 244 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i64 %add120_2136_loc_load" [d3.cpp:74]   --->   Operation 245 'trunc' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74, i32 25, i32 50" [d3.cpp:74]   --->   Operation 246 'partselect' 'trunc_ln74_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln74_1 = add i64 %zext_ln74_2, i64 %add120_2136_loc_load" [d3.cpp:74]   --->   Operation 247 'add' 'add_ln74_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%lshr_ln74_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_1, i32 26, i32 63" [d3.cpp:74]   --->   Operation 248 'partselect' 'lshr_ln74_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i38 %lshr_ln74_2" [d3.cpp:74]   --->   Operation 249 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = trunc i64 %add120_3137_loc_load" [d3.cpp:74]   --->   Operation 250 'trunc' 'trunc_ln74_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln74_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_1, i32 26, i32 50" [d3.cpp:74]   --->   Operation 251 'partselect' 'trunc_ln74_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln74_2 = add i64 %zext_ln74_3, i64 %add120_3137_loc_load" [d3.cpp:74]   --->   Operation 252 'add' 'add_ln74_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln74_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_2, i32 25, i32 63" [d3.cpp:74]   --->   Operation 253 'partselect' 'lshr_ln74_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln74_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_2, i32 25, i32 50" [d3.cpp:74]   --->   Operation 254 'partselect' 'trunc_ln74_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.94ns)   --->   "%add_ln75_1 = add i25 %trunc_ln74_3, i25 %trunc_ln74_1" [d3.cpp:75]   --->   Operation 255 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.95ns)   --->   "%add_ln76_1 = add i26 %trunc_ln74_5, i26 %trunc_ln74_2" [d3.cpp:76]   --->   Operation 256 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.94ns)   --->   "%out1_w_3 = add i25 %trunc_ln74_7, i25 %trunc_ln74_4" [d3.cpp:77]   --->   Operation 257 'add' 'out1_w_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%add120_9143_loc_load = load i64 %add120_9143_loc"   --->   Operation 258 'load' 'add120_9143_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%add120_8142_loc_load = load i64 %add120_8142_loc"   --->   Operation 259 'load' 'add120_8142_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%add120_7141_loc_load = load i64 %add120_7141_loc"   --->   Operation 260 'load' 'add120_7141_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%add120_6140_loc_load = load i64 %add120_6140_loc"   --->   Operation 261 'load' 'add120_6140_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "%add120_5139_loc_load = load i64 %add120_5139_loc"   --->   Operation 262 'load' 'add120_5139_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "%add120_4138_loc_load = load i64 %add120_4138_loc"   --->   Operation 263 'load' 'add120_4138_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i39 %lshr_ln74_3" [d3.cpp:74]   --->   Operation 264 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln74_6 = trunc i64 %add120_4138_loc_load" [d3.cpp:74]   --->   Operation 265 'trunc' 'trunc_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln74_3 = add i64 %zext_ln74_4, i64 %add120_4138_loc_load" [d3.cpp:74]   --->   Operation 266 'add' 'add_ln74_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln74_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_3, i32 26, i32 63" [d3.cpp:74]   --->   Operation 267 'partselect' 'lshr_ln74_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i38 %lshr_ln74_4" [d3.cpp:74]   --->   Operation 268 'zext' 'zext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln74_8 = trunc i64 %add120_5139_loc_load" [d3.cpp:74]   --->   Operation 269 'trunc' 'trunc_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln74_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_3, i32 26, i32 50" [d3.cpp:74]   --->   Operation 270 'partselect' 'trunc_ln74_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (1.08ns)   --->   "%add_ln74_4 = add i64 %zext_ln74_5, i64 %add120_5139_loc_load" [d3.cpp:74]   --->   Operation 271 'add' 'add_ln74_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln74_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_4, i32 25, i32 63" [d3.cpp:74]   --->   Operation 272 'partselect' 'lshr_ln74_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i39 %lshr_ln74_5" [d3.cpp:74]   --->   Operation 273 'zext' 'zext_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln74_10 = trunc i64 %add120_6140_loc_load" [d3.cpp:74]   --->   Operation 274 'trunc' 'trunc_ln74_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln74_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_4, i32 25, i32 50" [d3.cpp:74]   --->   Operation 275 'partselect' 'trunc_ln74_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (1.08ns)   --->   "%add_ln74_5 = add i64 %zext_ln74_6, i64 %add120_6140_loc_load" [d3.cpp:74]   --->   Operation 276 'add' 'add_ln74_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%lshr_ln74_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_5, i32 26, i32 63" [d3.cpp:74]   --->   Operation 277 'partselect' 'lshr_ln74_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i38 %lshr_ln74_6" [d3.cpp:74]   --->   Operation 278 'zext' 'zext_ln74_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln74_12 = trunc i64 %add120_7141_loc_load" [d3.cpp:74]   --->   Operation 279 'trunc' 'trunc_ln74_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln74_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_5, i32 26, i32 50" [d3.cpp:74]   --->   Operation 280 'partselect' 'trunc_ln74_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (1.08ns)   --->   "%add_ln74_6 = add i64 %zext_ln74_7, i64 %add120_7141_loc_load" [d3.cpp:74]   --->   Operation 281 'add' 'add_ln74_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln74_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_6, i32 25, i32 63" [d3.cpp:74]   --->   Operation 282 'partselect' 'lshr_ln74_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i39 %lshr_ln74_7" [d3.cpp:74]   --->   Operation 283 'zext' 'zext_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln74_14 = trunc i64 %add120_8142_loc_load" [d3.cpp:74]   --->   Operation 284 'trunc' 'trunc_ln74_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln74_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln74_6, i32 25, i32 50" [d3.cpp:74]   --->   Operation 285 'partselect' 'trunc_ln74_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln74_7 = add i64 %zext_ln74_8, i64 %add120_8142_loc_load" [d3.cpp:74]   --->   Operation 286 'add' 'add_ln74_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%lshr_ln74_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln74_7, i32 26, i32 63" [d3.cpp:74]   --->   Operation 287 'partselect' 'lshr_ln74_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i38 %lshr_ln74_8" [d3.cpp:74]   --->   Operation 288 'zext' 'zext_ln74_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln74_16 = trunc i64 %add120_9143_loc_load" [d3.cpp:74]   --->   Operation 289 'trunc' 'trunc_ln74_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln74_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln74_7, i32 26, i32 50" [d3.cpp:74]   --->   Operation 290 'partselect' 'trunc_ln74_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln74_8 = add i64 %zext_ln74_9, i64 %add120_9143_loc_load" [d3.cpp:74]   --->   Operation 291 'add' 'add_ln74_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln74_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln74_8, i32 25, i32 63" [d3.cpp:74]   --->   Operation 292 'partselect' 'trunc_ln74_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.95ns)   --->   "%out1_w_4 = add i26 %trunc_ln74_9, i26 %trunc_ln74_6" [d3.cpp:78]   --->   Operation 293 'add' 'out1_w_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [1/1] (0.94ns)   --->   "%out1_w_5 = add i25 %trunc_ln74_s, i25 %trunc_ln74_8" [d3.cpp:79]   --->   Operation 294 'add' 'out1_w_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.95ns)   --->   "%out1_w_6 = add i26 %trunc_ln74_11, i26 %trunc_ln74_10" [d3.cpp:80]   --->   Operation 295 'add' 'out1_w_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.94ns)   --->   "%out1_w_7 = add i25 %trunc_ln74_13, i25 %trunc_ln74_12" [d3.cpp:81]   --->   Operation 296 'add' 'out1_w_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.95ns)   --->   "%out1_w_8 = add i26 %trunc_ln74_15, i26 %trunc_ln74_14" [d3.cpp:82]   --->   Operation 297 'add' 'out1_w_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (0.94ns)   --->   "%out1_w_9 = add i25 %trunc_ln74_17, i25 %trunc_ln74_16" [d3.cpp:83]   --->   Operation 298 'add' 'out1_w_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln87_1" [d3.cpp:87]   --->   Operation 299 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln87" [d3.cpp:87]   --->   Operation 300 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (7.30ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %mem_addr_2, i32 10" [d3.cpp:87]   --->   Operation 301 'writereq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.17>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i39 %trunc_ln74_18" [d3.cpp:74]   --->   Operation 302 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (3.45ns)   --->   "%mul_ln74 = mul i44 %zext_ln74, i44 19" [d3.cpp:74]   --->   Operation 303 'mul' 'mul_ln74' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln74_19 = trunc i44 %mul_ln74" [d3.cpp:74]   --->   Operation 304 'trunc' 'trunc_ln74_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln74_19, i26 %trunc_ln74" [d3.cpp:74]   --->   Operation 305 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i26 %trunc_ln74" [d3.cpp:75]   --->   Operation 306 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (1.06ns)   --->   "%add_ln75 = add i44 %mul_ln74, i44 %zext_ln75" [d3.cpp:75]   --->   Operation 307 'add' 'add_ln75' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln75, i32 26, i32 43" [d3.cpp:75]   --->   Operation 308 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i18 %tmp_s" [d3.cpp:75]   --->   Operation 309 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i18 %tmp_s" [d3.cpp:75]   --->   Operation 310 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln75_2, i25 %add_ln75_1" [d3.cpp:75]   --->   Operation 311 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i25 %add_ln75_1" [d3.cpp:76]   --->   Operation 312 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.94ns)   --->   "%add_ln76 = add i26 %zext_ln75_1, i26 %zext_ln76" [d3.cpp:76]   --->   Operation 313 'add' 'add_ln76' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln76, i32 25" [d3.cpp:76]   --->   Operation 314 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i1 %tmp" [d3.cpp:76]   --->   Operation 315 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i26 %add_ln76_1" [d3.cpp:76]   --->   Operation 316 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln76_2, i27 %zext_ln76_1" [d3.cpp:76]   --->   Operation 317 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [2/2] (0.75ns)   --->   "%call_ln87 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln87_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d3.cpp:87]   --->   Operation 318 'call' 'call_ln87' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 319 [1/2] (0.00ns)   --->   "%call_ln87 = call void @fiat_25519_carry_mul_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln87_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d3.cpp:87]   --->   Operation 319 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 320 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d3.cpp:92]   --->   Operation 320 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 321 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d3.cpp:92]   --->   Operation 321 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 322 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d3.cpp:92]   --->   Operation 322 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 323 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d3.cpp:92]   --->   Operation 323 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 324 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d3.cpp:3]   --->   Operation 324 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 10, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 334 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_2" [d3.cpp:92]   --->   Operation 334 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [d3.cpp:92]   --->   Operation 335 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arg2_read            (read         ) [ 00000000000000000000000000000000000]
arg1_read            (read         ) [ 00000000000000000000000000000000000]
out1_read            (read         ) [ 00000000000000000000000000000000000]
add120134_loc        (alloca       ) [ 00111111111111111111111111100000000]
add120_1135_loc      (alloca       ) [ 00111111111111111111111111100000000]
add120_2136_loc      (alloca       ) [ 00111111111111111111111111100000000]
add120_3137_loc      (alloca       ) [ 00111111111111111111111111100000000]
add120_4138_loc      (alloca       ) [ 00111111111111111111111111110000000]
add120_5139_loc      (alloca       ) [ 00111111111111111111111111110000000]
add120_6140_loc      (alloca       ) [ 00111111111111111111111111110000000]
add120_7141_loc      (alloca       ) [ 00111111111111111111111111110000000]
add120_8142_loc      (alloca       ) [ 00111111111111111111111111110000000]
add120_9143_loc      (alloca       ) [ 00111111111111111111111111110000000]
arg2_r_loc           (alloca       ) [ 00111111111111111111111110000000000]
arg2_r_1_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_2_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_3_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_4_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_5_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_6_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_7_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg2_r_8_loc         (alloca       ) [ 00111111111111111111111000000000000]
arg2_r_9_loc         (alloca       ) [ 00111111111111111111111000000000000]
arg1_r_loc           (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_1_loc         (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_2_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg1_r_3_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg1_r_4_loc         (alloca       ) [ 00111111111111111111111100000000000]
arg1_r_5_loc         (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_6_loc         (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_7_loc         (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_8_loc         (alloca       ) [ 00111111111111111111111110000000000]
arg1_r_9_loc         (alloca       ) [ 00111111111111111111111100000000000]
trunc_ln24_1         (partselect   ) [ 00111111111100000000000000000000000]
trunc_ln31_1         (partselect   ) [ 00111111111111111111110000000000000]
trunc_ln87_1         (partselect   ) [ 00111111111111111111111111111100000]
sext_ln24            (sext         ) [ 00000000000000000000000000000000000]
mem_addr             (getelementptr) [ 00011111110000000000000000000000000]
empty                (readreq      ) [ 00000000000000000000000000000000000]
call_ln24            (call         ) [ 00000000000000000000000000000000000]
sext_ln31            (sext         ) [ 00000000000000000000000000000000000]
mem_addr_1           (getelementptr) [ 00000000000001111111000000000000000]
empty_23             (readreq      ) [ 00000000000000000000000000000000000]
call_ln31            (call         ) [ 00000000000000000000000000000000000]
arg2_r_9_loc_load    (load         ) [ 00000000000000000000000111000000000]
arg2_r_8_loc_load    (load         ) [ 00000000000000000000000111000000000]
mul_ln49             (mul          ) [ 00000000000000000000000100000000000]
mul_ln49_2           (mul          ) [ 00000000000000000000000100000000000]
mul_ln49_18          (mul          ) [ 00000000000000000000000100000000000]
arg1_r_9_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg1_r_4_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg1_r_3_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg1_r_2_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_7_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_6_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_5_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_4_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_3_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_2_loc_load    (load         ) [ 00000000000000000000000011000000000]
arg2_r_1_loc_load    (load         ) [ 00000000000000000000000011000000000]
zext_ln49            (zext         ) [ 00000000000000000000000010000000000]
zext_ln49_1          (zext         ) [ 00000000000000000000000010000000000]
arr                  (mul          ) [ 00000000000000000000000011000000000]
zext_ln49_2          (zext         ) [ 00000000000000000000000010000000000]
mul_ln49_4           (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_6           (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_8           (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_10          (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_12          (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_14          (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_16          (mul          ) [ 00000000000000000000000010000000000]
zext_ln49_11         (zext         ) [ 00000000000000000000000010000000000]
mul_ln49_21          (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_24          (mul          ) [ 00000000000000000000000010000000000]
mul_ln49_27          (mul          ) [ 00000000000000000000000010000000000]
zext_ln49_18         (zext         ) [ 00000000000000000000000010000000000]
mul_ln49_49          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_19         (zext         ) [ 00000000000000000000000010000000000]
mul_ln49_52          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_18          (add          ) [ 00000000000000000000000010000000000]
mul_ln49_53          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_20         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_55          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_25          (add          ) [ 00000000000000000000000010000000000]
mul_ln49_56          (mul          ) [ 00000000000000000000000010000000000]
arg1_r_8_loc_load    (load         ) [ 00000000000000000000000001000000000]
arg1_r_7_loc_load    (load         ) [ 00000000000000000000000001000000000]
arg1_r_6_loc_load    (load         ) [ 00000000000000000000000001000000000]
arg1_r_5_loc_load    (load         ) [ 00000000000000000000000001000000000]
arg1_r_1_loc_load    (load         ) [ 00000000000000000000000001000000000]
arg1_r_loc_load      (load         ) [ 00000000000000000000000001000000000]
arg2_r_loc_load      (load         ) [ 00000000000000000000000001000000000]
mul_ln49_3           (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_3          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_5           (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_4          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_7           (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_5          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_9           (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_6          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_11          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_7          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_13          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_8          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_15          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_9          (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_17          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_10         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_19          (mul          ) [ 00000000000000000000000000000000000]
arr_1                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_20          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_12         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_22          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_23          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_13         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_25          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_26          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_14         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_28          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_29          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_15         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_30          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_1           (add          ) [ 00000000000000000000000000000000000]
arr_2                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_31          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_32          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_33          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_34          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_35          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_36          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_16         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_37          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_3           (add          ) [ 00000000000000000000000000000000000]
add_ln49_4           (add          ) [ 00000000000000000000000000000000000]
arr_3                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_38          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_39          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_40          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_41          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_42          (mul          ) [ 00000000000000000000000000000000000]
zext_ln49_17         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_43          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_6           (add          ) [ 00000000000000000000000000000000000]
add_ln49_7           (add          ) [ 00000000000000000000000000000000000]
add_ln49_8           (add          ) [ 00000000000000000000000000000000000]
arr_4                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_44          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_45          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_46          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_47          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_48          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_10          (add          ) [ 00000000000000000000000000000000000]
add_ln49_11          (add          ) [ 00000000000000000000000000000000000]
add_ln49_12          (add          ) [ 00000000000000000000000000000000000]
add_ln49_13          (add          ) [ 00000000000000000000000000000000000]
arr_5                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_50          (mul          ) [ 00000000000000000000000000000000000]
mul_ln49_51          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_15          (add          ) [ 00000000000000000000000000000000000]
add_ln49_16          (add          ) [ 00000000000000000000000000000000000]
add_ln49_17          (add          ) [ 00000000000000000000000000000000000]
add_ln49_19          (add          ) [ 00000000000000000000000000000000000]
arr_6                (add          ) [ 00000000000000000000000001000000000]
mul_ln49_54          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_21          (add          ) [ 00000000000000000000000000000000000]
add_ln49_22          (add          ) [ 00000000000000000000000000000000000]
add_ln49_23          (add          ) [ 00000000000000000000000000000000000]
add_ln49_24          (add          ) [ 00000000000000000000000000000000000]
add_ln49_26          (add          ) [ 00000000000000000000000000000000000]
arr_7                (add          ) [ 00000000000000000000000001000000000]
zext_ln49_21         (zext         ) [ 00000000000000000000000000000000000]
mul_ln49_57          (mul          ) [ 00000000000000000000000000000000000]
add_ln49_28          (add          ) [ 00000000000000000000000000000000000]
add_ln49_29          (add          ) [ 00000000000000000000000000000000000]
add_ln49_30          (add          ) [ 00000000000000000000000000000000000]
add_ln49_31          (add          ) [ 00000000000000000000000000000000000]
add_ln49_32          (add          ) [ 00000000000000000000000000000000000]
add_ln49_33          (add          ) [ 00000000000000000000000000000000000]
add_ln49_34          (add          ) [ 00000000000000000000000000000000000]
arr_8                (add          ) [ 00000000000000000000000001000000000]
call_ln49            (call         ) [ 00000000000000000000000000000000000]
add120_3137_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_2136_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_1135_loc_load (load         ) [ 00000000000000000000000000000000000]
add120134_loc_load   (load         ) [ 00000000000000000000000000000000000]
trunc_ln74           (trunc        ) [ 00000000000000000000000000011000000]
lshr_ln              (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_1          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_1         (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_3         (partselect   ) [ 00000000000000000000000000000000000]
add_ln74             (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_1          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_2          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_2         (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_5         (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_1           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_2          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_3          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_4         (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_7         (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_2           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_3          (partselect   ) [ 00000000000000000000000000010000000]
trunc_ln74_9         (partselect   ) [ 00000000000000000000000000010000000]
add_ln75_1           (add          ) [ 00000000000000000000000000011000000]
add_ln76_1           (add          ) [ 00000000000000000000000000011000000]
out1_w_3             (add          ) [ 00000000000000000000000000011100000]
add120_9143_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_8142_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_7141_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_6140_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_5139_loc_load (load         ) [ 00000000000000000000000000000000000]
add120_4138_loc_load (load         ) [ 00000000000000000000000000000000000]
zext_ln74_4          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_6         (trunc        ) [ 00000000000000000000000000000000000]
add_ln74_3           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_4          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_5          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_8         (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_s         (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_4           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_5          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_6          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_10        (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_11        (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_5           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_6          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_7          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_12        (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_13        (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_6           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_7          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_8          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_14        (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_15        (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_7           (add          ) [ 00000000000000000000000000000000000]
lshr_ln74_8          (partselect   ) [ 00000000000000000000000000000000000]
zext_ln74_9          (zext         ) [ 00000000000000000000000000000000000]
trunc_ln74_16        (trunc        ) [ 00000000000000000000000000000000000]
trunc_ln74_17        (partselect   ) [ 00000000000000000000000000000000000]
add_ln74_8           (add          ) [ 00000000000000000000000000000000000]
trunc_ln74_18        (partselect   ) [ 00000000000000000000000000001000000]
out1_w_4             (add          ) [ 00000000000000000000000000001100000]
out1_w_5             (add          ) [ 00000000000000000000000000001100000]
out1_w_6             (add          ) [ 00000000000000000000000000001100000]
out1_w_7             (add          ) [ 00000000000000000000000000001100000]
out1_w_8             (add          ) [ 00000000000000000000000000001100000]
out1_w_9             (add          ) [ 00000000000000000000000000001100000]
sext_ln87            (sext         ) [ 00000000000000000000000000000000000]
mem_addr_2           (getelementptr) [ 00000000000000000000000000001111111]
empty_24             (writereq     ) [ 00000000000000000000000000000000000]
zext_ln74            (zext         ) [ 00000000000000000000000000000000000]
mul_ln74             (mul          ) [ 00000000000000000000000000000000000]
trunc_ln74_19        (trunc        ) [ 00000000000000000000000000000000000]
out1_w               (add          ) [ 00000000000000000000000000000100000]
zext_ln75            (zext         ) [ 00000000000000000000000000000000000]
add_ln75             (add          ) [ 00000000000000000000000000000000000]
tmp_s                (partselect   ) [ 00000000000000000000000000000000000]
zext_ln75_1          (zext         ) [ 00000000000000000000000000000000000]
zext_ln75_2          (zext         ) [ 00000000000000000000000000000000000]
out1_w_1             (add          ) [ 00000000000000000000000000000100000]
zext_ln76            (zext         ) [ 00000000000000000000000000000000000]
add_ln76             (add          ) [ 00000000000000000000000000000000000]
tmp                  (bitselect    ) [ 00000000000000000000000000000000000]
zext_ln76_1          (zext         ) [ 00000000000000000000000000000000000]
zext_ln76_2          (zext         ) [ 00000000000000000000000000000000000]
out1_w_2             (add          ) [ 00000000000000000000000000000100000]
call_ln87            (call         ) [ 00000000000000000000000000000000000]
spectopmodule_ln3    (spectopmodule) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface) [ 00000000000000000000000000000000000]
empty_25             (writeresp    ) [ 00000000000000000000000000000000000]
ret_ln92             (ret          ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="add120134_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120134_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add120_1135_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_1135_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add120_2136_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_2136_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add120_3137_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_3137_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add120_4138_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_4138_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add120_5139_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_5139_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add120_6140_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_6140_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add120_7141_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_7141_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add120_8142_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_8142_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add120_9143_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add120_9143_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg2_r_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg2_r_1_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg2_r_2_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg2_r_3_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg2_r_4_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg2_r_5_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg2_r_6_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg2_r_7_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg2_r_8_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg2_r_9_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_9_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_1_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_2_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_2_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arg1_r_3_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_3_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arg1_r_4_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_4_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arg1_r_5_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_5_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arg1_r_6_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_6_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arg1_r_7_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_7_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="arg1_r_8_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_8_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="arg1_r_9_loc_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_9_loc/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arg2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="arg1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="out1_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_readreq_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_writeresp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_24/27 empty_25/30 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="62" slack="9"/>
<pin id="260" dir="0" index="3" bw="32" slack="9"/>
<pin id="261" dir="0" index="4" bw="32" slack="9"/>
<pin id="262" dir="0" index="5" bw="32" slack="9"/>
<pin id="263" dir="0" index="6" bw="32" slack="9"/>
<pin id="264" dir="0" index="7" bw="32" slack="9"/>
<pin id="265" dir="0" index="8" bw="32" slack="9"/>
<pin id="266" dir="0" index="9" bw="32" slack="9"/>
<pin id="267" dir="0" index="10" bw="32" slack="9"/>
<pin id="268" dir="0" index="11" bw="32" slack="9"/>
<pin id="269" dir="0" index="12" bw="32" slack="9"/>
<pin id="270" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="62" slack="19"/>
<pin id="277" dir="0" index="3" bw="32" slack="19"/>
<pin id="278" dir="0" index="4" bw="32" slack="19"/>
<pin id="279" dir="0" index="5" bw="32" slack="19"/>
<pin id="280" dir="0" index="6" bw="32" slack="19"/>
<pin id="281" dir="0" index="7" bw="32" slack="19"/>
<pin id="282" dir="0" index="8" bw="32" slack="19"/>
<pin id="283" dir="0" index="9" bw="32" slack="19"/>
<pin id="284" dir="0" index="10" bw="32" slack="19"/>
<pin id="285" dir="0" index="11" bw="32" slack="19"/>
<pin id="286" dir="0" index="12" bw="32" slack="19"/>
<pin id="287" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/20 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="1"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="0" index="3" bw="64" slack="0"/>
<pin id="295" dir="0" index="4" bw="64" slack="0"/>
<pin id="296" dir="0" index="5" bw="64" slack="0"/>
<pin id="297" dir="0" index="6" bw="64" slack="0"/>
<pin id="298" dir="0" index="7" bw="64" slack="0"/>
<pin id="299" dir="0" index="8" bw="64" slack="0"/>
<pin id="300" dir="0" index="9" bw="64" slack="0"/>
<pin id="301" dir="0" index="10" bw="32" slack="0"/>
<pin id="302" dir="0" index="11" bw="32" slack="0"/>
<pin id="303" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="15" bw="32" slack="0"/>
<pin id="307" dir="0" index="16" bw="32" slack="0"/>
<pin id="308" dir="0" index="17" bw="32" slack="0"/>
<pin id="309" dir="0" index="18" bw="32" slack="0"/>
<pin id="310" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="20" bw="32" slack="0"/>
<pin id="312" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="30" bw="64" slack="23"/>
<pin id="322" dir="0" index="31" bw="64" slack="23"/>
<pin id="323" dir="0" index="32" bw="64" slack="23"/>
<pin id="324" dir="0" index="33" bw="64" slack="23"/>
<pin id="325" dir="0" index="34" bw="64" slack="23"/>
<pin id="326" dir="0" index="35" bw="64" slack="23"/>
<pin id="327" dir="0" index="36" bw="64" slack="23"/>
<pin id="328" dir="0" index="37" bw="64" slack="23"/>
<pin id="329" dir="0" index="38" bw="64" slack="23"/>
<pin id="330" dir="0" index="39" bw="64" slack="23"/>
<pin id="331" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/24 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="62" slack="27"/>
<pin id="337" dir="0" index="3" bw="26" slack="0"/>
<pin id="338" dir="0" index="4" bw="25" slack="0"/>
<pin id="339" dir="0" index="5" bw="27" slack="0"/>
<pin id="340" dir="0" index="6" bw="25" slack="2"/>
<pin id="341" dir="0" index="7" bw="26" slack="1"/>
<pin id="342" dir="0" index="8" bw="25" slack="1"/>
<pin id="343" dir="0" index="9" bw="26" slack="1"/>
<pin id="344" dir="0" index="10" bw="25" slack="1"/>
<pin id="345" dir="0" index="11" bw="26" slack="1"/>
<pin id="346" dir="0" index="12" bw="25" slack="1"/>
<pin id="347" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/28 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="arr/23 mul_ln49_3/24 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_49/23 mul_ln49_5/24 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_52/23 mul_ln49_7/24 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_53/23 mul_ln49_9/24 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_55/23 mul_ln49_11/24 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_56/23 mul_ln49_13/24 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mul_ln49_15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_15/24 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_ln49_17_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_17/24 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln49_19_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_19/24 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mul_ln49_20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_20/24 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mul_ln49_22_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_22/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln49_23_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_23/24 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mul_ln49_25_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_25/24 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mul_ln49_26_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_26/24 "/>
</bind>
</comp>

<comp id="406" class="1004" name="mul_ln49_28_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_28/24 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln49_29_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_29/24 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln49_30_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_30/24 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln49_31_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_31/24 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln49_32_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_32/24 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mul_ln49_33_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_33/24 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln49_34_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_34/24 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mul_ln49_35_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_35/24 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mul_ln49_36_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_36/24 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln49_37_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_37/24 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mul_ln49_38_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_38/24 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln49_39_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_39/24 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mul_ln49_40_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_40/24 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mul_ln49_41_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_41/24 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mul_ln49_42_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_42/24 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mul_ln49_43_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_43/24 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mul_ln49_44_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_44/24 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mul_ln49_45_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_45/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mul_ln49_46_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_46/24 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mul_ln49_47_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_47/24 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mul_ln49_48_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_48/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mul_ln49_50_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_50/24 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_ln49_51_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_51/24 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mul_ln49_54_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_54/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln49_57_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_57/24 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/22 mul_ln49_4/23 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_2/22 mul_ln49_6/23 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="7" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_18/22 mul_ln49_8/23 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mul_ln49_10_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_10/23 "/>
</bind>
</comp>

<comp id="527" class="1004" name="mul_ln49_12_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_12/23 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mul_ln49_14_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="6" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_14/23 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mul_ln49_16_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_16/23 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mul_ln49_21_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_21/23 "/>
</bind>
</comp>

<comp id="547" class="1004" name="mul_ln49_24_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="6" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_24/23 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mul_ln49_27_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="6" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49_27/23 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mul_ln74_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="39" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/28 "/>
</bind>
</comp>

<comp id="562" class="1005" name="reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49 mul_ln49_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_2 mul_ln49_6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_18 mul_ln49_8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln24_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="62" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="3" slack="0"/>
<pin id="578" dir="0" index="3" bw="7" slack="0"/>
<pin id="579" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln31_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="62" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="0" index="2" bw="3" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31_1/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln87_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="62" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="62" slack="26"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln87_1/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln24_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="62" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="mem_addr_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln31_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="62" slack="11"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="mem_addr_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="arg2_r_9_loc_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="21"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_9_loc_load/22 "/>
</bind>
</comp>

<comp id="629" class="1004" name="arg2_r_8_loc_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="21"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_loc_load/22 "/>
</bind>
</comp>

<comp id="633" class="1004" name="arg1_r_9_loc_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="22"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_9_loc_load/23 "/>
</bind>
</comp>

<comp id="636" class="1004" name="arg1_r_4_loc_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="22"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_4_loc_load/23 "/>
</bind>
</comp>

<comp id="639" class="1004" name="arg1_r_3_loc_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="22"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_3_loc_load/23 "/>
</bind>
</comp>

<comp id="642" class="1004" name="arg1_r_2_loc_load_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="22"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_2_loc_load/23 "/>
</bind>
</comp>

<comp id="645" class="1004" name="arg2_r_7_loc_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="22"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_loc_load/23 "/>
</bind>
</comp>

<comp id="650" class="1004" name="arg2_r_6_loc_load_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="22"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_loc_load/23 "/>
</bind>
</comp>

<comp id="654" class="1004" name="arg2_r_5_loc_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="22"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_loc_load/23 "/>
</bind>
</comp>

<comp id="659" class="1004" name="arg2_r_4_loc_load_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="22"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_loc_load/23 "/>
</bind>
</comp>

<comp id="663" class="1004" name="arg2_r_3_loc_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="22"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_loc_load/23 "/>
</bind>
</comp>

<comp id="668" class="1004" name="arg2_r_2_loc_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="22"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_loc_load/23 "/>
</bind>
</comp>

<comp id="672" class="1004" name="arg2_r_1_loc_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="22"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_loc_load/23 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln49_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/23 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln49_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/23 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln49_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/23 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln49_11_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_11/23 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln49_18_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_18/23 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln49_19_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_19/23 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln49_18_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="0"/>
<pin id="713" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_18/23 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln49_20_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_20/23 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln49_25_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="0" index="1" bw="64" slack="0"/>
<pin id="725" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_25/23 "/>
</bind>
</comp>

<comp id="728" class="1004" name="arg1_r_8_loc_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="23"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_8_loc_load/24 "/>
</bind>
</comp>

<comp id="732" class="1004" name="arg1_r_7_loc_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="23"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_7_loc_load/24 "/>
</bind>
</comp>

<comp id="736" class="1004" name="arg1_r_6_loc_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="23"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_6_loc_load/24 "/>
</bind>
</comp>

<comp id="740" class="1004" name="arg1_r_5_loc_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="23"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_5_loc_load/24 "/>
</bind>
</comp>

<comp id="744" class="1004" name="arg1_r_1_loc_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="23"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_loc_load/24 "/>
</bind>
</comp>

<comp id="748" class="1004" name="arg1_r_loc_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="23"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_loc_load/24 "/>
</bind>
</comp>

<comp id="752" class="1004" name="arg2_r_loc_load_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="23"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_loc_load/24 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln49_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/24 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln49_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_4/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln49_5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_5/24 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln49_6_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_6/24 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln49_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_7/24 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln49_8_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_8/24 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln49_9_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_9/24 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln49_10_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_10/24 "/>
</bind>
</comp>

<comp id="814" class="1004" name="arr_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="0"/>
<pin id="816" dir="0" index="1" bw="64" slack="0"/>
<pin id="817" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_1/24 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln49_12_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_12/24 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln49_13_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_13/24 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln49_14_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_14/24 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln49_15_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_15/24 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln49_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/24 "/>
</bind>
</comp>

<comp id="853" class="1004" name="arr_2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="0"/>
<pin id="855" dir="0" index="1" bw="64" slack="0"/>
<pin id="856" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_2/24 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln49_16_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_16/24 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln49_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="0"/>
<pin id="872" dir="0" index="1" bw="64" slack="0"/>
<pin id="873" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_3/24 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln49_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="0"/>
<pin id="878" dir="0" index="1" bw="64" slack="0"/>
<pin id="879" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_4/24 "/>
</bind>
</comp>

<comp id="882" class="1004" name="arr_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="0"/>
<pin id="884" dir="0" index="1" bw="64" slack="0"/>
<pin id="885" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_3/24 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln49_17_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_17/24 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln49_6_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="0"/>
<pin id="900" dir="0" index="1" bw="64" slack="0"/>
<pin id="901" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_6/24 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln49_7_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="0"/>
<pin id="906" dir="0" index="1" bw="64" slack="0"/>
<pin id="907" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_7/24 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln49_8_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="0"/>
<pin id="912" dir="0" index="1" bw="64" slack="0"/>
<pin id="913" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_8/24 "/>
</bind>
</comp>

<comp id="916" class="1004" name="arr_4_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="0"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_4/24 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln49_10_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="0" index="1" bw="64" slack="0"/>
<pin id="926" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_10/24 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln49_11_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="0"/>
<pin id="931" dir="0" index="1" bw="64" slack="0"/>
<pin id="932" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_11/24 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln49_12_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="0"/>
<pin id="937" dir="0" index="1" bw="64" slack="0"/>
<pin id="938" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_12/24 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln49_13_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="0"/>
<pin id="943" dir="0" index="1" bw="64" slack="0"/>
<pin id="944" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_13/24 "/>
</bind>
</comp>

<comp id="947" class="1004" name="arr_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="0"/>
<pin id="949" dir="0" index="1" bw="64" slack="0"/>
<pin id="950" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_5/24 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln49_15_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_15/24 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln49_16_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="0"/>
<pin id="962" dir="0" index="1" bw="64" slack="0"/>
<pin id="963" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_16/24 "/>
</bind>
</comp>

<comp id="966" class="1004" name="add_ln49_17_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="0" index="1" bw="64" slack="0"/>
<pin id="969" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_17/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln49_19_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="1"/>
<pin id="974" dir="0" index="1" bw="64" slack="0"/>
<pin id="975" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_19/24 "/>
</bind>
</comp>

<comp id="977" class="1004" name="arr_6_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="0"/>
<pin id="979" dir="0" index="1" bw="64" slack="0"/>
<pin id="980" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_6/24 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln49_21_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="0"/>
<pin id="986" dir="0" index="1" bw="64" slack="0"/>
<pin id="987" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_21/24 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln49_22_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="64" slack="0"/>
<pin id="992" dir="0" index="1" bw="64" slack="0"/>
<pin id="993" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_22/24 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln49_23_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="0"/>
<pin id="998" dir="0" index="1" bw="64" slack="0"/>
<pin id="999" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_23/24 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="add_ln49_24_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="0"/>
<pin id="1004" dir="0" index="1" bw="64" slack="0"/>
<pin id="1005" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_24/24 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln49_26_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="0" index="1" bw="64" slack="0"/>
<pin id="1011" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_26/24 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="arr_7_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="0"/>
<pin id="1015" dir="0" index="1" bw="64" slack="0"/>
<pin id="1016" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_7/24 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln49_21_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_21/24 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln49_28_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="0" index="1" bw="64" slack="0"/>
<pin id="1028" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_28/24 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln49_29_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="0"/>
<pin id="1033" dir="0" index="1" bw="64" slack="0"/>
<pin id="1034" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_29/24 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln49_30_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="0"/>
<pin id="1039" dir="0" index="1" bw="64" slack="0"/>
<pin id="1040" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_30/24 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln49_31_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="0"/>
<pin id="1045" dir="0" index="1" bw="64" slack="0"/>
<pin id="1046" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_31/24 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="add_ln49_32_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="64" slack="1"/>
<pin id="1051" dir="0" index="1" bw="64" slack="0"/>
<pin id="1052" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_32/24 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln49_33_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_33/24 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="add_ln49_34_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="0"/>
<pin id="1062" dir="0" index="1" bw="64" slack="0"/>
<pin id="1063" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_34/24 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="arr_8_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="0"/>
<pin id="1068" dir="0" index="1" bw="64" slack="0"/>
<pin id="1069" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_8/24 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add120_3137_loc_load_load_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="25"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_3137_loc_load/26 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add120_2136_loc_load_load_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="25"/>
<pin id="1078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_2136_loc_load/26 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="add120_1135_loc_load_load_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="25"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_1135_loc_load/26 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add120134_loc_load_load_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="25"/>
<pin id="1084" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120134_loc_load/26 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="trunc_ln74_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="0"/>
<pin id="1087" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/26 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="lshr_ln_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="38" slack="0"/>
<pin id="1091" dir="0" index="1" bw="64" slack="0"/>
<pin id="1092" dir="0" index="2" bw="6" slack="0"/>
<pin id="1093" dir="0" index="3" bw="7" slack="0"/>
<pin id="1094" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/26 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln74_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="38" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/26 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="trunc_ln74_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="0"/>
<pin id="1105" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_1/26 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="trunc_ln74_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="25" slack="0"/>
<pin id="1109" dir="0" index="1" bw="64" slack="0"/>
<pin id="1110" dir="0" index="2" bw="6" slack="0"/>
<pin id="1111" dir="0" index="3" bw="7" slack="0"/>
<pin id="1112" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_3/26 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln74_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="38" slack="0"/>
<pin id="1119" dir="0" index="1" bw="64" slack="0"/>
<pin id="1120" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/26 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="lshr_ln74_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="39" slack="0"/>
<pin id="1125" dir="0" index="1" bw="64" slack="0"/>
<pin id="1126" dir="0" index="2" bw="6" slack="0"/>
<pin id="1127" dir="0" index="3" bw="7" slack="0"/>
<pin id="1128" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_1/26 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln74_2_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="39" slack="0"/>
<pin id="1135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/26 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="trunc_ln74_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="0"/>
<pin id="1139" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_2/26 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln74_5_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="26" slack="0"/>
<pin id="1143" dir="0" index="1" bw="64" slack="0"/>
<pin id="1144" dir="0" index="2" bw="6" slack="0"/>
<pin id="1145" dir="0" index="3" bw="7" slack="0"/>
<pin id="1146" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_5/26 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln74_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="39" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="0"/>
<pin id="1154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/26 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="lshr_ln74_2_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="38" slack="0"/>
<pin id="1159" dir="0" index="1" bw="64" slack="0"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="0" index="3" bw="7" slack="0"/>
<pin id="1162" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_2/26 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="zext_ln74_3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="38" slack="0"/>
<pin id="1169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/26 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="trunc_ln74_4_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="64" slack="0"/>
<pin id="1173" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_4/26 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="trunc_ln74_7_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="25" slack="0"/>
<pin id="1177" dir="0" index="1" bw="64" slack="0"/>
<pin id="1178" dir="0" index="2" bw="6" slack="0"/>
<pin id="1179" dir="0" index="3" bw="7" slack="0"/>
<pin id="1180" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_7/26 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln74_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="38" slack="0"/>
<pin id="1187" dir="0" index="1" bw="64" slack="0"/>
<pin id="1188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/26 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="lshr_ln74_3_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="39" slack="0"/>
<pin id="1193" dir="0" index="1" bw="64" slack="0"/>
<pin id="1194" dir="0" index="2" bw="6" slack="0"/>
<pin id="1195" dir="0" index="3" bw="7" slack="0"/>
<pin id="1196" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_3/26 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="trunc_ln74_9_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="26" slack="0"/>
<pin id="1203" dir="0" index="1" bw="64" slack="0"/>
<pin id="1204" dir="0" index="2" bw="6" slack="0"/>
<pin id="1205" dir="0" index="3" bw="7" slack="0"/>
<pin id="1206" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_9/26 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln75_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="25" slack="0"/>
<pin id="1213" dir="0" index="1" bw="25" slack="0"/>
<pin id="1214" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/26 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="add_ln76_1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="26" slack="0"/>
<pin id="1219" dir="0" index="1" bw="26" slack="0"/>
<pin id="1220" dir="1" index="2" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/26 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="out1_w_3_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="25" slack="0"/>
<pin id="1225" dir="0" index="1" bw="25" slack="0"/>
<pin id="1226" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_3/26 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="add120_9143_loc_load_load_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="26"/>
<pin id="1231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_9143_loc_load/27 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="add120_8142_loc_load_load_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="26"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_8142_loc_load/27 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="add120_7141_loc_load_load_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="64" slack="26"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_7141_loc_load/27 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="add120_6140_loc_load_load_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="64" slack="26"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_6140_loc_load/27 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="add120_5139_loc_load_load_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="26"/>
<pin id="1243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_5139_loc_load/27 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="add120_4138_loc_load_load_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="26"/>
<pin id="1246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add120_4138_loc_load/27 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln74_4_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="39" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/27 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="trunc_ln74_6_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="64" slack="0"/>
<pin id="1252" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_6/27 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="add_ln74_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="39" slack="0"/>
<pin id="1256" dir="0" index="1" bw="64" slack="0"/>
<pin id="1257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/27 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="lshr_ln74_4_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="38" slack="0"/>
<pin id="1262" dir="0" index="1" bw="64" slack="0"/>
<pin id="1263" dir="0" index="2" bw="6" slack="0"/>
<pin id="1264" dir="0" index="3" bw="7" slack="0"/>
<pin id="1265" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_4/27 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln74_5_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="38" slack="0"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_5/27 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="trunc_ln74_8_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="64" slack="0"/>
<pin id="1276" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_8/27 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="trunc_ln74_s_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="25" slack="0"/>
<pin id="1280" dir="0" index="1" bw="64" slack="0"/>
<pin id="1281" dir="0" index="2" bw="6" slack="0"/>
<pin id="1282" dir="0" index="3" bw="7" slack="0"/>
<pin id="1283" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_s/27 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="add_ln74_4_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="38" slack="0"/>
<pin id="1290" dir="0" index="1" bw="64" slack="0"/>
<pin id="1291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_4/27 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="lshr_ln74_5_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="39" slack="0"/>
<pin id="1296" dir="0" index="1" bw="64" slack="0"/>
<pin id="1297" dir="0" index="2" bw="6" slack="0"/>
<pin id="1298" dir="0" index="3" bw="7" slack="0"/>
<pin id="1299" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_5/27 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln74_6_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="39" slack="0"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_6/27 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="trunc_ln74_10_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="0"/>
<pin id="1310" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_10/27 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="trunc_ln74_11_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="26" slack="0"/>
<pin id="1314" dir="0" index="1" bw="64" slack="0"/>
<pin id="1315" dir="0" index="2" bw="6" slack="0"/>
<pin id="1316" dir="0" index="3" bw="7" slack="0"/>
<pin id="1317" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_11/27 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="add_ln74_5_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="39" slack="0"/>
<pin id="1324" dir="0" index="1" bw="64" slack="0"/>
<pin id="1325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_5/27 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="lshr_ln74_6_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="38" slack="0"/>
<pin id="1330" dir="0" index="1" bw="64" slack="0"/>
<pin id="1331" dir="0" index="2" bw="6" slack="0"/>
<pin id="1332" dir="0" index="3" bw="7" slack="0"/>
<pin id="1333" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_6/27 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="zext_ln74_7_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="38" slack="0"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_7/27 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="trunc_ln74_12_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="64" slack="0"/>
<pin id="1344" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_12/27 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="trunc_ln74_13_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="25" slack="0"/>
<pin id="1348" dir="0" index="1" bw="64" slack="0"/>
<pin id="1349" dir="0" index="2" bw="6" slack="0"/>
<pin id="1350" dir="0" index="3" bw="7" slack="0"/>
<pin id="1351" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_13/27 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="add_ln74_6_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="38" slack="0"/>
<pin id="1358" dir="0" index="1" bw="64" slack="0"/>
<pin id="1359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_6/27 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="lshr_ln74_7_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="39" slack="0"/>
<pin id="1364" dir="0" index="1" bw="64" slack="0"/>
<pin id="1365" dir="0" index="2" bw="6" slack="0"/>
<pin id="1366" dir="0" index="3" bw="7" slack="0"/>
<pin id="1367" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_7/27 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln74_8_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="39" slack="0"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_8/27 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="trunc_ln74_14_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="64" slack="0"/>
<pin id="1378" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_14/27 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="trunc_ln74_15_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="26" slack="0"/>
<pin id="1382" dir="0" index="1" bw="64" slack="0"/>
<pin id="1383" dir="0" index="2" bw="6" slack="0"/>
<pin id="1384" dir="0" index="3" bw="7" slack="0"/>
<pin id="1385" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_15/27 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="add_ln74_7_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="39" slack="0"/>
<pin id="1392" dir="0" index="1" bw="64" slack="0"/>
<pin id="1393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_7/27 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="lshr_ln74_8_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="38" slack="0"/>
<pin id="1398" dir="0" index="1" bw="64" slack="0"/>
<pin id="1399" dir="0" index="2" bw="6" slack="0"/>
<pin id="1400" dir="0" index="3" bw="7" slack="0"/>
<pin id="1401" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln74_8/27 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="zext_ln74_9_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="38" slack="0"/>
<pin id="1408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_9/27 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="trunc_ln74_16_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="64" slack="0"/>
<pin id="1412" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_16/27 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="trunc_ln74_17_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="25" slack="0"/>
<pin id="1416" dir="0" index="1" bw="64" slack="0"/>
<pin id="1417" dir="0" index="2" bw="6" slack="0"/>
<pin id="1418" dir="0" index="3" bw="7" slack="0"/>
<pin id="1419" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_17/27 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="add_ln74_8_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="38" slack="0"/>
<pin id="1426" dir="0" index="1" bw="64" slack="0"/>
<pin id="1427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_8/27 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="trunc_ln74_18_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="39" slack="0"/>
<pin id="1432" dir="0" index="1" bw="64" slack="0"/>
<pin id="1433" dir="0" index="2" bw="6" slack="0"/>
<pin id="1434" dir="0" index="3" bw="7" slack="0"/>
<pin id="1435" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_18/27 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="out1_w_4_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="26" slack="1"/>
<pin id="1442" dir="0" index="1" bw="26" slack="0"/>
<pin id="1443" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_4/27 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="out1_w_5_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="25" slack="0"/>
<pin id="1447" dir="0" index="1" bw="25" slack="0"/>
<pin id="1448" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_5/27 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="out1_w_6_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="26" slack="0"/>
<pin id="1453" dir="0" index="1" bw="26" slack="0"/>
<pin id="1454" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_6/27 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="out1_w_7_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="25" slack="0"/>
<pin id="1459" dir="0" index="1" bw="25" slack="0"/>
<pin id="1460" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_7/27 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="out1_w_8_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="26" slack="0"/>
<pin id="1465" dir="0" index="1" bw="26" slack="0"/>
<pin id="1466" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_8/27 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="out1_w_9_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="25" slack="0"/>
<pin id="1471" dir="0" index="1" bw="25" slack="0"/>
<pin id="1472" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_9/27 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="sext_ln87_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="62" slack="26"/>
<pin id="1477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/27 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="mem_addr_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="64" slack="0"/>
<pin id="1480" dir="0" index="1" bw="64" slack="0"/>
<pin id="1481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/27 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="zext_ln74_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="39" slack="1"/>
<pin id="1487" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/28 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="trunc_ln74_19_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="44" slack="0"/>
<pin id="1491" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_19/28 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="out1_w_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="26" slack="0"/>
<pin id="1495" dir="0" index="1" bw="26" slack="2"/>
<pin id="1496" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w/28 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="zext_ln75_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="26" slack="2"/>
<pin id="1501" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/28 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="add_ln75_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="44" slack="0"/>
<pin id="1504" dir="0" index="1" bw="26" slack="0"/>
<pin id="1505" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/28 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="tmp_s_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="18" slack="0"/>
<pin id="1510" dir="0" index="1" bw="44" slack="0"/>
<pin id="1511" dir="0" index="2" bw="6" slack="0"/>
<pin id="1512" dir="0" index="3" bw="7" slack="0"/>
<pin id="1513" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/28 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="zext_ln75_1_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="18" slack="0"/>
<pin id="1520" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/28 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="zext_ln75_2_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="18" slack="0"/>
<pin id="1524" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/28 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="out1_w_1_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="18" slack="0"/>
<pin id="1528" dir="0" index="1" bw="25" slack="2"/>
<pin id="1529" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_1/28 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="zext_ln76_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="25" slack="2"/>
<pin id="1534" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/28 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="add_ln76_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="18" slack="0"/>
<pin id="1537" dir="0" index="1" bw="25" slack="0"/>
<pin id="1538" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/28 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="tmp_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="0"/>
<pin id="1543" dir="0" index="1" bw="26" slack="0"/>
<pin id="1544" dir="0" index="2" bw="6" slack="0"/>
<pin id="1545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="zext_ln76_1_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="0"/>
<pin id="1551" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/28 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="zext_ln76_2_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="26" slack="2"/>
<pin id="1555" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/28 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="out1_w_2_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="26" slack="0"/>
<pin id="1558" dir="0" index="1" bw="1" slack="0"/>
<pin id="1559" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_2/28 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="add120134_loc_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="64" slack="23"/>
<pin id="1565" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120134_loc "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add120_1135_loc_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="64" slack="23"/>
<pin id="1571" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_1135_loc "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add120_2136_loc_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="64" slack="23"/>
<pin id="1577" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_2136_loc "/>
</bind>
</comp>

<comp id="1581" class="1005" name="add120_3137_loc_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="64" slack="23"/>
<pin id="1583" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_3137_loc "/>
</bind>
</comp>

<comp id="1587" class="1005" name="add120_4138_loc_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="64" slack="23"/>
<pin id="1589" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_4138_loc "/>
</bind>
</comp>

<comp id="1593" class="1005" name="add120_5139_loc_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="64" slack="23"/>
<pin id="1595" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_5139_loc "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add120_6140_loc_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="64" slack="23"/>
<pin id="1601" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_6140_loc "/>
</bind>
</comp>

<comp id="1605" class="1005" name="add120_7141_loc_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="64" slack="23"/>
<pin id="1607" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_7141_loc "/>
</bind>
</comp>

<comp id="1611" class="1005" name="add120_8142_loc_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="64" slack="23"/>
<pin id="1613" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_8142_loc "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add120_9143_loc_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="64" slack="23"/>
<pin id="1619" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="add120_9143_loc "/>
</bind>
</comp>

<comp id="1623" class="1005" name="arg2_r_loc_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="19"/>
<pin id="1625" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_loc "/>
</bind>
</comp>

<comp id="1629" class="1005" name="arg2_r_1_loc_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="19"/>
<pin id="1631" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_1_loc "/>
</bind>
</comp>

<comp id="1635" class="1005" name="arg2_r_2_loc_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="19"/>
<pin id="1637" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_2_loc "/>
</bind>
</comp>

<comp id="1641" class="1005" name="arg2_r_3_loc_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="19"/>
<pin id="1643" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_3_loc "/>
</bind>
</comp>

<comp id="1647" class="1005" name="arg2_r_4_loc_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="19"/>
<pin id="1649" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_4_loc "/>
</bind>
</comp>

<comp id="1653" class="1005" name="arg2_r_5_loc_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="19"/>
<pin id="1655" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_5_loc "/>
</bind>
</comp>

<comp id="1659" class="1005" name="arg2_r_6_loc_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="32" slack="19"/>
<pin id="1661" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_6_loc "/>
</bind>
</comp>

<comp id="1665" class="1005" name="arg2_r_7_loc_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="19"/>
<pin id="1667" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_7_loc "/>
</bind>
</comp>

<comp id="1671" class="1005" name="arg2_r_8_loc_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="19"/>
<pin id="1673" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_8_loc "/>
</bind>
</comp>

<comp id="1677" class="1005" name="arg2_r_9_loc_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="19"/>
<pin id="1679" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="arg2_r_9_loc "/>
</bind>
</comp>

<comp id="1683" class="1005" name="arg1_r_loc_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="9"/>
<pin id="1685" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_loc "/>
</bind>
</comp>

<comp id="1689" class="1005" name="arg1_r_1_loc_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="9"/>
<pin id="1691" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_loc "/>
</bind>
</comp>

<comp id="1695" class="1005" name="arg1_r_2_loc_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="32" slack="9"/>
<pin id="1697" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_loc "/>
</bind>
</comp>

<comp id="1701" class="1005" name="arg1_r_3_loc_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="9"/>
<pin id="1703" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_3_loc "/>
</bind>
</comp>

<comp id="1707" class="1005" name="arg1_r_4_loc_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="9"/>
<pin id="1709" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_4_loc "/>
</bind>
</comp>

<comp id="1713" class="1005" name="arg1_r_5_loc_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="9"/>
<pin id="1715" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_5_loc "/>
</bind>
</comp>

<comp id="1719" class="1005" name="arg1_r_6_loc_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="32" slack="9"/>
<pin id="1721" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_6_loc "/>
</bind>
</comp>

<comp id="1725" class="1005" name="arg1_r_7_loc_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="9"/>
<pin id="1727" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_7_loc "/>
</bind>
</comp>

<comp id="1731" class="1005" name="arg1_r_8_loc_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="9"/>
<pin id="1733" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_8_loc "/>
</bind>
</comp>

<comp id="1737" class="1005" name="arg1_r_9_loc_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="9"/>
<pin id="1739" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_9_loc "/>
</bind>
</comp>

<comp id="1743" class="1005" name="trunc_ln24_1_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="62" slack="1"/>
<pin id="1745" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="trunc_ln31_1_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="62" slack="11"/>
<pin id="1751" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln31_1 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="trunc_ln87_1_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="62" slack="26"/>
<pin id="1757" dir="1" index="1" bw="62" slack="26"/>
</pin_list>
<bind>
<opset="trunc_ln87_1 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="mem_addr_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="1"/>
<pin id="1763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1766" class="1005" name="mem_addr_1_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="zext_ln49_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="64" slack="1"/>
<pin id="1812" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="zext_ln49_1_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="64" slack="1"/>
<pin id="1824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="arr_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="64" slack="1"/>
<pin id="1831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="1834" class="1005" name="zext_ln49_2_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="64" slack="1"/>
<pin id="1836" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_2 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="mul_ln49_10_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="32" slack="1"/>
<pin id="1845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_10 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="mul_ln49_12_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="1"/>
<pin id="1850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_12 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="mul_ln49_14_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="1"/>
<pin id="1855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_14 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="mul_ln49_16_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="1"/>
<pin id="1860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_16 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="zext_ln49_11_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="64" slack="1"/>
<pin id="1865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_11 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="mul_ln49_21_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="32" slack="1"/>
<pin id="1872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_21 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="mul_ln49_24_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="32" slack="1"/>
<pin id="1877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_24 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="mul_ln49_27_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="1"/>
<pin id="1882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_27 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="zext_ln49_18_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="64" slack="1"/>
<pin id="1887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_18 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="zext_ln49_19_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="64" slack="1"/>
<pin id="1894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49_19 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="add_ln49_18_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="64" slack="1"/>
<pin id="1899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_18 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="add_ln49_25_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="64" slack="1"/>
<pin id="1904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_25 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="mul_ln49_56_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="64" slack="1"/>
<pin id="1909" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49_56 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="arr_1_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="64" slack="1"/>
<pin id="1935" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="arr_2_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="64" slack="1"/>
<pin id="1940" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="arr_3_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="64" slack="1"/>
<pin id="1945" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="arr_4_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="64" slack="1"/>
<pin id="1950" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="arr_5_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="64" slack="1"/>
<pin id="1955" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="arr_6_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="64" slack="1"/>
<pin id="1960" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_6 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="arr_7_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="64" slack="1"/>
<pin id="1965" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_7 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="arr_8_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="64" slack="1"/>
<pin id="1970" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_8 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="trunc_ln74_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="26" slack="2"/>
<pin id="1975" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln74 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="lshr_ln74_3_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="39" slack="1"/>
<pin id="1981" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln74_3 "/>
</bind>
</comp>

<comp id="1984" class="1005" name="trunc_ln74_9_reg_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="26" slack="1"/>
<pin id="1986" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln74_9 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="add_ln75_1_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="25" slack="2"/>
<pin id="1991" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="add_ln76_1_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="26" slack="2"/>
<pin id="1997" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="out1_w_3_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="25" slack="2"/>
<pin id="2002" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_3 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="trunc_ln74_18_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="39" slack="1"/>
<pin id="2007" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln74_18 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="out1_w_4_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="26" slack="1"/>
<pin id="2012" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_4 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="out1_w_5_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="25" slack="1"/>
<pin id="2017" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_5 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="out1_w_6_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="26" slack="1"/>
<pin id="2022" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_6 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="out1_w_7_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="25" slack="1"/>
<pin id="2027" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_7 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="out1_w_8_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="26" slack="1"/>
<pin id="2032" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_8 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="out1_w_9_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="25" slack="1"/>
<pin id="2037" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_9 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="mem_addr_2_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="32" slack="3"/>
<pin id="2042" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="out1_w_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="26" slack="1"/>
<pin id="2047" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w "/>
</bind>
</comp>

<comp id="2050" class="1005" name="out1_w_1_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="25" slack="1"/>
<pin id="2052" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_1 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="out1_w_2_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="27" slack="1"/>
<pin id="2057" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="28" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="28" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="26" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="28" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="506" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="511" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="516" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="12" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="222" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="14" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="16" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="12" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="216" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="14" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="16" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="600"><net_src comp="12" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="228" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="14" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="16" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="611"><net_src comp="0" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="607" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="621"><net_src comp="0" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="617" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="679"><net_src comp="633" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="684"><net_src comp="562" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="690"><net_src comp="566" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="697"><net_src comp="570" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="702"><net_src comp="636" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="707"><net_src comp="639" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="714"><net_src comp="354" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="358" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="642" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="726"><net_src comp="362" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="366" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="290" pin=18"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="290" pin=17"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="290" pin=16"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="290" pin=15"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="290" pin=11"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="290" pin=10"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="290" pin=20"/></net>

<net id="759"><net_src comp="562" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="767"><net_src comp="566" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="777"><net_src comp="570" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="791"><net_src comp="788" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="796"><net_src comp="793" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="801"><net_src comp="798" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="805"><net_src comp="728" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="812"><net_src comp="802" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="813"><net_src comp="802" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="818"><net_src comp="382" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="350" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="814" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="824"><net_src comp="821" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="835"><net_src comp="832" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="839"><net_src comp="732" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="846"><net_src comp="836" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="851"><net_src comp="354" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="414" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="386" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="853" pin="2"/><net_sink comp="290" pin=3"/></net>

<net id="863"><net_src comp="736" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="874"><net_src comp="390" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="358" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="418" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="442" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="870" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="882" pin="2"/><net_sink comp="290" pin=4"/></net>

<net id="892"><net_src comp="740" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="902"><net_src comp="394" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="362" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="446" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="466" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="422" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="898" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="916" pin="2"/><net_sink comp="290" pin=5"/></net>

<net id="927"><net_src comp="366" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="426" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="398" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="470" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="486" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="450" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="929" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="953"><net_src comp="947" pin="2"/><net_sink comp="290" pin=6"/></net>

<net id="958"><net_src comp="370" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="430" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="402" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="454" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="474" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="981"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="960" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="983"><net_src comp="977" pin="2"/><net_sink comp="290" pin=7"/></net>

<net id="988"><net_src comp="406" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="374" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="434" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="458" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="984" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="478" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="490" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="996" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="1013" pin="2"/><net_sink comp="290" pin=8"/></net>

<net id="1023"><net_src comp="744" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1029"><net_src comp="410" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="378" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="438" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="462" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1025" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="482" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="494" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="502" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1058"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="498" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1043" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1037" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="1066" pin="2"/><net_sink comp="290" pin=9"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1095"><net_src comp="32" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1082" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="34" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1098"><net_src comp="16" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1102"><net_src comp="1089" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="1079" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1113"><net_src comp="36" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1082" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1115"><net_src comp="34" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1116"><net_src comp="38" pin="0"/><net_sink comp="1107" pin=3"/></net>

<net id="1121"><net_src comp="1099" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1079" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1129"><net_src comp="40" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="42" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1132"><net_src comp="16" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1136"><net_src comp="1123" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="1076" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1147"><net_src comp="44" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="1117" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1149"><net_src comp="42" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1150"><net_src comp="38" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1155"><net_src comp="1133" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1076" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1163"><net_src comp="32" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1165"><net_src comp="34" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1166"><net_src comp="16" pin="0"/><net_sink comp="1157" pin=3"/></net>

<net id="1170"><net_src comp="1157" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1073" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1181"><net_src comp="36" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="1151" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="34" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1184"><net_src comp="38" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1189"><net_src comp="1167" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1073" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1197"><net_src comp="40" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="42" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="16" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1207"><net_src comp="44" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="1185" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="42" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1210"><net_src comp="38" pin="0"/><net_sink comp="1201" pin=3"/></net>

<net id="1215"><net_src comp="1107" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1103" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="1141" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="1137" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="1175" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="1171" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1253"><net_src comp="1244" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="1247" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1244" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1266"><net_src comp="32" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1268"><net_src comp="34" pin="0"/><net_sink comp="1260" pin=2"/></net>

<net id="1269"><net_src comp="16" pin="0"/><net_sink comp="1260" pin=3"/></net>

<net id="1273"><net_src comp="1260" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="1241" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1284"><net_src comp="36" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="1254" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1286"><net_src comp="34" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1287"><net_src comp="38" pin="0"/><net_sink comp="1278" pin=3"/></net>

<net id="1292"><net_src comp="1270" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1241" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1300"><net_src comp="40" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1288" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1302"><net_src comp="42" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="16" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1307"><net_src comp="1294" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1238" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1318"><net_src comp="44" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="1288" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1320"><net_src comp="42" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1321"><net_src comp="38" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1326"><net_src comp="1304" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1238" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1334"><net_src comp="32" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="1322" pin="2"/><net_sink comp="1328" pin=1"/></net>

<net id="1336"><net_src comp="34" pin="0"/><net_sink comp="1328" pin=2"/></net>

<net id="1337"><net_src comp="16" pin="0"/><net_sink comp="1328" pin=3"/></net>

<net id="1341"><net_src comp="1328" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1235" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1352"><net_src comp="36" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="1322" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="34" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1355"><net_src comp="38" pin="0"/><net_sink comp="1346" pin=3"/></net>

<net id="1360"><net_src comp="1338" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="1235" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1368"><net_src comp="40" pin="0"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="1356" pin="2"/><net_sink comp="1362" pin=1"/></net>

<net id="1370"><net_src comp="42" pin="0"/><net_sink comp="1362" pin=2"/></net>

<net id="1371"><net_src comp="16" pin="0"/><net_sink comp="1362" pin=3"/></net>

<net id="1375"><net_src comp="1362" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="1232" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1386"><net_src comp="44" pin="0"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="1356" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1388"><net_src comp="42" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1389"><net_src comp="38" pin="0"/><net_sink comp="1380" pin=3"/></net>

<net id="1394"><net_src comp="1372" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="1232" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1402"><net_src comp="32" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="1390" pin="2"/><net_sink comp="1396" pin=1"/></net>

<net id="1404"><net_src comp="34" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1405"><net_src comp="16" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1409"><net_src comp="1396" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1229" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1420"><net_src comp="36" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="1390" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1422"><net_src comp="34" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1423"><net_src comp="38" pin="0"/><net_sink comp="1414" pin=3"/></net>

<net id="1428"><net_src comp="1406" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="1229" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1436"><net_src comp="40" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1437"><net_src comp="1424" pin="2"/><net_sink comp="1430" pin=1"/></net>

<net id="1438"><net_src comp="42" pin="0"/><net_sink comp="1430" pin=2"/></net>

<net id="1439"><net_src comp="16" pin="0"/><net_sink comp="1430" pin=3"/></net>

<net id="1444"><net_src comp="1250" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1449"><net_src comp="1278" pin="4"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1274" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="1312" pin="4"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1308" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1461"><net_src comp="1346" pin="4"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1342" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="1380" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1376" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1414" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1410" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1482"><net_src comp="0" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="1475" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="1484"><net_src comp="1478" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="1488"><net_src comp="1485" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1492"><net_src comp="557" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1497"><net_src comp="1489" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1493" pin="2"/><net_sink comp="333" pin=3"/></net>

<net id="1506"><net_src comp="557" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="1499" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="1514"><net_src comp="50" pin="0"/><net_sink comp="1508" pin=0"/></net>

<net id="1515"><net_src comp="1502" pin="2"/><net_sink comp="1508" pin=1"/></net>

<net id="1516"><net_src comp="34" pin="0"/><net_sink comp="1508" pin=2"/></net>

<net id="1517"><net_src comp="52" pin="0"/><net_sink comp="1508" pin=3"/></net>

<net id="1521"><net_src comp="1508" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1525"><net_src comp="1508" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1530"><net_src comp="1522" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="2"/><net_sink comp="333" pin=4"/></net>

<net id="1539"><net_src comp="1518" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1540"><net_src comp="1532" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="1546"><net_src comp="54" pin="0"/><net_sink comp="1541" pin=0"/></net>

<net id="1547"><net_src comp="1535" pin="2"/><net_sink comp="1541" pin=1"/></net>

<net id="1548"><net_src comp="42" pin="0"/><net_sink comp="1541" pin=2"/></net>

<net id="1552"><net_src comp="1541" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1560"><net_src comp="1553" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1549" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1562"><net_src comp="1556" pin="2"/><net_sink comp="333" pin=5"/></net>

<net id="1566"><net_src comp="96" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="290" pin=39"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1572"><net_src comp="100" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="290" pin=38"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1578"><net_src comp="104" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="290" pin=37"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1584"><net_src comp="108" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="290" pin=36"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1590"><net_src comp="112" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="290" pin=35"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1596"><net_src comp="116" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="290" pin=34"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1602"><net_src comp="120" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="290" pin=33"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1608"><net_src comp="124" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="290" pin=32"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1614"><net_src comp="128" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="290" pin=31"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1620"><net_src comp="132" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="290" pin=30"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1626"><net_src comp="136" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="273" pin=12"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1632"><net_src comp="140" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="273" pin=11"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1638"><net_src comp="144" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="273" pin=10"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1644"><net_src comp="148" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="273" pin=9"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1650"><net_src comp="152" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="273" pin=8"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1656"><net_src comp="156" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="273" pin=7"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1662"><net_src comp="160" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="273" pin=6"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1668"><net_src comp="164" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1674"><net_src comp="168" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1680"><net_src comp="172" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1686"><net_src comp="176" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="256" pin=12"/></net>

<net id="1688"><net_src comp="1683" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1692"><net_src comp="180" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="256" pin=11"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1698"><net_src comp="184" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="256" pin=10"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1704"><net_src comp="188" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="256" pin=9"/></net>

<net id="1706"><net_src comp="1701" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1710"><net_src comp="192" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="256" pin=8"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1716"><net_src comp="196" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="256" pin=7"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1722"><net_src comp="200" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1728"><net_src comp="204" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1734"><net_src comp="208" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1740"><net_src comp="212" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1746"><net_src comp="574" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1748"><net_src comp="1743" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1752"><net_src comp="584" pin="4"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1758"><net_src comp="594" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1764"><net_src comp="607" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1769"><net_src comp="617" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1813"><net_src comp="676" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1816"><net_src comp="1810" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1817"><net_src comp="1810" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1818"><net_src comp="1810" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1819"><net_src comp="1810" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1820"><net_src comp="1810" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1821"><net_src comp="1810" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1825"><net_src comp="681" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1827"><net_src comp="1822" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1828"><net_src comp="1822" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1832"><net_src comp="350" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1837"><net_src comp="687" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1839"><net_src comp="1834" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1840"><net_src comp="1834" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1841"><net_src comp="1834" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1842"><net_src comp="1834" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1846"><net_src comp="522" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1851"><net_src comp="527" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1856"><net_src comp="532" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1861"><net_src comp="537" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1866"><net_src comp="694" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1868"><net_src comp="1863" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1869"><net_src comp="1863" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1873"><net_src comp="542" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1878"><net_src comp="547" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1883"><net_src comp="552" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1888"><net_src comp="699" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1891"><net_src comp="1885" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1895"><net_src comp="704" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1900"><net_src comp="710" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1905"><net_src comp="722" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1910"><net_src comp="370" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1936"><net_src comp="814" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1941"><net_src comp="853" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="1946"><net_src comp="882" pin="2"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="1951"><net_src comp="916" pin="2"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="1956"><net_src comp="947" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="290" pin=6"/></net>

<net id="1961"><net_src comp="977" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="290" pin=7"/></net>

<net id="1966"><net_src comp="1013" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="290" pin=8"/></net>

<net id="1971"><net_src comp="1066" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="290" pin=9"/></net>

<net id="1976"><net_src comp="1085" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1982"><net_src comp="1191" pin="4"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1987"><net_src comp="1201" pin="4"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1992"><net_src comp="1211" pin="2"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="1994"><net_src comp="1989" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1998"><net_src comp="1217" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2003"><net_src comp="1223" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="333" pin=6"/></net>

<net id="2008"><net_src comp="1430" pin="4"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="2013"><net_src comp="1440" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="333" pin=7"/></net>

<net id="2018"><net_src comp="1445" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="333" pin=8"/></net>

<net id="2023"><net_src comp="1451" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="333" pin=9"/></net>

<net id="2028"><net_src comp="1457" pin="2"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="333" pin=10"/></net>

<net id="2033"><net_src comp="1463" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="333" pin=11"/></net>

<net id="2038"><net_src comp="1469" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="333" pin=12"/></net>

<net id="2043"><net_src comp="1478" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="2048"><net_src comp="1493" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="333" pin=3"/></net>

<net id="2053"><net_src comp="1526" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="2058"><net_src comp="1556" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="333" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {27 28 29 30 31 32 33 34 }
 - Input state : 
	Port: fiat_25519_carry_mul : mem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: fiat_25519_carry_mul : out1 | {1 }
	Port: fiat_25519_carry_mul : arg1 | {1 }
	Port: fiat_25519_carry_mul : arg2 | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mem_addr_1 : 1
		empty_23 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		mul_ln49 : 1
		mul_ln49_2 : 1
		mul_ln49_18 : 1
	State 23
		zext_ln49 : 1
		arr : 2
		mul_ln49_4 : 1
		mul_ln49_6 : 1
		mul_ln49_8 : 1
		mul_ln49_10 : 1
		mul_ln49_12 : 1
		mul_ln49_14 : 1
		mul_ln49_16 : 1
		mul_ln49_21 : 1
		mul_ln49_24 : 1
		mul_ln49_27 : 1
		zext_ln49_18 : 1
		mul_ln49_49 : 2
		zext_ln49_19 : 1
		mul_ln49_52 : 2
		add_ln49_18 : 3
		mul_ln49_53 : 2
		zext_ln49_20 : 1
		mul_ln49_55 : 2
		add_ln49_25 : 3
		mul_ln49_56 : 2
	State 24
		mul_ln49_5 : 1
		mul_ln49_7 : 1
		mul_ln49_9 : 1
		mul_ln49_11 : 1
		mul_ln49_13 : 1
		mul_ln49_15 : 1
		mul_ln49_17 : 1
		zext_ln49_10 : 1
		mul_ln49_19 : 2
		arr_1 : 3
		mul_ln49_20 : 2
		mul_ln49_22 : 2
		mul_ln49_23 : 2
		mul_ln49_25 : 2
		mul_ln49_26 : 2
		mul_ln49_28 : 2
		mul_ln49_29 : 2
		zext_ln49_15 : 1
		mul_ln49_30 : 2
		add_ln49_1 : 3
		arr_2 : 4
		mul_ln49_31 : 2
		mul_ln49_32 : 2
		mul_ln49_33 : 2
		mul_ln49_34 : 2
		mul_ln49_35 : 2
		mul_ln49_36 : 2
		zext_ln49_16 : 1
		mul_ln49_37 : 2
		add_ln49_3 : 3
		add_ln49_4 : 3
		arr_3 : 4
		mul_ln49_38 : 2
		mul_ln49_39 : 2
		mul_ln49_40 : 2
		mul_ln49_41 : 2
		mul_ln49_42 : 2
		zext_ln49_17 : 1
		mul_ln49_43 : 2
		add_ln49_6 : 3
		add_ln49_7 : 3
		add_ln49_8 : 4
		arr_4 : 5
		mul_ln49_44 : 2
		mul_ln49_45 : 2
		mul_ln49_46 : 2
		mul_ln49_47 : 2
		add_ln49_10 : 3
		add_ln49_11 : 4
		add_ln49_12 : 3
		add_ln49_13 : 4
		arr_5 : 5
		mul_ln49_50 : 1
		mul_ln49_51 : 1
		add_ln49_15 : 3
		add_ln49_16 : 4
		add_ln49_17 : 3
		add_ln49_19 : 4
		arr_6 : 5
		mul_ln49_54 : 1
		add_ln49_21 : 3
		add_ln49_22 : 3
		add_ln49_23 : 4
		add_ln49_24 : 3
		add_ln49_26 : 4
		arr_7 : 5
		zext_ln49_21 : 1
		mul_ln49_57 : 2
		add_ln49_28 : 3
		add_ln49_29 : 3
		add_ln49_30 : 4
		add_ln49_31 : 3
		add_ln49_32 : 3
		add_ln49_33 : 4
		add_ln49_34 : 5
		arr_8 : 6
		call_ln49 : 7
	State 25
	State 26
		trunc_ln74 : 1
		lshr_ln : 1
		zext_ln74_1 : 2
		trunc_ln74_1 : 1
		trunc_ln74_3 : 1
		add_ln74 : 3
		lshr_ln74_1 : 4
		zext_ln74_2 : 5
		trunc_ln74_2 : 1
		trunc_ln74_5 : 4
		add_ln74_1 : 6
		lshr_ln74_2 : 7
		zext_ln74_3 : 8
		trunc_ln74_4 : 1
		trunc_ln74_7 : 7
		add_ln74_2 : 9
		lshr_ln74_3 : 10
		trunc_ln74_9 : 10
		add_ln75_1 : 2
		add_ln76_1 : 5
		out1_w_3 : 8
	State 27
		trunc_ln74_6 : 1
		add_ln74_3 : 1
		lshr_ln74_4 : 2
		zext_ln74_5 : 3
		trunc_ln74_8 : 1
		trunc_ln74_s : 2
		add_ln74_4 : 4
		lshr_ln74_5 : 5
		zext_ln74_6 : 6
		trunc_ln74_10 : 1
		trunc_ln74_11 : 5
		add_ln74_5 : 7
		lshr_ln74_6 : 8
		zext_ln74_7 : 9
		trunc_ln74_12 : 1
		trunc_ln74_13 : 8
		add_ln74_6 : 10
		lshr_ln74_7 : 11
		zext_ln74_8 : 12
		trunc_ln74_14 : 1
		trunc_ln74_15 : 11
		add_ln74_7 : 13
		lshr_ln74_8 : 14
		zext_ln74_9 : 15
		trunc_ln74_16 : 1
		trunc_ln74_17 : 14
		add_ln74_8 : 16
		trunc_ln74_18 : 17
		out1_w_4 : 2
		out1_w_5 : 3
		out1_w_6 : 6
		out1_w_7 : 9
		out1_w_8 : 12
		out1_w_9 : 15
		mem_addr_2 : 1
		empty_24 : 2
	State 28
		mul_ln74 : 1
		trunc_ln74_19 : 2
		out1_w : 3
		add_ln75 : 2
		tmp_s : 3
		zext_ln75_1 : 4
		zext_ln75_2 : 4
		out1_w_1 : 5
		add_ln76 : 5
		tmp : 6
		zext_ln76_1 : 7
		out1_w_2 : 8
		call_ln87 : 9
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256  |    0    |   360   |    24   |
|   call   |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273  |    0    |   360   |    24   |
|          | grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |    40   |   1285  |   3021  |
|          |   grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333   |    0    |    63   |    78   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    add_ln49_18_fu_710                    |    0    |    0    |    71   |
|          |                    add_ln49_25_fu_722                    |    0    |    0    |    71   |
|          |                       arr_1_fu_814                       |    0    |    0    |    71   |
|          |                     add_ln49_1_fu_847                    |    0    |    0    |    64   |
|          |                       arr_2_fu_853                       |    0    |    0    |    64   |
|          |                     add_ln49_3_fu_870                    |    0    |    0    |    64   |
|          |                     add_ln49_4_fu_876                    |    0    |    0    |    71   |
|          |                       arr_3_fu_882                       |    0    |    0    |    64   |
|          |                     add_ln49_6_fu_898                    |    0    |    0    |    64   |
|          |                     add_ln49_7_fu_904                    |    0    |    0    |    64   |
|          |                     add_ln49_8_fu_910                    |    0    |    0    |    64   |
|          |                       arr_4_fu_916                       |    0    |    0    |    64   |
|          |                    add_ln49_10_fu_923                    |    0    |    0    |    71   |
|          |                    add_ln49_11_fu_929                    |    0    |    0    |    64   |
|          |                    add_ln49_12_fu_935                    |    0    |    0    |    64   |
|          |                    add_ln49_13_fu_941                    |    0    |    0    |    64   |
|          |                       arr_5_fu_947                       |    0    |    0    |    64   |
|          |                    add_ln49_15_fu_954                    |    0    |    0    |    71   |
|          |                    add_ln49_16_fu_960                    |    0    |    0    |    64   |
|          |                    add_ln49_17_fu_966                    |    0    |    0    |    64   |
|          |                    add_ln49_19_fu_972                    |    0    |    0    |    64   |
|          |                       arr_6_fu_977                       |    0    |    0    |    64   |
|          |                    add_ln49_21_fu_984                    |    0    |    0    |    71   |
|          |                    add_ln49_22_fu_990                    |    0    |    0    |    71   |
|          |                    add_ln49_23_fu_996                    |    0    |    0    |    64   |
|          |                    add_ln49_24_fu_1002                   |    0    |    0    |    64   |
|          |                    add_ln49_26_fu_1008                   |    0    |    0    |    64   |
|          |                       arr_7_fu_1013                      |    0    |    0    |    64   |
|          |                    add_ln49_28_fu_1025                   |    0    |    0    |    71   |
|    add   |                    add_ln49_29_fu_1031                   |    0    |    0    |    71   |
|          |                    add_ln49_30_fu_1037                   |    0    |    0    |    64   |
|          |                    add_ln49_31_fu_1043                   |    0    |    0    |    64   |
|          |                    add_ln49_32_fu_1049                   |    0    |    0    |    64   |
|          |                    add_ln49_33_fu_1054                   |    0    |    0    |    64   |
|          |                    add_ln49_34_fu_1060                   |    0    |    0    |    64   |
|          |                       arr_8_fu_1066                      |    0    |    0    |    64   |
|          |                     add_ln74_fu_1117                     |    0    |    0    |    71   |
|          |                    add_ln74_1_fu_1151                    |    0    |    0    |    71   |
|          |                    add_ln74_2_fu_1185                    |    0    |    0    |    71   |
|          |                    add_ln75_1_fu_1211                    |    0    |    0    |    32   |
|          |                    add_ln76_1_fu_1217                    |    0    |    0    |    33   |
|          |                     out1_w_3_fu_1223                     |    0    |    0    |    32   |
|          |                    add_ln74_3_fu_1254                    |    0    |    0    |    71   |
|          |                    add_ln74_4_fu_1288                    |    0    |    0    |    71   |
|          |                    add_ln74_5_fu_1322                    |    0    |    0    |    71   |
|          |                    add_ln74_6_fu_1356                    |    0    |    0    |    71   |
|          |                    add_ln74_7_fu_1390                    |    0    |    0    |    71   |
|          |                    add_ln74_8_fu_1424                    |    0    |    0    |    71   |
|          |                     out1_w_4_fu_1440                     |    0    |    0    |    33   |
|          |                     out1_w_5_fu_1445                     |    0    |    0    |    32   |
|          |                     out1_w_6_fu_1451                     |    0    |    0    |    33   |
|          |                     out1_w_7_fu_1457                     |    0    |    0    |    32   |
|          |                     out1_w_8_fu_1463                     |    0    |    0    |    33   |
|          |                     out1_w_9_fu_1469                     |    0    |    0    |    32   |
|          |                      out1_w_fu_1493                      |    0    |    0    |    33   |
|          |                     add_ln75_fu_1502                     |    0    |    0    |    51   |
|          |                     out1_w_1_fu_1526                     |    0    |    0    |    32   |
|          |                     add_ln76_fu_1535                     |    0    |    0    |    32   |
|          |                     out1_w_2_fu_1556                     |    0    |    0    |    33   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                        grp_fu_350                        |    4    |    0    |    20   |
|          |                        grp_fu_354                        |    4    |    0    |    20   |
|          |                        grp_fu_358                        |    4    |    0    |    20   |
|          |                        grp_fu_362                        |    4    |    0    |    20   |
|          |                        grp_fu_366                        |    4    |    0    |    20   |
|          |                        grp_fu_370                        |    4    |    0    |    20   |
|          |                    mul_ln49_15_fu_374                    |    4    |    0    |    20   |
|          |                    mul_ln49_17_fu_378                    |    4    |    0    |    20   |
|          |                    mul_ln49_19_fu_382                    |    4    |    0    |    20   |
|          |                    mul_ln49_20_fu_386                    |    4    |    0    |    20   |
|          |                    mul_ln49_22_fu_390                    |    4    |    0    |    20   |
|          |                    mul_ln49_23_fu_394                    |    4    |    0    |    20   |
|          |                    mul_ln49_25_fu_398                    |    4    |    0    |    20   |
|          |                    mul_ln49_26_fu_402                    |    4    |    0    |    20   |
|          |                    mul_ln49_28_fu_406                    |    4    |    0    |    20   |
|          |                    mul_ln49_29_fu_410                    |    4    |    0    |    20   |
|          |                    mul_ln49_30_fu_414                    |    4    |    0    |    20   |
|          |                    mul_ln49_31_fu_418                    |    4    |    0    |    20   |
|          |                    mul_ln49_32_fu_422                    |    4    |    0    |    20   |
|          |                    mul_ln49_33_fu_426                    |    4    |    0    |    20   |
|          |                    mul_ln49_34_fu_430                    |    4    |    0    |    20   |
|          |                    mul_ln49_35_fu_434                    |    4    |    0    |    20   |
|          |                    mul_ln49_36_fu_438                    |    4    |    0    |    20   |
|          |                    mul_ln49_37_fu_442                    |    4    |    0    |    20   |
|    mul   |                    mul_ln49_38_fu_446                    |    4    |    0    |    20   |
|          |                    mul_ln49_39_fu_450                    |    4    |    0    |    20   |
|          |                    mul_ln49_40_fu_454                    |    4    |    0    |    20   |
|          |                    mul_ln49_41_fu_458                    |    4    |    0    |    20   |
|          |                    mul_ln49_42_fu_462                    |    4    |    0    |    20   |
|          |                    mul_ln49_43_fu_466                    |    4    |    0    |    20   |
|          |                    mul_ln49_44_fu_470                    |    4    |    0    |    20   |
|          |                    mul_ln49_45_fu_474                    |    4    |    0    |    20   |
|          |                    mul_ln49_46_fu_478                    |    4    |    0    |    20   |
|          |                    mul_ln49_47_fu_482                    |    4    |    0    |    20   |
|          |                    mul_ln49_48_fu_486                    |    4    |    0    |    20   |
|          |                    mul_ln49_50_fu_490                    |    4    |    0    |    20   |
|          |                    mul_ln49_51_fu_494                    |    4    |    0    |    20   |
|          |                    mul_ln49_54_fu_498                    |    4    |    0    |    20   |
|          |                    mul_ln49_57_fu_502                    |    4    |    0    |    20   |
|          |                        grp_fu_506                        |    2    |    0    |    20   |
|          |                        grp_fu_511                        |    2    |    0    |    20   |
|          |                        grp_fu_516                        |    2    |    0    |    20   |
|          |                    mul_ln49_10_fu_522                    |    2    |    0    |    20   |
|          |                    mul_ln49_12_fu_527                    |    2    |    0    |    20   |
|          |                    mul_ln49_14_fu_532                    |    2    |    0    |    20   |
|          |                    mul_ln49_16_fu_537                    |    2    |    0    |    20   |
|          |                    mul_ln49_21_fu_542                    |    2    |    0    |    20   |
|          |                    mul_ln49_24_fu_547                    |    2    |    0    |    20   |
|          |                    mul_ln49_27_fu_552                    |    2    |    0    |    20   |
|          |                      mul_ln74_fu_557                     |    2    |    0    |    27   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                   arg2_read_read_fu_216                  |    0    |    0    |    0    |
|   read   |                   arg1_read_read_fu_222                  |    0    |    0    |    0    |
|          |                   out1_read_read_fu_228                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_234                    |    0    |    0    |    0    |
|          |                    grp_readreq_fu_241                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_248                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln24_1_fu_574                   |    0    |    0    |    0    |
|          |                    trunc_ln31_1_fu_584                   |    0    |    0    |    0    |
|          |                    trunc_ln87_1_fu_594                   |    0    |    0    |    0    |
|          |                      lshr_ln_fu_1089                     |    0    |    0    |    0    |
|          |                   trunc_ln74_3_fu_1107                   |    0    |    0    |    0    |
|          |                    lshr_ln74_1_fu_1123                   |    0    |    0    |    0    |
|          |                   trunc_ln74_5_fu_1141                   |    0    |    0    |    0    |
|          |                    lshr_ln74_2_fu_1157                   |    0    |    0    |    0    |
|          |                   trunc_ln74_7_fu_1175                   |    0    |    0    |    0    |
|          |                    lshr_ln74_3_fu_1191                   |    0    |    0    |    0    |
|          |                   trunc_ln74_9_fu_1201                   |    0    |    0    |    0    |
|partselect|                    lshr_ln74_4_fu_1260                   |    0    |    0    |    0    |
|          |                   trunc_ln74_s_fu_1278                   |    0    |    0    |    0    |
|          |                    lshr_ln74_5_fu_1294                   |    0    |    0    |    0    |
|          |                   trunc_ln74_11_fu_1312                  |    0    |    0    |    0    |
|          |                    lshr_ln74_6_fu_1328                   |    0    |    0    |    0    |
|          |                   trunc_ln74_13_fu_1346                  |    0    |    0    |    0    |
|          |                    lshr_ln74_7_fu_1362                   |    0    |    0    |    0    |
|          |                   trunc_ln74_15_fu_1380                  |    0    |    0    |    0    |
|          |                    lshr_ln74_8_fu_1396                   |    0    |    0    |    0    |
|          |                   trunc_ln74_17_fu_1414                  |    0    |    0    |    0    |
|          |                   trunc_ln74_18_fu_1430                  |    0    |    0    |    0    |
|          |                       tmp_s_fu_1508                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     sext_ln24_fu_604                     |    0    |    0    |    0    |
|   sext   |                     sext_ln31_fu_614                     |    0    |    0    |    0    |
|          |                     sext_ln87_fu_1475                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     zext_ln49_fu_676                     |    0    |    0    |    0    |
|          |                    zext_ln49_1_fu_681                    |    0    |    0    |    0    |
|          |                    zext_ln49_2_fu_687                    |    0    |    0    |    0    |
|          |                    zext_ln49_11_fu_694                   |    0    |    0    |    0    |
|          |                    zext_ln49_18_fu_699                   |    0    |    0    |    0    |
|          |                    zext_ln49_19_fu_704                   |    0    |    0    |    0    |
|          |                    zext_ln49_20_fu_716                   |    0    |    0    |    0    |
|          |                    zext_ln49_3_fu_756                    |    0    |    0    |    0    |
|          |                    zext_ln49_4_fu_764                    |    0    |    0    |    0    |
|          |                    zext_ln49_5_fu_774                    |    0    |    0    |    0    |
|          |                    zext_ln49_6_fu_781                    |    0    |    0    |    0    |
|          |                    zext_ln49_7_fu_788                    |    0    |    0    |    0    |
|          |                    zext_ln49_8_fu_793                    |    0    |    0    |    0    |
|          |                    zext_ln49_9_fu_798                    |    0    |    0    |    0    |
|          |                    zext_ln49_10_fu_802                   |    0    |    0    |    0    |
|          |                    zext_ln49_12_fu_821                   |    0    |    0    |    0    |
|          |                    zext_ln49_13_fu_827                   |    0    |    0    |    0    |
|          |                    zext_ln49_14_fu_832                   |    0    |    0    |    0    |
|   zext   |                    zext_ln49_15_fu_836                   |    0    |    0    |    0    |
|          |                    zext_ln49_16_fu_860                   |    0    |    0    |    0    |
|          |                    zext_ln49_17_fu_889                   |    0    |    0    |    0    |
|          |                   zext_ln49_21_fu_1020                   |    0    |    0    |    0    |
|          |                    zext_ln74_1_fu_1099                   |    0    |    0    |    0    |
|          |                    zext_ln74_2_fu_1133                   |    0    |    0    |    0    |
|          |                    zext_ln74_3_fu_1167                   |    0    |    0    |    0    |
|          |                    zext_ln74_4_fu_1247                   |    0    |    0    |    0    |
|          |                    zext_ln74_5_fu_1270                   |    0    |    0    |    0    |
|          |                    zext_ln74_6_fu_1304                   |    0    |    0    |    0    |
|          |                    zext_ln74_7_fu_1338                   |    0    |    0    |    0    |
|          |                    zext_ln74_8_fu_1372                   |    0    |    0    |    0    |
|          |                    zext_ln74_9_fu_1406                   |    0    |    0    |    0    |
|          |                     zext_ln74_fu_1485                    |    0    |    0    |    0    |
|          |                     zext_ln75_fu_1499                    |    0    |    0    |    0    |
|          |                    zext_ln75_1_fu_1518                   |    0    |    0    |    0    |
|          |                    zext_ln75_2_fu_1522                   |    0    |    0    |    0    |
|          |                     zext_ln76_fu_1532                    |    0    |    0    |    0    |
|          |                    zext_ln76_1_fu_1549                   |    0    |    0    |    0    |
|          |                    zext_ln76_2_fu_1553                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln74_fu_1085                    |    0    |    0    |    0    |
|          |                   trunc_ln74_1_fu_1103                   |    0    |    0    |    0    |
|          |                   trunc_ln74_2_fu_1137                   |    0    |    0    |    0    |
|          |                   trunc_ln74_4_fu_1171                   |    0    |    0    |    0    |
|          |                   trunc_ln74_6_fu_1250                   |    0    |    0    |    0    |
|   trunc  |                   trunc_ln74_8_fu_1274                   |    0    |    0    |    0    |
|          |                   trunc_ln74_10_fu_1308                  |    0    |    0    |    0    |
|          |                   trunc_ln74_12_fu_1342                  |    0    |    0    |    0    |
|          |                   trunc_ln74_14_fu_1376                  |    0    |    0    |    0    |
|          |                   trunc_ln74_16_fu_1410                  |    0    |    0    |    0    |
|          |                   trunc_ln74_19_fu_1489                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
| bitselect|                        tmp_fu_1541                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |   218   |   2068  |   7640  |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add120134_loc_reg_1563 |   64   |
|add120_1135_loc_reg_1569|   64   |
|add120_2136_loc_reg_1575|   64   |
|add120_3137_loc_reg_1581|   64   |
|add120_4138_loc_reg_1587|   64   |
|add120_5139_loc_reg_1593|   64   |
|add120_6140_loc_reg_1599|   64   |
|add120_7141_loc_reg_1605|   64   |
|add120_8142_loc_reg_1611|   64   |
|add120_9143_loc_reg_1617|   64   |
|  add_ln49_18_reg_1897  |   64   |
|  add_ln49_25_reg_1902  |   64   |
|   add_ln75_1_reg_1989  |   25   |
|   add_ln76_1_reg_1995  |   26   |
|  arg1_r_1_loc_reg_1689 |   32   |
|  arg1_r_2_loc_reg_1695 |   32   |
|  arg1_r_3_loc_reg_1701 |   32   |
|  arg1_r_4_loc_reg_1707 |   32   |
|  arg1_r_5_loc_reg_1713 |   32   |
|  arg1_r_6_loc_reg_1719 |   32   |
|  arg1_r_7_loc_reg_1725 |   32   |
|  arg1_r_8_loc_reg_1731 |   32   |
|  arg1_r_9_loc_reg_1737 |   32   |
|   arg1_r_loc_reg_1683  |   32   |
|  arg2_r_1_loc_reg_1629 |   32   |
|  arg2_r_2_loc_reg_1635 |   32   |
|  arg2_r_3_loc_reg_1641 |   32   |
|  arg2_r_4_loc_reg_1647 |   32   |
|  arg2_r_5_loc_reg_1653 |   32   |
|  arg2_r_6_loc_reg_1659 |   32   |
|  arg2_r_7_loc_reg_1665 |   32   |
|  arg2_r_8_loc_reg_1671 |   32   |
|  arg2_r_9_loc_reg_1677 |   32   |
|   arg2_r_loc_reg_1623  |   32   |
|     arr_1_reg_1933     |   64   |
|     arr_2_reg_1938     |   64   |
|     arr_3_reg_1943     |   64   |
|     arr_4_reg_1948     |   64   |
|     arr_5_reg_1953     |   64   |
|     arr_6_reg_1958     |   64   |
|     arr_7_reg_1963     |   64   |
|     arr_8_reg_1968     |   64   |
|      arr_reg_1829      |   64   |
|  lshr_ln74_3_reg_1979  |   39   |
|   mem_addr_1_reg_1766  |   32   |
|   mem_addr_2_reg_2040  |   32   |
|    mem_addr_reg_1761   |   32   |
|  mul_ln49_10_reg_1843  |   32   |
|  mul_ln49_12_reg_1848  |   32   |
|  mul_ln49_14_reg_1853  |   32   |
|  mul_ln49_16_reg_1858  |   32   |
|  mul_ln49_21_reg_1870  |   32   |
|  mul_ln49_24_reg_1875  |   32   |
|  mul_ln49_27_reg_1880  |   32   |
|  mul_ln49_56_reg_1907  |   64   |
|    out1_w_1_reg_2050   |   25   |
|    out1_w_2_reg_2055   |   27   |
|    out1_w_3_reg_2000   |   25   |
|    out1_w_4_reg_2010   |   26   |
|    out1_w_5_reg_2015   |   25   |
|    out1_w_6_reg_2020   |   26   |
|    out1_w_7_reg_2025   |   25   |
|    out1_w_8_reg_2030   |   26   |
|    out1_w_9_reg_2035   |   25   |
|     out1_w_reg_2045    |   26   |
|         reg_562        |   32   |
|         reg_566        |   32   |
|         reg_570        |   32   |
|  trunc_ln24_1_reg_1743 |   62   |
|  trunc_ln31_1_reg_1749 |   62   |
| trunc_ln74_18_reg_2005 |   39   |
|  trunc_ln74_9_reg_1984 |   26   |
|   trunc_ln74_reg_1973  |   26   |
|  trunc_ln87_1_reg_1755 |   62   |
|  zext_ln49_11_reg_1863 |   64   |
|  zext_ln49_18_reg_1885 |   64   |
|  zext_ln49_19_reg_1892 |   64   |
|  zext_ln49_1_reg_1822  |   64   |
|  zext_ln49_2_reg_1834  |   64   |
|   zext_ln49_reg_1810   |   64   |
+------------------------+--------+
|          Total         |  3471  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_readreq_fu_234                    |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_readreq_fu_241                    |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_writeresp_fu_248                   |  p0  |   2  |   1  |    2   |
|                   grp_writeresp_fu_248                   |  p1  |   2  |  32  |   64   ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p2  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p3  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p4  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p5  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p6  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p7  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p8  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290 |  p9  |   2  |  64  |   128  ||    9    |
|   grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333   |  p3  |   2  |  26  |   52   ||    9    |
|   grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333   |  p4  |   2  |  25  |   50   ||    9    |
|   grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333   |  p5  |   2  |  27  |   54   ||    9    |
|                        grp_fu_350                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_350                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_354                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_354                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_358                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_358                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_362                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_362                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_366                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_366                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_370                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_370                        |  p1  |   2  |  32  |   64   ||    9    |
|                        grp_fu_506                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_511                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_516                        |  p0  |   2  |  32  |   64   ||    9    |
|                        grp_fu_516                        |  p1  |   2  |   7  |   14   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |  2348  ||  13.237 ||   261   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   218  |    -   |  2068  |  7640  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   261  |
|  Register |    -   |    -   |  3471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   218  |   13   |  5539  |  7901  |
+-----------+--------+--------+--------+--------+
