<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rte_io.h source code [dpdk/lib/librte_eal/common/include/generic/rte_io.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk/lib/librte_eal/common/include/generic/rte_io.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>dpdk</a>/<a href='../../../..'>lib</a>/<a href='../../..'>librte_eal</a>/<a href='../..'>common</a>/<a href='..'>include</a>/<a href='./'>generic</a>/<a href='rte_io.h.html'>rte_io.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2016 Cavium, Inc</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_RTE_IO_H_">_RTE_IO_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_RTE_IO_H_" data-ref="_M/_RTE_IO_H_">_RTE_IO_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i class="doc">/**</i></td></tr>
<tr><th id="9">9</th><td><i class="doc"> *<span class="command"> @file</span></i></td></tr>
<tr><th id="10">10</th><td><i class="doc"> * I/O device memory operations</i></td></tr>
<tr><th id="11">11</th><td><i class="doc"> *</i></td></tr>
<tr><th id="12">12</th><td><i class="doc"> * This file defines the generic API for I/O device memory read/write operations</i></td></tr>
<tr><th id="13">13</th><td><i class="doc"> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../rte_common.h.html">&lt;rte_common.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../arch/x86/rte_atomic.h.html">&lt;rte_atomic.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifdef</span> <span class="macro" data-ref="_M/__DOXYGEN__">__DOXYGEN__</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i class="doc">/**</i></td></tr>
<tr><th id="22">22</th><td><i class="doc"> * Read a 8-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="23">23</th><td><i class="doc"> *</i></td></tr>
<tr><th id="24">24</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="25">25</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="26">26</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="27">27</th><td><i class="doc"> *</i></td></tr>
<tr><th id="28">28</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="29">29</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="30">30</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="31">31</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="32">32</th><td><i class="doc"> */</i></td></tr>
<tr><th id="33">33</th><td><em>static</em> <b>inline</b> uint8_t</td></tr>
<tr><th id="34">34</th><td>rte_read8_relaxed(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i class="doc">/**</i></td></tr>
<tr><th id="37">37</th><td><i class="doc"> * Read a 16-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="38">38</th><td><i class="doc"> *</i></td></tr>
<tr><th id="39">39</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> *</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> */</i></td></tr>
<tr><th id="48">48</th><td><em>static</em> <b>inline</b> uint16_t</td></tr>
<tr><th id="49">49</th><td>rte_read16_relaxed(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc">/**</i></td></tr>
<tr><th id="52">52</th><td><i class="doc"> * Read a 32-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> *</i></td></tr>
<tr><th id="54">54</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="55">55</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> *</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="60">60</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="61">61</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="62">62</th><td><i class="doc"> */</i></td></tr>
<tr><th id="63">63</th><td><em>static</em> <b>inline</b> uint32_t</td></tr>
<tr><th id="64">64</th><td>rte_read32_relaxed(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i class="doc">/**</i></td></tr>
<tr><th id="67">67</th><td><i class="doc"> * Read a 64-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="68">68</th><td><i class="doc"> *</i></td></tr>
<tr><th id="69">69</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> *</i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="76">76</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> */</i></td></tr>
<tr><th id="78">78</th><td><em>static</em> <b>inline</b> uint64_t</td></tr>
<tr><th id="79">79</th><td>rte_read64_relaxed(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc">/**</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> * Write a 8-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> *</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> *</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="89">89</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="90">90</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> */</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="95">95</th><td>rte_write8_relaxed(uint8_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i class="doc">/**</i></td></tr>
<tr><th id="98">98</th><td><i class="doc"> * Write a 16-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc"> *</i></td></tr>
<tr><th id="100">100</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="102">102</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="103">103</th><td><i class="doc"> *</i></td></tr>
<tr><th id="104">104</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="105">105</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="108">108</th><td><i class="doc"> */</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="110">110</th><td>rte_write16_relaxed(uint16_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i class="doc">/**</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> * Write a 32-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> *</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="116">116</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="117">117</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc"> *</i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="120">120</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="121">121</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="122">122</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="123">123</th><td><i class="doc"> */</i></td></tr>
<tr><th id="124">124</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="125">125</th><td>rte_write32_relaxed(uint32_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i class="doc">/**</i></td></tr>
<tr><th id="128">128</th><td><i class="doc"> * Write a 64-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc"> *</i></td></tr>
<tr><th id="130">130</th><td><i class="doc"> * The relaxed version does not have additional I/O memory barrier, useful in</i></td></tr>
<tr><th id="131">131</th><td><i class="doc"> * accessing the device registers of integrated controllers which implicitly</i></td></tr>
<tr><th id="132">132</th><td><i class="doc"> * strongly ordered with respect to memory access.</i></td></tr>
<tr><th id="133">133</th><td><i class="doc"> *</i></td></tr>
<tr><th id="134">134</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="135">135</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="137">137</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="138">138</th><td><i class="doc"> */</i></td></tr>
<tr><th id="139">139</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="140">140</th><td>rte_write64_relaxed(uint64_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i class="doc">/**</i></td></tr>
<tr><th id="143">143</th><td><i class="doc"> * Read a 8-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc"> *</i></td></tr>
<tr><th id="145">145</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="146">146</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="147">147</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="148">148</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="149">149</th><td><i class="doc"> */</i></td></tr>
<tr><th id="150">150</th><td><em>static</em> <b>inline</b> uint8_t</td></tr>
<tr><th id="151">151</th><td>rte_read8(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i class="doc">/**</i></td></tr>
<tr><th id="154">154</th><td><i class="doc"> * Read a 16-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="155">155</th><td><i class="doc"> *</i></td></tr>
<tr><th id="156">156</th><td><i class="doc"> *</i></td></tr>
<tr><th id="157">157</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="158">158</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="159">159</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="160">160</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="161">161</th><td><i class="doc"> */</i></td></tr>
<tr><th id="162">162</th><td><em>static</em> <b>inline</b> uint16_t</td></tr>
<tr><th id="163">163</th><td>rte_read16(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i class="doc">/**</i></td></tr>
<tr><th id="166">166</th><td><i class="doc"> * Read a 32-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="167">167</th><td><i class="doc"> *</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> */</i></td></tr>
<tr><th id="173">173</th><td><em>static</em> <b>inline</b> uint32_t</td></tr>
<tr><th id="174">174</th><td>rte_read32(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i class="doc">/**</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> * Read a 64-bit value from I/O device memory address *addr*.</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> *</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> *  I/O memory address to read the value from</i></td></tr>
<tr><th id="181">181</th><td><i class="doc"> * <span class="command">@return</span></i></td></tr>
<tr><th id="182">182</th><td><i class="doc"> *  read value</i></td></tr>
<tr><th id="183">183</th><td><i class="doc"> */</i></td></tr>
<tr><th id="184">184</th><td><em>static</em> <b>inline</b> uint64_t</td></tr>
<tr><th id="185">185</th><td>rte_read64(<em>const</em> <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i class="doc">/**</i></td></tr>
<tr><th id="188">188</th><td><i class="doc"> * Write a 8-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="189">189</th><td><i class="doc"> *</i></td></tr>
<tr><th id="190">190</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="192">192</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> */</i></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="197">197</th><td>rte_write8(uint8_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i class="doc">/**</i></td></tr>
<tr><th id="200">200</th><td><i class="doc"> * Write a 16-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc"> *</i></td></tr>
<tr><th id="202">202</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="203">203</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="204">204</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="205">205</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="206">206</th><td><i class="doc"> */</i></td></tr>
<tr><th id="207">207</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="208">208</th><td>rte_write16(uint16_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i class="doc">/**</i></td></tr>
<tr><th id="211">211</th><td><i class="doc"> * Write a 32-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="212">212</th><td><i class="doc"> *</i></td></tr>
<tr><th id="213">213</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="214">214</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="215">215</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="216">216</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="217">217</th><td><i class="doc"> */</i></td></tr>
<tr><th id="218">218</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="219">219</th><td>rte_write32(uint32_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i class="doc">/**</i></td></tr>
<tr><th id="222">222</th><td><i class="doc"> * Write a 64-bit value to I/O device memory address *addr*.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc"> *</i></td></tr>
<tr><th id="224">224</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">value</span></i></td></tr>
<tr><th id="225">225</th><td><i class="doc"> *  Value to write</i></td></tr>
<tr><th id="226">226</th><td><i class="doc"> * <span class="command">@param</span> <span class="arg">addr</span></i></td></tr>
<tr><th id="227">227</th><td><i class="doc"> *  I/O memory address to write the value to</i></td></tr>
<tr><th id="228">228</th><td><i class="doc"> */</i></td></tr>
<tr><th id="229">229</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="230">230</th><td>rte_write64(uint64_t value, <em>volatile</em> <em>void</em> *addr);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="19">endif</span> /* __DOXYGEN__ */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="234">ifndef</span> <span class="macro" data-ref="_M/RTE_OVERRIDE_IO_H">RTE_OVERRIDE_IO_H</span></u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a></td></tr>
<tr><th id="237">237</th><td><dfn class="decl def fn" id="rte_read8_relaxed" title='rte_read8_relaxed' data-ref="rte_read8_relaxed">rte_read8_relaxed</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col1 decl" id="1addr" title='addr' data-type='const volatile void *' data-ref="1addr">addr</dfn>)</td></tr>
<tr><th id="238">238</th><td>{</td></tr>
<tr><th id="239">239</th><td>	<b>return</b> *(<em>const</em> <em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *)<a class="local col1 ref" href="#1addr" title='addr' data-ref="1addr">addr</a>;</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a></td></tr>
<tr><th id="243">243</th><td><dfn class="decl def fn" id="rte_read16_relaxed" title='rte_read16_relaxed' data-ref="rte_read16_relaxed">rte_read16_relaxed</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col2 decl" id="2addr" title='addr' data-type='const volatile void *' data-ref="2addr">addr</dfn>)</td></tr>
<tr><th id="244">244</th><td>{</td></tr>
<tr><th id="245">245</th><td>	<b>return</b> *(<em>const</em> <em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *)<a class="local col2 ref" href="#2addr" title='addr' data-ref="2addr">addr</a>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="249">249</th><td><dfn class="decl def fn" id="rte_read32_relaxed" title='rte_read32_relaxed' data-ref="rte_read32_relaxed">rte_read32_relaxed</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col3 decl" id="3addr" title='addr' data-type='const volatile void *' data-ref="3addr">addr</dfn>)</td></tr>
<tr><th id="250">250</th><td>{</td></tr>
<tr><th id="251">251</th><td>	<b>return</b> *(<em>const</em> <em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col3 ref" href="#3addr" title='addr' data-ref="3addr">addr</a>;</td></tr>
<tr><th id="252">252</th><td>}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a></td></tr>
<tr><th id="255">255</th><td><dfn class="decl def fn" id="rte_read64_relaxed" title='rte_read64_relaxed' data-ref="rte_read64_relaxed">rte_read64_relaxed</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col4 decl" id="4addr" title='addr' data-type='const volatile void *' data-ref="4addr">addr</dfn>)</td></tr>
<tr><th id="256">256</th><td>{</td></tr>
<tr><th id="257">257</th><td>	<b>return</b> *(<em>const</em> <em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *)<a class="local col4 ref" href="#4addr" title='addr' data-ref="4addr">addr</a>;</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="261">261</th><td><dfn class="decl def fn" id="rte_write8_relaxed" title='rte_write8_relaxed' data-ref="rte_write8_relaxed">rte_write8_relaxed</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="5value" title='value' data-type='uint8_t' data-ref="5value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col6 decl" id="6addr" title='addr' data-type='volatile void *' data-ref="6addr">addr</dfn>)</td></tr>
<tr><th id="262">262</th><td>{</td></tr>
<tr><th id="263">263</th><td>	*(<em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *)<a class="local col6 ref" href="#6addr" title='addr' data-ref="6addr">addr</a> = <a class="local col5 ref" href="#5value" title='value' data-ref="5value">value</a>;</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="267">267</th><td><dfn class="decl def fn" id="rte_write16_relaxed" title='rte_write16_relaxed' data-ref="rte_write16_relaxed">rte_write16_relaxed</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="7value" title='value' data-type='uint16_t' data-ref="7value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col8 decl" id="8addr" title='addr' data-type='volatile void *' data-ref="8addr">addr</dfn>)</td></tr>
<tr><th id="268">268</th><td>{</td></tr>
<tr><th id="269">269</th><td>	*(<em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *)<a class="local col8 ref" href="#8addr" title='addr' data-ref="8addr">addr</a> = <a class="local col7 ref" href="#7value" title='value' data-ref="7value">value</a>;</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="273">273</th><td><dfn class="decl def fn" id="rte_write32_relaxed" title='rte_write32_relaxed' data-ref="rte_write32_relaxed">rte_write32_relaxed</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="9value" title='value' data-type='uint32_t' data-ref="9value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col0 decl" id="10addr" title='addr' data-type='volatile void *' data-ref="10addr">addr</dfn>)</td></tr>
<tr><th id="274">274</th><td>{</td></tr>
<tr><th id="275">275</th><td>	*(<em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col0 ref" href="#10addr" title='addr' data-ref="10addr">addr</a> = <a class="local col9 ref" href="#9value" title='value' data-ref="9value">value</a>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="279">279</th><td><dfn class="decl def fn" id="rte_write64_relaxed" title='rte_write64_relaxed' data-ref="rte_write64_relaxed">rte_write64_relaxed</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="11value" title='value' data-type='uint64_t' data-ref="11value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col2 decl" id="12addr" title='addr' data-type='volatile void *' data-ref="12addr">addr</dfn>)</td></tr>
<tr><th id="280">280</th><td>{</td></tr>
<tr><th id="281">281</th><td>	*(<em>volatile</em> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *)<a class="local col2 ref" href="#12addr" title='addr' data-ref="12addr">addr</a> = <a class="local col1 ref" href="#11value" title='value' data-ref="11value">value</a>;</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a></td></tr>
<tr><th id="285">285</th><td><dfn class="decl def fn" id="rte_read8" title='rte_read8' data-ref="rte_read8">rte_read8</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col3 decl" id="13addr" title='addr' data-type='const volatile void *' data-ref="13addr">addr</dfn>)</td></tr>
<tr><th id="286">286</th><td>{</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="14val" title='val' data-type='uint8_t' data-ref="14val">val</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a> = <a class="ref fn" href="#rte_read8_relaxed" title='rte_read8_relaxed' data-ref="rte_read8_relaxed">rte_read8_relaxed</a>(<a class="local col3 ref" href="#13addr" title='addr' data-ref="13addr">addr</a>);</td></tr>
<tr><th id="289">289</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#80" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_rmb">rte_io_rmb</a>();</td></tr>
<tr><th id="290">290</th><td>	<b>return</b> <a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a></td></tr>
<tr><th id="294">294</th><td><dfn class="decl def fn" id="rte_read16" title='rte_read16' data-ref="rte_read16">rte_read16</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col5 decl" id="15addr" title='addr' data-type='const volatile void *' data-ref="15addr">addr</dfn>)</td></tr>
<tr><th id="295">295</th><td>{</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="16val" title='val' data-type='uint16_t' data-ref="16val">val</dfn>;</td></tr>
<tr><th id="297">297</th><td>	<a class="local col6 ref" href="#16val" title='val' data-ref="16val">val</a> = <a class="ref fn" href="#rte_read16_relaxed" title='rte_read16_relaxed' data-ref="rte_read16_relaxed">rte_read16_relaxed</a>(<a class="local col5 ref" href="#15addr" title='addr' data-ref="15addr">addr</a>);</td></tr>
<tr><th id="298">298</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#80" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_rmb">rte_io_rmb</a>();</td></tr>
<tr><th id="299">299</th><td>	<b>return</b> <a class="local col6 ref" href="#16val" title='val' data-ref="16val">val</a>;</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="303">303</th><td><dfn class="decl def fn" id="rte_read32" title='rte_read32' data-ref="rte_read32">rte_read32</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col7 decl" id="17addr" title='addr' data-type='const volatile void *' data-ref="17addr">addr</dfn>)</td></tr>
<tr><th id="304">304</th><td>{</td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="18val" title='val' data-type='uint32_t' data-ref="18val">val</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<a class="local col8 ref" href="#18val" title='val' data-ref="18val">val</a> = <a class="ref fn" href="#rte_read32_relaxed" title='rte_read32_relaxed' data-ref="rte_read32_relaxed">rte_read32_relaxed</a>(<a class="local col7 ref" href="#17addr" title='addr' data-ref="17addr">addr</a>);</td></tr>
<tr><th id="307">307</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#80" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_rmb">rte_io_rmb</a>();</td></tr>
<tr><th id="308">308</th><td>	<b>return</b> <a class="local col8 ref" href="#18val" title='val' data-ref="18val">val</a>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a></td></tr>
<tr><th id="312">312</th><td><dfn class="decl def fn" id="rte_read64" title='rte_read64' data-ref="rte_read64">rte_read64</dfn>(<em>const</em> <em>volatile</em> <em>void</em> *<dfn class="local col9 decl" id="19addr" title='addr' data-type='const volatile void *' data-ref="19addr">addr</dfn>)</td></tr>
<tr><th id="313">313</th><td>{</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20val" title='val' data-type='uint64_t' data-ref="20val">val</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a> = <a class="ref fn" href="#rte_read64_relaxed" title='rte_read64_relaxed' data-ref="rte_read64_relaxed">rte_read64_relaxed</a>(<a class="local col9 ref" href="#19addr" title='addr' data-ref="19addr">addr</a>);</td></tr>
<tr><th id="316">316</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#80" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_rmb">rte_io_rmb</a>();</td></tr>
<tr><th id="317">317</th><td>	<b>return</b> <a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="321">321</th><td><dfn class="decl def fn" id="rte_write8" title='rte_write8' data-ref="rte_write8">rte_write8</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="21value" title='value' data-type='uint8_t' data-ref="21value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col2 decl" id="22addr" title='addr' data-type='volatile void *' data-ref="22addr">addr</dfn>)</td></tr>
<tr><th id="322">322</th><td>{</td></tr>
<tr><th id="323">323</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#78" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_wmb">rte_io_wmb</a>();</td></tr>
<tr><th id="324">324</th><td>	<a class="ref fn" href="#rte_write8_relaxed" title='rte_write8_relaxed' data-ref="rte_write8_relaxed">rte_write8_relaxed</a>(<a class="local col1 ref" href="#21value" title='value' data-ref="21value">value</a>, <a class="local col2 ref" href="#22addr" title='addr' data-ref="22addr">addr</a>);</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="328">328</th><td><dfn class="decl def fn" id="rte_write16" title='rte_write16' data-ref="rte_write16">rte_write16</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="23value" title='value' data-type='uint16_t' data-ref="23value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col4 decl" id="24addr" title='addr' data-type='volatile void *' data-ref="24addr">addr</dfn>)</td></tr>
<tr><th id="329">329</th><td>{</td></tr>
<tr><th id="330">330</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#78" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_wmb">rte_io_wmb</a>();</td></tr>
<tr><th id="331">331</th><td>	<a class="ref fn" href="#rte_write16_relaxed" title='rte_write16_relaxed' data-ref="rte_write16_relaxed">rte_write16_relaxed</a>(<a class="local col3 ref" href="#23value" title='value' data-ref="23value">value</a>, <a class="local col4 ref" href="#24addr" title='addr' data-ref="24addr">addr</a>);</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="335">335</th><td><dfn class="decl def fn" id="rte_write32" title='rte_write32' data-ref="rte_write32">rte_write32</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="25value" title='value' data-type='uint32_t' data-ref="25value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col6 decl" id="26addr" title='addr' data-type='volatile void *' data-ref="26addr">addr</dfn>)</td></tr>
<tr><th id="336">336</th><td>{</td></tr>
<tr><th id="337">337</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#78" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_wmb">rte_io_wmb</a>();</td></tr>
<tr><th id="338">338</th><td>	<a class="ref fn" href="#rte_write32_relaxed" title='rte_write32_relaxed' data-ref="rte_write32_relaxed">rte_write32_relaxed</a>(<a class="local col5 ref" href="#25value" title='value' data-ref="25value">value</a>, <a class="local col6 ref" href="#26addr" title='addr' data-ref="26addr">addr</a>);</td></tr>
<tr><th id="339">339</th><td>}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><em>static</em> <a class="macro" href="../rte_common.h.html#117" title="inline __attribute__((always_inline))" data-ref="_M/__rte_always_inline">__rte_always_inline</a> <em>void</em></td></tr>
<tr><th id="342">342</th><td><dfn class="decl def fn" id="rte_write64" title='rte_write64' data-ref="rte_write64">rte_write64</dfn>(<a class="typedef" href="../../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="27value" title='value' data-type='uint64_t' data-ref="27value">value</dfn>, <em>volatile</em> <em>void</em> *<dfn class="local col8 decl" id="28addr" title='addr' data-type='volatile void *' data-ref="28addr">addr</dfn>)</td></tr>
<tr><th id="343">343</th><td>{</td></tr>
<tr><th id="344">344</th><td>	<a class="macro" href="../arch/x86/rte_atomic.h.html#78" title="do { __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;); } while(0)" data-ref="_M/rte_io_wmb">rte_io_wmb</a>();</td></tr>
<tr><th id="345">345</th><td>	<a class="ref fn" href="#rte_write64_relaxed" title='rte_write64_relaxed' data-ref="rte_write64_relaxed">rte_write64_relaxed</a>(<a class="local col7 ref" href="#27value" title='value' data-ref="27value">value</a>, <a class="local col8 ref" href="#28addr" title='addr' data-ref="28addr">addr</a>);</td></tr>
<tr><th id="346">346</th><td>}</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#<span data-ppcond="234">endif</span> /* RTE_OVERRIDE_IO_H */</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#<span data-ppcond="5">endif</span> /* _RTE_IO_H_ */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../drivers/crypto/virtio/virtio_pci.c.html'>dpdk/drivers/crypto/virtio/virtio_pci.c</a><br/>Generated on <em>2018-Jul-21</em> from project dpdk revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
