{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:12 2022 " "Info: Processing started: Fri Feb 18 21:57:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP2 " "Info: Found entity 1: STEP2" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrla.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contrla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTRLA-trans " "Info: Found design unit 1: CONTRLA-trans" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTRLA " "Info: Found entity 1: CONTRLA" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_ar7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_AR7-trans " "Info: Found design unit 1: REG_AR7-trans" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Info: Found entity 1: REG_AR7" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sft4a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sft4a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFT4A-trans " "Info: Found design unit 1: SFT4A-trans" {  } { { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SFT4A " "Info: Found entity 1: SFT4A" {  } { { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_V-rtl " "Info: Found design unit 1: ALU_V-rtl" {  } { { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_V " "Info: Found entity 1: ALU_V" {  } { { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_V-rtl " "Info: Found design unit 1: COMP_V-rtl" {  } { { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP_V " "Info: Found entity 1: COMP_V" {  } { { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16a_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg16a_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16A_V-rtl " "Info: Found design unit 1: REG16A_V-rtl" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG16A_V " "Info: Found entity 1: REG16A_V" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rega_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGA_V-rtl " "Info: Found design unit 1: REGA_V-rtl" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGA_V " "Info: Found entity 1: REGA_V" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regt_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regt_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGT_V-rtl " "Info: Found design unit 1: REGT_V-rtl" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGT_V " "Info: Found entity 1: REGT_V" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kx9016.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kx9016.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kx9016 " "Info: Found entity 1: kx9016" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ramk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramk-SYN " "Info: Found design unit 1: ramk-SYN" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMK " "Info: Found entity 1: RAMK" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kx9016 " "Info: Elaborating entity \"kx9016\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP2 STEP2:inst17 " "Info: Elaborating entity \"STEP2\" for hierarchy \"STEP2:inst17\"" {  } { { "kx9016.bdf" "inst17" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -144 1584 1680 -48 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTRLA CONTRLA:inst5 " "Info: Elaborating entity \"CONTRLA\" for hierarchy \"CONTRLA:inst5\"" {  } { { "kx9016.bdf" "inst5" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 368 1792 2112 560 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_V COMP_V:inst4 " "Info: Elaborating entity \"COMP_V\" for hierarchy \"COMP_V:inst4\"" {  } { { "kx9016.bdf" "inst4" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 320 1456 1576 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst22 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst22\"" {  } { { "kx9016.bdf" "inst22" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -104 608 688 -64 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGA_V REGA_V:inst10 " "Info: Elaborating entity \"REGA_V\" for hierarchy \"REGA_V:inst10\"" {  } { { "kx9016.bdf" "inst10" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 360 496 648 488 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGT_V REGT_V:inst11 " "Info: Elaborating entity \"REGT_V\" for hierarchy \"REGT_V:inst11\"" {  } { { "kx9016.bdf" "inst11" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 360 992 1144 488 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT4A SFT4A:inst12 " "Info: Elaborating entity \"SFT4A\" for hierarchy \"SFT4A:inst12\"" {  } { { "kx9016.bdf" "inst12" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 208 992 1128 304 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_V ALU_V:inst1 " "Info: Elaborating entity \"ALU_V\" for hierarchy \"ALU_V:inst1\"" {  } { { "kx9016.bdf" "inst1" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 64 984 1136 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:inst8 " "Info: Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:inst8\"" {  } { { "kx9016.bdf" "inst8" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 64 504 648 160 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMK RAMK:inst7 " "Info: Elaborating entity \"RAMK\" for hierarchy \"RAMK:inst7\"" {  } { { "kx9016.bdf" "inst7" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 80 1808 2024 216 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "altsyncram_component" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAMK:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../code/test.mif " "Info: Parameter \"init_file\" = \"../code/test.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbd1 " "Info: Found entity 1: altsyncram_fbd1" {  } { { "db/altsyncram_fbd1.tdf" "" { Text "D:/Documents/Thesis/kx9016/db/altsyncram_fbd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbd1 RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_fbd1:auto_generated " "Info: Elaborating entity \"altsyncram_fbd1\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_fbd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 127 test.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (127) in the Memory Initialization File \"test.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16A_V REG16A_V:inst2 " "Info: Elaborating entity \"REG16A_V\" for hierarchy \"REG16A_V:inst2\"" {  } { { "kx9016.bdf" "inst2" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 296 1640 1736 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "REG_AR7:inst8\|ramdata " "Info: RAM logic \"REG_AR7:inst8\|ramdata\" is uninferred due to inappropriate RAM size" {  } { { "REG_AR7.vhd" "ramdata" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[0\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[0\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[1\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[1\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[2\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[2\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[3\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[3\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[4\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[4\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[5\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[5\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[6\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[6\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[7\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[7\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[8\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[8\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[9\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[9\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[10\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[10\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[11\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[11\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[12\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[12\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[13\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[13\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[14\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[14\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[15\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[15\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "addrRegRd GND " "Warning (13410): Pin \"addrRegRd\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 1600 1776 680 "addrRegRd" "" } { 656 1568 1623 672 "addrRegRd" "" } { 560 1856 1872 622 "addrRegRd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte1 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte2 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte3 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte4 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte5 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte6 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte7 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "959 " "Info: Implemented 959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Info: Implemented 140 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Info: Implemented 784 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4473 " "Info: Peak virtual memory: 4473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:16 2022 " "Info: Processing ended: Fri Feb 18 21:57:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:17 2022 " "Info: Processing started: Fri Feb 18 21:57:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kx9016 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"kx9016\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 1480 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 1481 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 1482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "159 159 " "Critical Warning: No exact pin location assignment(s) for 159 pins of 159 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[15\] " "Info: Pin BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[14\] " "Info: Pin BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[13\] " "Info: Pin BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[12\] " "Info: Pin BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[11\] " "Info: Pin BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[10\] " "Info: Pin BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[9\] " "Info: Pin BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[8\] " "Info: Pin BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T1 } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 864 1040 680 "T1" "" } { -112 1760 1776 -64 "T1" "" } { 192 1760 1808 204 "T1" "" } { 112 1632 1672 128 "T1" "" } { 656 808 864 672 "T1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T2 } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 864 1040 712 "T2" "" } { 408 648 696 420 "T2" "" } { 240 648 704 252 "T2" "" } { 160 744 784 179 "T2" "" } { 385 1280 1304 400 "T2" "" } { 264 1514 1568 280 "T2" "" } { -96 1720 1736 -64 "T2" "" } { 688 808 864 704 "T2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrWr " "Info: Pin instrWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 1360 1536 584 "instrWr" "" } { 296 1514 1568 316 "InstrWr" "" } { 560 1328 1374 576 "InstrWr" "" } { 560 1984 2000 622 "InstrWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CompOut " "Info: Pin CompOut not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CompOut } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CompOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VMA " "Info: Pin VMA not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { VMA } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1360 1536 648 "VMA" "" } { -56 514 576 -40 "VMA" "" } { 624 1328 1360 640 "VMA" "" } { 560 2064 2080 622 "VMA" "" } { 16 1832 1896 32 "VMA" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[15\] " "Info: Pin AR\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[14\] " "Info: Pin AR\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[13\] " "Info: Pin AR\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[12\] " "Info: Pin AR\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[11\] " "Info: Pin AR\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[10\] " "Info: Pin AR\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[9\] " "Info: Pin AR\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[8\] " "Info: Pin AR\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Info: Pin AR\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Info: Pin AR\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Info: Pin AR\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Info: Pin AR\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Info: Pin AR\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Info: Pin AR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Info: Pin AR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Info: Pin AR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { -24 514 576 -4 "AR\[15\]" "" } { -40 898 944 -20 "AR\[15\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegWr " "Info: Pin addrRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 1360 1536 680 "addrRegWr" "" } { 440 648 713 452 "addrRegWr" "" } { 656 1328 1383 672 "addrRegWr" "" } { 560 1840 1856 622 "addrRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutRegWr " "Info: Pin OutRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OutRegWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 1360 1536 712 "OutRegWr" "" } { 416 1280 1343 437 "OutRegWr" "" } { 688 1328 1379 704 "OutRegWr" "" } { 560 1870 1888 620 "OutRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutRegRd " "Info: Pin OutRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OutRegRd } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 1600 1776 712 "OutRegRd" "" } { 424 1144 1205 440 "OutRegRd" "" } { 688 1568 1619 704 "OutRegRd" "" } { 560 1888 1904 622 "OutRegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[15\] " "Info: Pin ALU\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[14\] " "Info: Pin ALU\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[13\] " "Info: Pin ALU\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[12\] " "Info: Pin ALU\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[11\] " "Info: Pin ALU\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[10\] " "Info: Pin ALU\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[9\] " "Info: Pin ALU\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[8\] " "Info: Pin ALU\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[15\] " "Info: Pin OpRegBus\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[14\] " "Info: Pin OpRegBus\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[13\] " "Info: Pin OpRegBus\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[12\] " "Info: Pin OpRegBus\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[11\] " "Info: Pin OpRegBus\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[10\] " "Info: Pin OpRegBus\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[9\] " "Info: Pin OpRegBus\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[8\] " "Info: Pin OpRegBus\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[7\] " "Info: Pin OpRegBus\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[6\] " "Info: Pin OpRegBus\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[5\] " "Info: Pin OpRegBus\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[4\] " "Info: Pin OpRegBus\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[3\] " "Info: Pin OpRegBus\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[2\] " "Info: Pin OpRegBus\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[1\] " "Info: Pin OpRegBus\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[0\] " "Info: Pin OpRegBus\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 728 864 1043 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegWr " "Info: Pin OpRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 536 584 760 552 "OpRegWr" "" } { 560 1968 1984 622 "OpRegWr" "" } { 144 1632 1680 160 "OpRegWr" "" } { 528 544 602 544 "OpRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[3\] " "Info: Pin AluSel\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[2\] " "Info: Pin AluSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[1\] " "Info: Pin AluSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[0\] " "Info: Pin AluSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[2\] " "Info: Pin ShiftSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[1\] " "Info: Pin ShiftSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[0\] " "Info: Pin ShiftSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegRd " "Info: Pin RegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegRd } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 584 760 584 "RegRd" "" } { 112 378 424 128 "RegRd" "" } { 560 2016 2032 622 "RegRd" "" } { 560 544 588 576 "RegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[15\] " "Info: Pin REGn\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[14\] " "Info: Pin REGn\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[13\] " "Info: Pin REGn\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[12\] " "Info: Pin REGn\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[11\] " "Info: Pin REGn\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[10\] " "Info: Pin REGn\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[9\] " "Info: Pin REGn\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[8\] " "Info: Pin REGn\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[7\] " "Info: Pin REGn\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[6\] " "Info: Pin REGn\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[5\] " "Info: Pin REGn\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[4\] " "Info: Pin REGn\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[3\] " "Info: Pin REGn\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[2\] " "Info: Pin REGn\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[1\] " "Info: Pin REGn\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[0\] " "Info: Pin REGn\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWr " "Info: Pin RegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1600 1776 648 "RegWr" "" } { 127 744 787 144 "RegWr" "" } { 624 1568 1604 640 "RegWr" "" } { 560 2032 2048 622 "RegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[2\] " "Info: Pin RegSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[1\] " "Info: Pin RegSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[0\] " "Info: Pin RegSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCRd " "Info: Pin PCRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PCRd } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1600 1776 616 "PCRd" "" } { 240 378 424 256 "PcRd" "" } { 592 1568 1607 608 "PCRd" "" } { 560 1823 1840 621 "PCRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 432 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 433 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 434 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWr " "Info: Pin PCWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PCWr } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 1600 1776 584 "PCWr" "" } { 272 648 704 284 "PCWr" "" } { 560 1568 1607 576 "PCWr" "" } { 560 1807 1824 621 "PCWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { WE } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1360 1536 616 "WE" "" } { -72 898 944 -56 "WE" "" } { 592 1328 1360 608 "WE" "" } { 560 2048 2064 622 "WE" "" } { 112 1760 1808 128 "WE" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 473 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[2\] " "Info: Pin CmpSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 435 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[1\] " "Info: Pin CmpSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 436 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[0\] " "Info: Pin CmpSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegRd " "Info: Pin addrRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegRd } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 1600 1776 680 "addrRegRd" "" } { 656 1568 1623 672 "addrRegRd" "" } { 560 1856 1872 622 "addrRegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[15\] " "Info: Pin OUT\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 438 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[14\] " "Info: Pin OUT\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 439 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[13\] " "Info: Pin OUT\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 440 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[12\] " "Info: Pin OUT\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 441 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[11\] " "Info: Pin OUT\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[10\] " "Info: Pin OUT\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 443 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[9\] " "Info: Pin OUT\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[8\] " "Info: Pin OUT\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Info: Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Info: Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Info: Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Info: Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 449 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Info: Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Info: Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Info: Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Info: Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[15\] " "Info: Pin IN\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[15] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[14\] " "Info: Pin IN\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[14] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Info: Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Info: Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Info: Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Info: Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Info: Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Info: Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Info: Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Info: Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[9\] " "Info: Pin IN\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[9] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[8\] " "Info: Pin IN\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[8] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[11\] " "Info: Pin IN\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[11] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[10\] " "Info: Pin IN\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[10] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[13\] " "Info: Pin IN\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[13] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[12\] " "Info: Pin IN\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { IN[12] } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP " "Info: Pin STEP not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { STEP } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RST } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 1080 1248 584 "RST" "" } { 424 648 696 436 "RST" "" } { 256 648 704 268 "RST" "" } { 408 1144 1200 424 "RST" "" } { 560 1248 1296 576 "RST" "" } { 312 1824 1840 368 "RST" "" } { 128 1632 1672 144 "RST" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CLK } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node STEP (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.reset1 " "Info: Destination node CONTRLA:inst5\|current_state.reset1" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.reset1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.reset3 " "Info: Destination node CONTRLA:inst5\|current_state.reset3" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.reset3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.load3 " "Info: Destination node CONTRLA:inst5\|current_state.load3" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.load3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.store3 " "Info: Destination node CONTRLA:inst5\|current_state.store3" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.store3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.incPC " "Info: Destination node CONTRLA:inst5\|current_state.incPC" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.incPc3 " "Info: Destination node CONTRLA:inst5\|current_state.incPc3" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.incPc3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.loadI2 " "Info: Destination node CONTRLA:inst5\|current_state.loadI2" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.loadI2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.loadI6 " "Info: Destination node CONTRLA:inst5\|current_state.loadI6" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.loadI6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.inc2 " "Info: Destination node CONTRLA:inst5\|current_state.inc2" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.inc2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTRLA:inst5\|current_state.inc4 " "Info: Destination node CONTRLA:inst5\|current_state.inc4" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.inc4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { STEP } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP2:inst17\|inst  " "Info: Automatically promoted node STEP2:inst17\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst17\|inst1 " "Info: Destination node STEP2:inst17\|inst1" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst17\|inst4 " "Info: Destination node STEP2:inst17\|inst4" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 88 288 352 136 "inst4" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1 " "Info: Destination node T1" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T1 } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 864 1040 680 "T1" "" } { -112 1760 1776 -64 "T1" "" } { 192 1760 1808 204 "T1" "" } { 112 1632 1672 128 "T1" "" } { 656 808 864 672 "T1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP2:inst17\|inst1  " "Info: Automatically promoted node STEP2:inst17\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGA_V:inst10\|c_out\[15\] " "Info: Destination node REGA_V:inst10\|c_out\[15\]" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 16 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGA_V:inst10|c_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst17\|inst4 " "Info: Destination node STEP2:inst17\|inst4" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 88 288 352 136 "inst4" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst17\|inst2 " "Info: Destination node STEP2:inst17\|inst2" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21 " "Info: Destination node inst21" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 474 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Info: Destination node inst20" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T2 " "Info: Destination node T2" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T2 } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 864 1040 712 "T2" "" } { 408 648 696 420 "T2" "" } { 240 648 704 252 "T2" "" } { 160 744 784 179 "T2" "" } { 385 1280 1304 400 "T2" "" } { 264 1514 1568 280 "T2" "" } { -96 1720 1736 -64 "T2" "" } { 688 808 864 704 "T2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst17|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Info: Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Info: Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 474 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RST (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RST } } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 568 1080 1248 584 "RST" "" } { 424 648 696 436 "RST" "" } { 256 648 704 268 "RST" "" } { 408 1144 1200 424 "RST" "" } { 560 1248 1296 576 "RST" "" } { 312 1824 1840 368 "RST" "" } { 128 1632 1672 144 "RST" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/kx9016/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "157 unused 3.3V 17 140 0 " "Info: Number of I/O pins in group: 157 (unused VREF, 3.3V VCCIO, 17 input, 140 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.737 ns register register " "Info: Estimated most critical path is register to register delay of 8.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~39 1 REG LAB_X31_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y23; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~39'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~39 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.419 ns) 1.081 ns REG_AR7:inst8\|ramdata~170 2 COMB LAB_X29_Y23 1 " "Info: 2: + IC(0.662 ns) + CELL(0.419 ns) = 1.081 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~170'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.081 ns" { REG_AR7:inst8|ramdata~39 REG_AR7:inst8|ramdata~170 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.642 ns REG_AR7:inst8\|ramdata~171 3 COMB LAB_X29_Y23 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.642 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~171'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { REG_AR7:inst8|ramdata~170 REG_AR7:inst8|ramdata~171 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.420 ns) 2.694 ns REG_AR7:inst8\|ramdata~172 4 COMB LAB_X29_Y21 3 " "Info: 4: + IC(0.632 ns) + CELL(0.420 ns) = 2.694 ns; Loc. = LAB_X29_Y21; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~172'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { REG_AR7:inst8|ramdata~171 REG_AR7:inst8|ramdata~172 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.420 ns) 4.288 ns REGT_V:inst11\|c_out\[3\]~17 5 COMB LAB_X24_Y23 24 " "Info: 5: + IC(1.174 ns) + CELL(0.420 ns) = 4.288 ns; Loc. = LAB_X24_Y23; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[3\]~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.594 ns" { REG_AR7:inst8|ramdata~172 REGT_V:inst11|c_out[3]~17 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 5.290 ns COMP_V:inst4\|LessThan1~7 6 COMB LAB_X23_Y23 1 " "Info: 6: + IC(0.588 ns) + CELL(0.414 ns) = 5.290 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.002 ns" { REGT_V:inst11|c_out[3]~17 COMP_V:inst4|LessThan1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.361 ns COMP_V:inst4\|LessThan1~9 7 COMB LAB_X23_Y23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.361 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.432 ns COMP_V:inst4\|LessThan1~11 8 COMB LAB_X23_Y23 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.432 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.503 ns COMP_V:inst4\|LessThan1~13 9 COMB LAB_X23_Y23 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.503 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.574 ns COMP_V:inst4\|LessThan1~15 10 COMB LAB_X23_Y23 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.574 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.645 ns COMP_V:inst4\|LessThan1~17 11 COMB LAB_X23_Y23 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.645 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.716 ns COMP_V:inst4\|LessThan1~19 12 COMB LAB_X23_Y23 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.716 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.787 ns COMP_V:inst4\|LessThan1~21 13 COMB LAB_X23_Y23 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.787 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.858 ns COMP_V:inst4\|LessThan1~23 14 COMB LAB_X23_Y23 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.858 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.929 ns COMP_V:inst4\|LessThan1~25 15 COMB LAB_X23_Y23 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.929 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.000 ns COMP_V:inst4\|LessThan1~27 16 COMB LAB_X23_Y23 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.000 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.071 ns COMP_V:inst4\|LessThan1~29 17 COMB LAB_X23_Y23 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.071 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.481 ns COMP_V:inst4\|LessThan1~30 18 COMB LAB_X23_Y23 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.481 ns; Loc. = LAB_X23_Y23; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 7.523 ns COMP_V:inst4\|Mux0~13 19 COMB LAB_X23_Y24 1 " "Info: 19: + IC(0.892 ns) + CELL(0.150 ns) = 7.523 ns; Loc. = LAB_X23_Y24; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.042 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.088 ns COMP_V:inst4\|Mux0~14 20 COMB LAB_X23_Y24 6 " "Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 8.088 ns; Loc. = LAB_X23_Y24; Fanout = 6; COMB Node = 'COMP_V:inst4\|Mux0~14'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.653 ns CONTRLA:inst5\|next_state.jmplte6~0 21 COMB LAB_X23_Y24 1 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 8.653 ns; Loc. = LAB_X23_Y24; Fanout = 1; COMB Node = 'CONTRLA:inst5\|next_state.jmplte6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmplte6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.737 ns CONTRLA:inst5\|current_state.jmplte6 22 REG LAB_X23_Y24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 8.737 ns; Loc. = LAB_X23_Y24; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmplte6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|next_state.jmplte6~0 CONTRLA:inst5|current_state.jmplte6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 45.08 % ) " "Info: Total cell delay = 3.939 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.798 ns ( 54.92 % ) " "Info: Total interconnect delay = 4.798 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.737 ns" { REG_AR7:inst8|ramdata~39 REG_AR7:inst8|ramdata~170 REG_AR7:inst8|ramdata~171 REG_AR7:inst8|ramdata~172 REGT_V:inst11|c_out[3]~17 COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmplte6~0 CONTRLA:inst5|current_state.jmplte6 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "140 " "Warning: Found 140 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[15\] 0 " "Info: Pin \"BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[14\] 0 " "Info: Pin \"BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[13\] 0 " "Info: Pin \"BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[12\] 0 " "Info: Pin \"BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[11\] 0 " "Info: Pin \"BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[10\] 0 " "Info: Pin \"BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[9\] 0 " "Info: Pin \"BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[8\] 0 " "Info: Pin \"BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrWr 0 " "Info: Pin \"instrWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CompOut 0 " "Info: Pin \"CompOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VMA 0 " "Info: Pin \"VMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[15\] 0 " "Info: Pin \"AR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[14\] 0 " "Info: Pin \"AR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[13\] 0 " "Info: Pin \"AR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[12\] 0 " "Info: Pin \"AR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[11\] 0 " "Info: Pin \"AR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[10\] 0 " "Info: Pin \"AR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[9\] 0 " "Info: Pin \"AR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[8\] 0 " "Info: Pin \"AR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Info: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Info: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Info: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Info: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Info: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Info: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Info: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Info: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegWr 0 " "Info: Pin \"addrRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutRegWr 0 " "Info: Pin \"OutRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutRegRd 0 " "Info: Pin \"OutRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[15\] 0 " "Info: Pin \"ALU\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[14\] 0 " "Info: Pin \"ALU\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[13\] 0 " "Info: Pin \"ALU\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[12\] 0 " "Info: Pin \"ALU\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[11\] 0 " "Info: Pin \"ALU\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[10\] 0 " "Info: Pin \"ALU\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[9\] 0 " "Info: Pin \"ALU\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[8\] 0 " "Info: Pin \"ALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[7\] 0 " "Info: Pin \"ALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[6\] 0 " "Info: Pin \"ALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[5\] 0 " "Info: Pin \"ALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[4\] 0 " "Info: Pin \"ALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[3\] 0 " "Info: Pin \"ALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[2\] 0 " "Info: Pin \"ALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[1\] 0 " "Info: Pin \"ALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[0\] 0 " "Info: Pin \"ALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[15\] 0 " "Info: Pin \"OpRegBus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[14\] 0 " "Info: Pin \"OpRegBus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[13\] 0 " "Info: Pin \"OpRegBus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[12\] 0 " "Info: Pin \"OpRegBus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[11\] 0 " "Info: Pin \"OpRegBus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[10\] 0 " "Info: Pin \"OpRegBus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[9\] 0 " "Info: Pin \"OpRegBus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[8\] 0 " "Info: Pin \"OpRegBus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[7\] 0 " "Info: Pin \"OpRegBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[6\] 0 " "Info: Pin \"OpRegBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[5\] 0 " "Info: Pin \"OpRegBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[4\] 0 " "Info: Pin \"OpRegBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[3\] 0 " "Info: Pin \"OpRegBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[2\] 0 " "Info: Pin \"OpRegBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[1\] 0 " "Info: Pin \"OpRegBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[0\] 0 " "Info: Pin \"OpRegBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegWr 0 " "Info: Pin \"OpRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[3\] 0 " "Info: Pin \"AluSel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[2\] 0 " "Info: Pin \"AluSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[1\] 0 " "Info: Pin \"AluSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[0\] 0 " "Info: Pin \"AluSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[2\] 0 " "Info: Pin \"ShiftSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[1\] 0 " "Info: Pin \"ShiftSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[0\] 0 " "Info: Pin \"ShiftSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegRd 0 " "Info: Pin \"RegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[15\] 0 " "Info: Pin \"REGn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[14\] 0 " "Info: Pin \"REGn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[13\] 0 " "Info: Pin \"REGn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[12\] 0 " "Info: Pin \"REGn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[11\] 0 " "Info: Pin \"REGn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[10\] 0 " "Info: Pin \"REGn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[9\] 0 " "Info: Pin \"REGn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[8\] 0 " "Info: Pin \"REGn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[7\] 0 " "Info: Pin \"REGn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[6\] 0 " "Info: Pin \"REGn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[5\] 0 " "Info: Pin \"REGn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[4\] 0 " "Info: Pin \"REGn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[3\] 0 " "Info: Pin \"REGn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[2\] 0 " "Info: Pin \"REGn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[1\] 0 " "Info: Pin \"REGn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[0\] 0 " "Info: Pin \"REGn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWr 0 " "Info: Pin \"RegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[2\] 0 " "Info: Pin \"RegSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[1\] 0 " "Info: Pin \"RegSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[0\] 0 " "Info: Pin \"RegSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCRd 0 " "Info: Pin \"PCRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Info: Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Info: Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Info: Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Info: Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Info: Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Info: Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWr 0 " "Info: Pin \"PCWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Info: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[2\] 0 " "Info: Pin \"CmpSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[1\] 0 " "Info: Pin \"CmpSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[0\] 0 " "Info: Pin \"CmpSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegRd 0 " "Info: Pin \"addrRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[15\] 0 " "Info: Pin \"OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[14\] 0 " "Info: Pin \"OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[13\] 0 " "Info: Pin \"OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[12\] 0 " "Info: Pin \"OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[11\] 0 " "Info: Pin \"OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[10\] 0 " "Info: Pin \"OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[9\] 0 " "Info: Pin \"OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[8\] 0 " "Info: Pin \"OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Info: Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Info: Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Info: Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Info: Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Info: Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Info: Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Info: Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Info: Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Thesis/kx9016/kx9016.fit.smsg " "Info: Generated suppressed messages file D:/Documents/Thesis/kx9016/kx9016.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Info: Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:23 2022 " "Info: Processing ended: Fri Feb 18 21:57:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:24 2022 " "Info: Processing started: Fri Feb 18 21:57:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4451 " "Info: Peak virtual memory: 4451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:26 2022 " "Info: Processing ended: Fri Feb 18 21:57:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:27 2022 " "Info: Processing started: Fri Feb 18 21:57:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "STEP " "Info: Assuming node \"STEP\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "61 " "Warning: Found 61 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector7~0 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector7~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr14~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr14~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr14~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "REGA_V:inst10\|c_out\[15\] " "Info: Detected ripple clock \"REGA_V:inst10\|c_out\[15\]\" as buffer" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 16 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGA_V:inst10\|c_out\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[2\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[2\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr11~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr11~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr11~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector7~1 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector7~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr11~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr11~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr11~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst1 " "Info: Detected ripple clock \"STEP2:inst17\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst2 " "Info: Detected ripple clock \"STEP2:inst17\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst17\|inst3 " "Info: Detected gated clock \"STEP2:inst17\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst17\|inst " "Info: Detected ripple clock \"STEP2:inst17\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst17\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.store3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.store3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.store3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register REG16A_V:inst2\|c_out\[4\] register REGT_V:inst11\|v1\[2\] 105.97 MHz 9.437 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 105.97 MHz between source register \"REG16A_V:inst2\|c_out\[4\]\" and destination register \"REGT_V:inst11\|v1\[2\]\" (period= 9.437 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.031 ns + Longest register register " "Info: + Longest register to register delay is 11.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LCFF_X29_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.420 ns) 0.945 ns CONTRLA:inst5\|Selector6~0 2 COMB LCCOMB_X29_Y24_N22 1 " "Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.945 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 1.759 ns CONTRLA:inst5\|Selector6~1 3 COMB LCCOMB_X29_Y24_N18 49 " "Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5\|Selector6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.437 ns) 3.034 ns REG_AR7:inst8\|ramdata~158 4 COMB LCCOMB_X29_Y21_N2 1 " "Info: 4: + IC(0.838 ns) + CELL(0.437 ns) = 3.034 ns; Loc. = LCCOMB_X29_Y21_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~158'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.275 ns" { CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 3.901 ns REG_AR7:inst8\|ramdata~159 5 COMB LCCOMB_X28_Y22_N8 1 " "Info: 5: + IC(0.717 ns) + CELL(0.150 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y22_N8; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~159'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.867 ns" { REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 4.420 ns REG_AR7:inst8\|ramdata~162 6 COMB LCCOMB_X28_Y22_N28 3 " "Info: 6: + IC(0.248 ns) + CELL(0.271 ns) = 4.420 ns; Loc. = LCCOMB_X28_Y22_N28; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~162'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.150 ns) 5.556 ns REGT_V:inst11\|c_out\[1\]~11 7 COMB LCCOMB_X24_Y23_N10 24 " "Info: 7: + IC(0.986 ns) + CELL(0.150 ns) = 5.556 ns; Loc. = LCCOMB_X24_Y23_N10; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[1\]~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.136 ns" { REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.414 ns) 6.242 ns ALU_V:inst1\|Add0~24 8 COMB LCCOMB_X24_Y23_N20 2 " "Info: 8: + IC(0.272 ns) + CELL(0.414 ns) = 6.242 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~24'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.686 ns" { REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.652 ns ALU_V:inst1\|Add0~25 9 COMB LCCOMB_X24_Y23_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 6.652 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.150 ns) 7.750 ns ALU_V:inst1\|Add0~98 10 COMB LCCOMB_X22_Y21_N8 1 " "Info: 10: + IC(0.948 ns) + CELL(0.150 ns) = 7.750 ns; Loc. = LCCOMB_X22_Y21_N8; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~98'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.098 ns" { ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.245 ns) 8.901 ns ALU_V:inst1\|Add0~99 11 COMB LCCOMB_X28_Y21_N4 5 " "Info: 11: + IC(0.906 ns) + CELL(0.245 ns) = 8.901 ns; Loc. = LCCOMB_X28_Y21_N4; Fanout = 5; COMB Node = 'ALU_V:inst1\|Add0~99'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.151 ns" { ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.150 ns) 10.068 ns SFT4A:inst12\|Mux13~0 12 COMB LCCOMB_X25_Y25_N28 1 " "Info: 12: + IC(1.017 ns) + CELL(0.150 ns) = 10.068 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux13~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 10.947 ns SFT4A:inst12\|Mux13~1 13 COMB LCCOMB_X25_Y21_N14 1 " "Info: 13: + IC(0.729 ns) + CELL(0.150 ns) = 10.947 ns; Loc. = LCCOMB_X25_Y21_N14; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux13~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.879 ns" { SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.031 ns REGT_V:inst11\|v1\[2\] 14 REG LCFF_X25_Y21_N15 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.031 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.181 ns ( 28.84 % ) " "Info: Total cell delay = 3.181 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.850 ns ( 71.16 % ) " "Info: Total interconnect delay = 7.850 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "11.031 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "11.031 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~158 {} REG_AR7:inst8|ramdata~159 {} REG_AR7:inst8|ramdata~162 {} REGT_V:inst11|c_out[1]~11 {} ALU_V:inst1|Add0~24 {} ALU_V:inst1|Add0~25 {} ALU_V:inst1|Add0~98 {} ALU_V:inst1|Add0~99 {} SFT4A:inst12|Mux13~0 {} SFT4A:inst12|Mux13~1 {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.525ns 0.664ns 0.838ns 0.717ns 0.248ns 0.986ns 0.272ns 0.000ns 0.948ns 0.906ns 1.017ns 0.729ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.245ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.808 ns - Smallest " "Info: - Smallest clock skew is 1.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.523 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.438 ns) 6.143 ns inst20 4 COMB LCCOMB_X21_Y24_N22 1 " "Info: 4: + IC(1.935 ns) + CELL(0.438 ns) = 6.143 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.373 ns" { STEP2:inst17|inst1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 7.960 ns inst20~clkctrl 5 COMB CLKCTRL_G10 16 " "Info: 5: + IC(1.817 ns) + CELL(0.000 ns) = 7.960 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 9.523 ns REGT_V:inst11\|v1\[2\] 6 REG LCFF_X25_Y21_N15 1 " "Info: 6: + IC(1.026 ns) + CELL(0.537 ns) = 9.523 ns; Loc. = LCFF_X25_Y21_N15; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 29.01 % ) " "Info: Total cell delay = 2.763 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.760 ns ( 70.99 % ) " "Info: Total interconnect delay = 6.760 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.715 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.571 ns inst21 4 COMB LCCOMB_X22_Y22_N4 1 " "Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.801 ns" { STEP2:inst17|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.000 ns) 6.151 ns inst21~clkctrl 5 COMB CLKCTRL_G2 11 " "Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.715 ns REG16A_V:inst2\|c_out\[4\] 6 REG LCFF_X29_Y24_N17 2 " "Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 35.81 % ) " "Info: Total cell delay = 2.763 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.952 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "11.031 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~158 REG_AR7:inst8|ramdata~159 REG_AR7:inst8|ramdata~162 REGT_V:inst11|c_out[1]~11 ALU_V:inst1|Add0~24 ALU_V:inst1|Add0~25 ALU_V:inst1|Add0~98 ALU_V:inst1|Add0~99 SFT4A:inst12|Mux13~0 SFT4A:inst12|Mux13~1 REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "11.031 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~158 {} REG_AR7:inst8|ramdata~159 {} REG_AR7:inst8|ramdata~162 {} REGT_V:inst11|c_out[1]~11 {} ALU_V:inst1|Add0~24 {} ALU_V:inst1|Add0~25 {} ALU_V:inst1|Add0~98 {} ALU_V:inst1|Add0~99 {} SFT4A:inst12|Mux13~0 {} SFT4A:inst12|Mux13~1 {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.525ns 0.664ns 0.838ns 0.717ns 0.248ns 0.986ns 0.272ns 0.000ns 0.948ns 0.906ns 1.017ns 0.729ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.245ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[2] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.935ns 1.817ns 1.026ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STEP register REG_AR7:inst8\|ramdata~38 register CONTRLA:inst5\|current_state.jmpgt6 67.27 MHz 14.865 ns Internal " "Info: Clock \"STEP\" has Internal fmax of 67.27 MHz between source register \"REG_AR7:inst8\|ramdata~38\" and destination register \"CONTRLA:inst5\|current_state.jmpgt6\" (period= 14.865 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns + Longest register register " "Info: + Longest register to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~38 1 REG LCFF_X25_Y26_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 1.189 ns REG_AR7:inst8\|ramdata~175 2 COMB LCCOMB_X29_Y23_N16 1 " "Info: 2: + IC(1.039 ns) + CELL(0.150 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~175'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 1.781 ns REG_AR7:inst8\|ramdata~176 3 COMB LCCOMB_X29_Y23_N14 1 " "Info: 3: + IC(0.442 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~176'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.592 ns" { REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 2.303 ns REG_AR7:inst8\|ramdata~177 4 COMB LCCOMB_X29_Y23_N10 3 " "Info: 4: + IC(0.251 ns) + CELL(0.271 ns) = 2.303 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~177'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.271 ns) 3.534 ns REGT_V:inst11\|c_out\[2\]~20 5 COMB LCCOMB_X24_Y23_N2 24 " "Info: 5: + IC(0.960 ns) + CELL(0.271 ns) = 3.534 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.231 ns" { REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.393 ns) 4.629 ns COMP_V:inst4\|LessThan1~5 6 COMB LCCOMB_X23_Y23_N4 1 " "Info: 6: + IC(0.702 ns) + CELL(0.393 ns) = 4.629 ns; Loc. = LCCOMB_X23_Y23_N4; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.700 ns COMP_V:inst4\|LessThan1~7 7 COMB LCCOMB_X23_Y23_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.700 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.771 ns COMP_V:inst4\|LessThan1~9 8 COMB LCCOMB_X23_Y23_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.771 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.842 ns COMP_V:inst4\|LessThan1~11 9 COMB LCCOMB_X23_Y23_N10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.842 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.913 ns COMP_V:inst4\|LessThan1~13 10 COMB LCCOMB_X23_Y23_N12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.913 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.072 ns COMP_V:inst4\|LessThan1~15 11 COMB LCCOMB_X23_Y23_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.072 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.143 ns COMP_V:inst4\|LessThan1~17 12 COMB LCCOMB_X23_Y23_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.143 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.214 ns COMP_V:inst4\|LessThan1~19 13 COMB LCCOMB_X23_Y23_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.214 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.285 ns COMP_V:inst4\|LessThan1~21 14 COMB LCCOMB_X23_Y23_N20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.285 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.356 ns COMP_V:inst4\|LessThan1~23 15 COMB LCCOMB_X23_Y23_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.356 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.427 ns COMP_V:inst4\|LessThan1~25 16 COMB LCCOMB_X23_Y23_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.427 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.498 ns COMP_V:inst4\|LessThan1~27 17 COMB LCCOMB_X23_Y23_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.498 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.569 ns COMP_V:inst4\|LessThan1~29 18 COMB LCCOMB_X23_Y23_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.569 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.979 ns COMP_V:inst4\|LessThan1~30 19 COMB LCCOMB_X23_Y23_N30 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.979 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 6.990 ns COMP_V:inst4\|Mux0~13 20 COMB LCCOMB_X23_Y24_N18 1 " "Info: 20: + IC(0.736 ns) + CELL(0.275 ns) = 6.990 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.011 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.393 ns COMP_V:inst4\|Mux0~14 21 COMB LCCOMB_X23_Y24_N28 6 " "Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 7.393 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4\|Mux0~14'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 7.816 ns CONTRLA:inst5\|next_state.jmpgt6~0 22 COMB LCCOMB_X23_Y24_N4 1 " "Info: 22: + IC(0.273 ns) + CELL(0.150 ns) = 7.816 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5\|next_state.jmpgt6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.900 ns CONTRLA:inst5\|current_state.jmpgt6 23 REG LCFF_X23_Y24_N5 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 7.900 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 41.06 % ) " "Info: Total cell delay = 3.244 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 58.94 % ) " "Info: Total interconnect delay = 4.656 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.900 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.900 ns" { REG_AR7:inst8|ramdata~38 {} REG_AR7:inst8|ramdata~175 {} REG_AR7:inst8|ramdata~176 {} REG_AR7:inst8|ramdata~177 {} REGT_V:inst11|c_out[2]~20 {} COMP_V:inst4|LessThan1~5 {} COMP_V:inst4|LessThan1~7 {} COMP_V:inst4|LessThan1~9 {} COMP_V:inst4|LessThan1~11 {} COMP_V:inst4|LessThan1~13 {} COMP_V:inst4|LessThan1~15 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 1.039ns 0.442ns 0.251ns 0.960ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.751 ns - Smallest " "Info: - Smallest clock skew is -6.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"STEP\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns STEP~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { STEP STEP~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns CONTRLA:inst5\|current_state.jmpgt6 3 REG LCFF_X23_Y24_N5 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.557 ns" { STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 9.425 ns - Longest register " "Info: - Longest clock path from clock \"STEP\" to source register is 9.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.787 ns) 3.520 ns CONTRLA:inst5\|current_state.and4 2 REG LCFF_X29_Y24_N5 1 " "Info: 2: + IC(1.734 ns) + CELL(0.787 ns) = 3.520 ns; Loc. = LCFF_X29_Y24_N5; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.and4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.521 ns" { STEP CONTRLA:inst5|current_state.and4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 4.393 ns CONTRLA:inst5\|Selector7~0 3 COMB LCCOMB_X29_Y24_N0 1 " "Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 4.393 ns; Loc. = LCCOMB_X29_Y24_N0; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector7~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.873 ns" { CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.788 ns CONTRLA:inst5\|Selector7~1 4 COMB LCCOMB_X29_Y24_N24 13 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.788 ns; Loc. = LCCOMB_X29_Y24_N24; Fanout = 13; COMB Node = 'CONTRLA:inst5\|Selector7~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.395 ns" { CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.275 ns) 6.306 ns inst18 5 COMB LCCOMB_X22_Y22_N12 1 " "Info: 5: + IC(1.243 ns) + CELL(0.275 ns) = 6.306 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.518 ns" { CONTRLA:inst5|Selector7~1 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.000 ns) 7.878 ns inst18~clkctrl 6 COMB CLKCTRL_G0 128 " "Info: 6: + IC(1.572 ns) + CELL(0.000 ns) = 7.878 ns; Loc. = CLKCTRL_G0; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.572 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 9.425 ns REG_AR7:inst8\|ramdata~38 7 REG LCFF_X25_Y26_N9 1 " "Info: 7: + IC(1.010 ns) + CELL(0.537 ns) = 9.425 ns; Loc. = LCFF_X25_Y26_N9; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.547 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.898 ns ( 30.75 % ) " "Info: Total cell delay = 2.898 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.527 ns ( 69.25 % ) " "Info: Total interconnect delay = 6.527 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.900 ns" { REG_AR7:inst8|ramdata~38 REG_AR7:inst8|ramdata~175 REG_AR7:inst8|ramdata~176 REG_AR7:inst8|ramdata~177 REGT_V:inst11|c_out[2]~20 COMP_V:inst4|LessThan1~5 COMP_V:inst4|LessThan1~7 COMP_V:inst4|LessThan1~9 COMP_V:inst4|LessThan1~11 COMP_V:inst4|LessThan1~13 COMP_V:inst4|LessThan1~15 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.900 ns" { REG_AR7:inst8|ramdata~38 {} REG_AR7:inst8|ramdata~175 {} REG_AR7:inst8|ramdata~176 {} REG_AR7:inst8|ramdata~177 {} REGT_V:inst11|c_out[2]~20 {} COMP_V:inst4|LessThan1~5 {} COMP_V:inst4|LessThan1~7 {} COMP_V:inst4|LessThan1~9 {} COMP_V:inst4|LessThan1~11 {} COMP_V:inst4|LessThan1~13 {} COMP_V:inst4|LessThan1~15 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 1.039ns 0.442ns 0.251ns 0.960ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.425 ns" { STEP CONTRLA:inst5|current_state.and4 CONTRLA:inst5|Selector7~0 CONTRLA:inst5|Selector7~1 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~38 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.425 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.and4 {} CONTRLA:inst5|Selector7~0 {} CONTRLA:inst5|Selector7~1 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~38 {} } { 0.000ns 0.000ns 1.734ns 0.723ns 0.245ns 1.243ns 1.572ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "STEP 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"STEP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CONTRLA:inst5\|current_state.rotl1 REGT_V:inst11\|v1\[15\] STEP 5.401 ns " "Info: Found hold time violation between source  pin or register \"CONTRLA:inst5\|current_state.rotl1\" and destination pin or register \"REGT_V:inst11\|v1\[15\]\" for clock \"STEP\" (Hold time is 5.401 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.695 ns + Largest " "Info: + Largest clock skew is 6.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 9.686 ns + Longest register " "Info: + Longest clock path from clock \"STEP\" to destination register is 9.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.787 ns) 3.386 ns CONTRLA:inst5\|current_state.xor3 2 REG LCFF_X21_Y25_N25 3 " "Info: 2: + IC(1.600 ns) + CELL(0.787 ns) = 3.386 ns; Loc. = LCFF_X21_Y25_N25; Fanout = 3; REG Node = 'CONTRLA:inst5\|current_state.xor3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.387 ns" { STEP CONTRLA:inst5|current_state.xor3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.398 ns) 4.526 ns CONTRLA:inst5\|WideOr6~3 3 COMB LCCOMB_X21_Y25_N18 1 " "Info: 3: + IC(0.742 ns) + CELL(0.398 ns) = 4.526 ns; Loc. = LCCOMB_X21_Y25_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5\|WideOr6~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 5.416 ns CONTRLA:inst5\|WideOr6~4 4 COMB LCCOMB_X22_Y22_N6 4 " "Info: 4: + IC(0.740 ns) + CELL(0.150 ns) = 5.416 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 4; COMB Node = 'CONTRLA:inst5\|WideOr6~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 6.316 ns inst20 5 COMB LCCOMB_X21_Y24_N22 1 " "Info: 5: + IC(0.750 ns) + CELL(0.150 ns) = 6.316 ns; Loc. = LCCOMB_X21_Y24_N22; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { CONTRLA:inst5|WideOr6~4 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.133 ns inst20~clkctrl 6 COMB CLKCTRL_G10 16 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.133 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.686 ns REGT_V:inst11\|v1\[15\] 7 REG LCFF_X22_Y23_N21 1 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.686 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.553 ns" { inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 31.19 % ) " "Info: Total cell delay = 3.021 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.665 ns ( 68.81 % ) " "Info: Total interconnect delay = 6.665 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"STEP\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.537 ns) 2.991 ns CONTRLA:inst5\|current_state.rotl1 2 REG LCFF_X22_Y24_N23 6 " "Info: 2: + IC(1.455 ns) + CELL(0.537 ns) = 2.991 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5\|current_state.rotl1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.992 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.35 % ) " "Info: Total cell delay = 1.536 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.455 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.310 ns - Shortest register register " "Info: - Shortest register to register delay is 1.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.rotl1 1 REG LCFF_X22_Y24_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y24_N23; Fanout = 6; REG Node = 'CONTRLA:inst5\|current_state.rotl1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.419 ns) 1.226 ns SFT4A:inst12\|Mux0~18 2 COMB LCCOMB_X22_Y23_N20 1 " "Info: 2: + IC(0.807 ns) + CELL(0.419 ns) = 1.226 ns; Loc. = LCCOMB_X22_Y23_N20; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux0~18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.226 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.310 ns REGT_V:inst11\|v1\[15\] 3 REG LCFF_X22_Y23_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.310 ns; Loc. = LCFF_X22_Y23_N21; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 38.40 % ) " "Info: Total cell delay = 0.503 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 61.60 % ) " "Info: Total interconnect delay = 0.807 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 {} SFT4A:inst12|Mux0~18 {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.807ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.686 ns" { STEP CONTRLA:inst5|current_state.xor3 CONTRLA:inst5|WideOr6~3 CONTRLA:inst5|WideOr6~4 inst20 inst20~clkctrl REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.686 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.xor3 {} CONTRLA:inst5|WideOr6~3 {} CONTRLA:inst5|WideOr6~4 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.000ns 1.600ns 0.742ns 0.740ns 0.750ns 1.817ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { STEP CONTRLA:inst5|current_state.rotl1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.991 ns" { STEP {} STEP~combout {} CONTRLA:inst5|current_state.rotl1 {} } { 0.000ns 0.000ns 1.455ns } { 0.000ns 0.999ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 SFT4A:inst12|Mux0~18 REGT_V:inst11|v1[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.310 ns" { CONTRLA:inst5|current_state.rotl1 {} SFT4A:inst12|Mux0~18 {} REGT_V:inst11|v1[15] {} } { 0.000ns 0.807ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.jmpgt6 IN\[8\] STEP 10.833 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.jmpgt6\" (data pin = \"IN\[8\]\", clock pin = \"STEP\") is 10.833 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.543 ns + Longest pin register " "Info: + Longest pin to register delay is 13.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns IN\[8\] 1 PIN PIN_K18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.796 ns) + CELL(0.438 ns) 7.066 ns REGT_V:inst11\|c_out\[8\]~36 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[8\]~36'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.234 ns" { IN[8] REGT_V:inst11|c_out[8]~36 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.275 ns) 8.610 ns REGT_V:inst11\|c_out\[8\]~37 3 COMB LCCOMB_X27_Y24_N0 2 " "Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[8\]~37'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 9.583 ns REGT_V:inst11\|c_out\[8\]~38 4 COMB LCCOMB_X24_Y25_N26 23 " "Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[8\]~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.414 ns) 10.786 ns COMP_V:inst4\|LessThan1~17 5 COMB LCCOMB_X23_Y23_N16 1 " "Info: 5: + IC(0.789 ns) + CELL(0.414 ns) = 10.786 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.203 ns" { REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.857 ns COMP_V:inst4\|LessThan1~19 6 COMB LCCOMB_X23_Y23_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.857 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.928 ns COMP_V:inst4\|LessThan1~21 7 COMB LCCOMB_X23_Y23_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.928 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.999 ns COMP_V:inst4\|LessThan1~23 8 COMB LCCOMB_X23_Y23_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.999 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.070 ns COMP_V:inst4\|LessThan1~25 9 COMB LCCOMB_X23_Y23_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.070 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.141 ns COMP_V:inst4\|LessThan1~27 10 COMB LCCOMB_X23_Y23_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.141 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.212 ns COMP_V:inst4\|LessThan1~29 11 COMB LCCOMB_X23_Y23_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.212 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.622 ns COMP_V:inst4\|LessThan1~30 12 COMB LCCOMB_X23_Y23_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 11.622 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan1~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 12.633 ns COMP_V:inst4\|Mux0~13 13 COMB LCCOMB_X23_Y24_N18 1 " "Info: 13: + IC(0.736 ns) + CELL(0.275 ns) = 12.633 ns; Loc. = LCCOMB_X23_Y24_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.011 ns" { COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 13.036 ns COMP_V:inst4\|Mux0~14 14 COMB LCCOMB_X23_Y24_N28 6 " "Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 13.036 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 6; COMB Node = 'COMP_V:inst4\|Mux0~14'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 13.459 ns CONTRLA:inst5\|next_state.jmpgt6~0 15 COMB LCCOMB_X23_Y24_N4 1 " "Info: 15: + IC(0.273 ns) + CELL(0.150 ns) = 13.459 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 1; COMB Node = 'CONTRLA:inst5\|next_state.jmpgt6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.543 ns CONTRLA:inst5\|current_state.jmpgt6 16 REG LCFF_X23_Y24_N5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 13.543 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.725 ns ( 27.50 % ) " "Info: Total cell delay = 3.725 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.818 ns ( 72.50 % ) " "Info: Total interconnect delay = 9.818 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.543 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.543 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STEP destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"STEP\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns STEP 1 CLK PIN_P2 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 41; CLK Node = 'STEP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns STEP~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'STEP~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { STEP STEP~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 600 1080 1248 616 "STEP" "" } { 592 1248 1296 608 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { -96 1512 1528 -62 "STEP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns CONTRLA:inst5\|current_state.jmpgt6 3 REG LCFF_X23_Y24_N5 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X23_Y24_N5; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmpgt6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.557 ns" { STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.543 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 COMP_V:inst4|LessThan1~17 COMP_V:inst4|LessThan1~19 COMP_V:inst4|LessThan1~21 COMP_V:inst4|LessThan1~23 COMP_V:inst4|LessThan1~25 COMP_V:inst4|LessThan1~27 COMP_V:inst4|LessThan1~29 COMP_V:inst4|LessThan1~30 COMP_V:inst4|Mux0~13 COMP_V:inst4|Mux0~14 CONTRLA:inst5|next_state.jmpgt6~0 CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.543 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} COMP_V:inst4|LessThan1~17 {} COMP_V:inst4|LessThan1~19 {} COMP_V:inst4|LessThan1~21 {} COMP_V:inst4|LessThan1~23 {} COMP_V:inst4|LessThan1~25 {} COMP_V:inst4|LessThan1~27 {} COMP_V:inst4|LessThan1~29 {} COMP_V:inst4|LessThan1~30 {} COMP_V:inst4|Mux0~13 {} COMP_V:inst4|Mux0~14 {} CONTRLA:inst5|next_state.jmpgt6~0 {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.789ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.736ns 0.253ns 0.273ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.674 ns" { STEP STEP~clkctrl CONTRLA:inst5|current_state.jmpgt6 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.674 ns" { STEP {} STEP~combout {} STEP~clkctrl {} CONTRLA:inst5|current_state.jmpgt6 {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ALU\[11\] REG16A_V:inst2\|c_out\[4\] 22.258 ns register " "Info: tco from clock \"CLK\" to destination pin \"ALU\[11\]\" through register \"REG16A_V:inst2\|c_out\[4\]\" is 22.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.715 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.571 ns inst21 4 COMB LCCOMB_X22_Y22_N4 1 " "Info: 4: + IC(0.363 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.801 ns" { STEP2:inst17|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.000 ns) 6.151 ns inst21~clkctrl 5 COMB CLKCTRL_G2 11 " "Info: 5: + IC(1.580 ns) + CELL(0.000 ns) = 6.151 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.715 ns REG16A_V:inst2\|c_out\[4\] 6 REG LCFF_X29_Y24_N17 2 " "Info: 6: + IC(1.027 ns) + CELL(0.537 ns) = 7.715 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 35.81 % ) " "Info: Total cell delay = 2.763 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.952 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.293 ns + Longest register pin " "Info: + Longest register to pin delay is 14.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LCFF_X29_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N17; Fanout = 2; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.420 ns) 0.945 ns CONTRLA:inst5\|Selector6~0 2 COMB LCCOMB_X29_Y24_N22 1 " "Info: 2: + IC(0.525 ns) + CELL(0.420 ns) = 0.945 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector6~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.945 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 1.759 ns CONTRLA:inst5\|Selector6~1 3 COMB LCCOMB_X29_Y24_N18 49 " "Info: 3: + IC(0.664 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 49; COMB Node = 'CONTRLA:inst5\|Selector6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.437 ns) 3.040 ns REG_AR7:inst8\|ramdata~208 4 COMB LCCOMB_X30_Y22_N10 1 " "Info: 4: + IC(0.844 ns) + CELL(0.437 ns) = 3.040 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~208'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.150 ns) 4.146 ns REG_AR7:inst8\|ramdata~209 5 COMB LCCOMB_X27_Y23_N4 1 " "Info: 5: + IC(0.956 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X27_Y23_N4; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~209'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.106 ns" { REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.271 ns) 5.155 ns REG_AR7:inst8\|ramdata~212 6 COMB LCCOMB_X27_Y25_N8 3 " "Info: 6: + IC(0.738 ns) + CELL(0.271 ns) = 5.155 ns; Loc. = LCCOMB_X27_Y25_N8; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~212'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.009 ns" { REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 6.019 ns REGT_V:inst11\|c_out\[11\]~41 7 COMB LCCOMB_X24_Y25_N20 24 " "Info: 7: + IC(0.714 ns) + CELL(0.150 ns) = 6.019 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[11\]~41'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.864 ns" { REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.275 ns) 7.069 ns ALU_V:inst1\|Mux4~9 8 COMB LCCOMB_X23_Y26_N4 1 " "Info: 8: + IC(0.775 ns) + CELL(0.275 ns) = 7.069 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.050 ns" { REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 7.597 ns ALU_V:inst1\|Mux4~6 9 COMB LCCOMB_X23_Y26_N20 1 " "Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 7.597 ns; Loc. = LCCOMB_X23_Y26_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 8.116 ns ALU_V:inst1\|Mux4~7 10 COMB LCCOMB_X23_Y26_N30 1 " "Info: 10: + IC(0.248 ns) + CELL(0.271 ns) = 8.116 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux4~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.420 ns) 9.299 ns ALU_V:inst1\|Add0~67 11 COMB LCCOMB_X23_Y22_N16 4 " "Info: 11: + IC(0.763 ns) + CELL(0.420 ns) = 9.299 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 4; COMB Node = 'ALU_V:inst1\|Add0~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(2.642 ns) 14.293 ns ALU\[11\] 12 PIN PIN_T9 0 " "Info: 12: + IC(2.352 ns) + CELL(2.642 ns) = 14.293 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'ALU\[11\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.994 ns" { ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 38.21 % ) " "Info: Total cell delay = 5.461 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.832 ns ( 61.79 % ) " "Info: Total interconnect delay = 8.832 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.293 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.293 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~208 {} REG_AR7:inst8|ramdata~209 {} REG_AR7:inst8|ramdata~212 {} REGT_V:inst11|c_out[11]~41 {} ALU_V:inst1|Mux4~9 {} ALU_V:inst1|Mux4~6 {} ALU_V:inst1|Mux4~7 {} ALU_V:inst1|Add0~67 {} ALU[11] {} } { 0.000ns 0.525ns 0.664ns 0.844ns 0.956ns 0.738ns 0.714ns 0.775ns 0.253ns 0.248ns 0.763ns 2.352ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.271ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.715 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.715 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[4] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 0.363ns 1.580ns 1.027ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.293 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector6~0 CONTRLA:inst5|Selector6~1 REG_AR7:inst8|ramdata~208 REG_AR7:inst8|ramdata~209 REG_AR7:inst8|ramdata~212 REGT_V:inst11|c_out[11]~41 ALU_V:inst1|Mux4~9 ALU_V:inst1|Mux4~6 ALU_V:inst1|Mux4~7 ALU_V:inst1|Add0~67 ALU[11] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.293 ns" { REG16A_V:inst2|c_out[4] {} CONTRLA:inst5|Selector6~0 {} CONTRLA:inst5|Selector6~1 {} REG_AR7:inst8|ramdata~208 {} REG_AR7:inst8|ramdata~209 {} REG_AR7:inst8|ramdata~212 {} REGT_V:inst11|c_out[11]~41 {} ALU_V:inst1|Mux4~9 {} ALU_V:inst1|Mux4~6 {} ALU_V:inst1|Mux4~7 {} ALU_V:inst1|Add0~67 {} ALU[11] {} } { 0.000ns 0.525ns 0.664ns 0.844ns 0.956ns 0.738ns 0.714ns 0.775ns 0.253ns 0.248ns 0.763ns 2.352ns } { 0.000ns 0.420ns 0.150ns 0.437ns 0.150ns 0.271ns 0.150ns 0.275ns 0.275ns 0.271ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[8\] ALU\[12\] 17.832 ns Longest " "Info: Longest tpd from source pin \"IN\[8\]\" to destination pin \"ALU\[12\]\" is 17.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns IN\[8\] 1 PIN PIN_K18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 1; PIN Node = 'IN\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.796 ns) + CELL(0.438 ns) 7.066 ns REGT_V:inst11\|c_out\[8\]~36 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(5.796 ns) + CELL(0.438 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[8\]~36'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.234 ns" { IN[8] REGT_V:inst11|c_out[8]~36 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.275 ns) 8.610 ns REGT_V:inst11\|c_out\[8\]~37 3 COMB LCCOMB_X27_Y24_N0 2 " "Info: 3: + IC(1.269 ns) + CELL(0.275 ns) = 8.610 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[8\]~37'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 9.583 ns REGT_V:inst11\|c_out\[8\]~38 4 COMB LCCOMB_X24_Y25_N26 23 " "Info: 4: + IC(0.702 ns) + CELL(0.271 ns) = 9.583 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[8\]~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.393 ns) 10.771 ns ALU_V:inst1\|Add0~38 5 COMB LCCOMB_X24_Y22_N2 2 " "Info: 5: + IC(0.795 ns) + CELL(0.393 ns) = 10.771 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~38'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.188 ns" { REGT_V:inst11|c_out[8]~38 ALU_V:inst1|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.842 ns ALU_V:inst1\|Add0~40 6 COMB LCCOMB_X24_Y22_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.842 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~38 ALU_V:inst1|Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.913 ns ALU_V:inst1\|Add0~42 7 COMB LCCOMB_X24_Y22_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.913 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~42'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~40 ALU_V:inst1|Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.984 ns ALU_V:inst1\|Add0~44 8 COMB LCCOMB_X24_Y22_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.984 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.394 ns ALU_V:inst1\|Add0~45 9 COMB LCCOMB_X24_Y22_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 11.394 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~45'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 12.272 ns ALU_V:inst1\|Add0~63 10 COMB LCCOMB_X23_Y21_N12 1 " "Info: 10: + IC(0.728 ns) + CELL(0.150 ns) = 12.272 ns; Loc. = LCCOMB_X23_Y21_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~63'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.878 ns" { ALU_V:inst1|Add0~45 ALU_V:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 12.676 ns ALU_V:inst1\|Add0~64 11 COMB LCCOMB_X23_Y21_N10 3 " "Info: 11: + IC(0.255 ns) + CELL(0.149 ns) = 12.676 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 3; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(2.808 ns) 17.832 ns ALU\[12\] 12 PIN PIN_A7 0 " "Info: 12: + IC(2.348 ns) + CELL(2.808 ns) = 17.832 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'ALU\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.156 ns" { ALU_V:inst1|Add0~64 ALU[12] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.939 ns ( 33.31 % ) " "Info: Total cell delay = 5.939 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.893 ns ( 66.69 % ) " "Info: Total interconnect delay = 11.893 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "17.832 ns" { IN[8] REGT_V:inst11|c_out[8]~36 REGT_V:inst11|c_out[8]~37 REGT_V:inst11|c_out[8]~38 ALU_V:inst1|Add0~38 ALU_V:inst1|Add0~40 ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~45 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~64 ALU[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "17.832 ns" { IN[8] {} IN[8]~combout {} REGT_V:inst11|c_out[8]~36 {} REGT_V:inst11|c_out[8]~37 {} REGT_V:inst11|c_out[8]~38 {} ALU_V:inst1|Add0~38 {} ALU_V:inst1|Add0~40 {} ALU_V:inst1|Add0~42 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~45 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~64 {} ALU[12] {} } { 0.000ns 0.000ns 5.796ns 1.269ns 0.702ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.255ns 2.348ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG16A_V:inst\|c_out\[15\] IN\[15\] CLK 4.691 ns register " "Info: th for register \"REG16A_V:inst\|c_out\[15\]\" (data pin = \"IN\[15\]\", clock pin = \"CLK\") is 4.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.025 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLK 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 632 1080 1248 648 "CLK" "" } { 624 1248 1296 640 "CLK" "" } { -112 1472 1488 -63 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.149 ns) 2.755 ns STEP2:inst17\|inst3 2 COMB LCCOMB_X22_Y22_N10 3 " "Info: 2: + IC(1.754 ns) + CELL(0.149 ns) = 2.755 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 3; COMB Node = 'STEP2:inst17\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { CLK STEP2:inst17|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 3.770 ns STEP2:inst17\|inst1 3 REG LCFF_X22_Y22_N21 8 " "Info: 3: + IC(0.228 ns) + CELL(0.787 ns) = 3.770 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 8; REG Node = 'STEP2:inst17\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.015 ns" { STEP2:inst17|inst3 STEP2:inst17|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.787 ns) 5.580 ns REGA_V:inst10\|c_out\[15\] 4 REG LCFF_X25_Y23_N29 3 " "Info: 4: + IC(1.023 ns) + CELL(0.787 ns) = 5.580 ns; Loc. = LCFF_X25_Y23_N29; Fanout = 3; REG Node = 'REGA_V:inst10\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.810 ns" { STEP2:inst17|inst1 REGA_V:inst10|c_out[15] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.150 ns) 6.804 ns inst19 5 COMB LCCOMB_X27_Y21_N12 1 " "Info: 5: + IC(1.074 ns) + CELL(0.150 ns) = 6.804 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 1; COMB Node = 'inst19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REGA_V:inst10|c_out[15] inst19 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.000 ns) 8.458 ns inst19~clkctrl 6 COMB CLKCTRL_G11 16 " "Info: 6: + IC(1.654 ns) + CELL(0.000 ns) = 8.458 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'inst19~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.654 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 10.025 ns REG16A_V:inst\|c_out\[15\] 7 REG LCFF_X28_Y21_N31 1 " "Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 10.025 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 32.54 % ) " "Info: Total cell delay = 3.262 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 67.46 % ) " "Info: Total interconnect delay = 6.763 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.025 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 REGA_V:inst10|c_out[15] inst19 inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.025 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} REGA_V:inst10|c_out[15] {} inst19 {} inst19~clkctrl {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.023ns 1.074ns 1.654ns 1.030ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns IN\[15\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'IN\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[15] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -88 416 584 -72 "IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.420 ns) 3.122 ns REGT_V:inst11\|c_out\[15\]~0 2 COMB LCCOMB_X25_Y23_N30 1 " "Info: 2: + IC(1.723 ns) + CELL(0.420 ns) = 3.122 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[15\]~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.143 ns" { IN[15] REGT_V:inst11|c_out[15]~0 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 3.763 ns REGT_V:inst11\|c_out\[15\]~2 3 COMB LCCOMB_X25_Y23_N12 5 " "Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 3.763 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 5; COMB Node = 'REGT_V:inst11\|c_out\[15\]~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.149 ns) 4.163 ns REGT_V:inst11\|c_out\[15\]~4 4 COMB LCCOMB_X25_Y23_N24 20 " "Info: 4: + IC(0.251 ns) + CELL(0.149 ns) = 4.163 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 20; COMB Node = 'REGT_V:inst11\|c_out\[15\]~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.366 ns) 5.600 ns REG16A_V:inst\|c_out\[15\] 5 REG LCFF_X28_Y21_N31 1 " "Info: 5: + IC(1.071 ns) + CELL(0.366 ns) = 5.600 ns; Loc. = LCFF_X28_Y21_N31; Fanout = 1; REG Node = 'REG16A_V:inst\|c_out\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 41.20 % ) " "Info: Total cell delay = 2.307 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.293 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.600 ns" { IN[15] REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.600 ns" { IN[15] {} IN[15]~combout {} REGT_V:inst11|c_out[15]~0 {} REGT_V:inst11|c_out[15]~2 {} REGT_V:inst11|c_out[15]~4 {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.723ns 0.248ns 0.251ns 1.071ns } { 0.000ns 0.979ns 0.420ns 0.393ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.025 ns" { CLK STEP2:inst17|inst3 STEP2:inst17|inst1 REGA_V:inst10|c_out[15] inst19 inst19~clkctrl REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.025 ns" { CLK {} CLK~combout {} STEP2:inst17|inst3 {} STEP2:inst17|inst1 {} REGA_V:inst10|c_out[15] {} inst19 {} inst19~clkctrl {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.754ns 0.228ns 1.023ns 1.074ns 1.654ns 1.030ns } { 0.000ns 0.852ns 0.149ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.600 ns" { IN[15] REGT_V:inst11|c_out[15]~0 REGT_V:inst11|c_out[15]~2 REGT_V:inst11|c_out[15]~4 REG16A_V:inst|c_out[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.600 ns" { IN[15] {} IN[15]~combout {} REGT_V:inst11|c_out[15]~0 {} REGT_V:inst11|c_out[15]~2 {} REGT_V:inst11|c_out[15]~4 {} REG16A_V:inst|c_out[15] {} } { 0.000ns 0.000ns 1.723ns 0.248ns 0.251ns 1.071ns } { 0.000ns 0.979ns 0.420ns 0.393ns 0.149ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4376 " "Info: Peak virtual memory: 4376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:27 2022 " "Info: Processing ended: Fri Feb 18 21:57:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
