# system info processor_system on 2017.01.15.17:35:45
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1484498095
#
#
# Files generated for processor_system on 2017.01.15.17:35:45
files:
filepath,kind,attributes,module,is_top
processor_system/simulation/processor_system.vhd,VHDL,,processor_system,true
processor_system/simulation/processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_width_adapter.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_width_adapter_001.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_nios2_cpu_instruction_master_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_nios2_cpu_data_master_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_nios2_cpu_jtag_debug_module_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_sdram_s1_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_pll_pll_slave_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/processor_system_performance_counter_0_control_slave_translator.vhd,VHDL,,processor_system,false
processor_system/simulation/submodules/processor_system_sdram.vhd,VHDL,,processor_system_sdram,false
processor_system/simulation/submodules/processor_system_nios2_cpu.sdc,SDC,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_nios2_waves.do,OTHER,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.dat,DAT,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.hex,HEX,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.mif,MIF,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_oci_test_bench.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.dat,DAT,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.hex,HEX,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.mif,MIF,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.dat,DAT,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.hex,HEX,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.mif,MIF,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_nios2_cpu_test_bench.vhd,VHDL,,processor_system_nios2_cpu,false
processor_system/simulation/submodules/processor_system_jtag_uart.vhd,VHDL,,processor_system_jtag_uart,false
processor_system/simulation/submodules/processor_system_pll.vho,VHDL,,processor_system_pll,false
processor_system/simulation/submodules/processor_system_performance_counter_0.vhd,VHDL,,processor_system_performance_counter_0,false
processor_system/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
processor_system/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
processor_system/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
processor_system/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
processor_system/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
processor_system/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
processor_system/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
processor_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
processor_system/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
processor_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
processor_system/simulation/submodules/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
processor_system/simulation/submodules/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
processor_system/simulation/submodules/processor_system_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,processor_system_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,false
processor_system/simulation/submodules/processor_system_addr_router.vho,VHDL,,processor_system_addr_router,false
processor_system/simulation/submodules/processor_system_addr_router_001.vho,VHDL,,processor_system_addr_router_001,false
processor_system/simulation/submodules/processor_system_id_router.vho,VHDL,,processor_system_id_router,false
processor_system/simulation/submodules/processor_system_id_router_001.vho,VHDL,,processor_system_id_router_001,false
processor_system/simulation/submodules/processor_system_id_router_002.vho,VHDL,,processor_system_id_router_002,false
processor_system/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
processor_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
processor_system/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
processor_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
processor_system/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
processor_system/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
processor_system/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
processor_system/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
processor_system/simulation/submodules/processor_system_cmd_xbar_demux.vho,VHDL,,processor_system_cmd_xbar_demux,false
processor_system/simulation/submodules/processor_system_cmd_xbar_demux_001.vho,VHDL,,processor_system_cmd_xbar_demux_001,false
processor_system/simulation/submodules/processor_system_cmd_xbar_mux.vho,VHDL,,processor_system_cmd_xbar_mux,false
processor_system/simulation/submodules/processor_system_rsp_xbar_demux_002.vho,VHDL,,processor_system_rsp_xbar_demux_002,false
processor_system/simulation/submodules/processor_system_rsp_xbar_mux.vho,VHDL,,processor_system_rsp_xbar_mux,false
processor_system/simulation/submodules/processor_system_rsp_xbar_mux_001.vho,VHDL,,processor_system_rsp_xbar_mux_001,false
processor_system/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
processor_system/simulation/submodules/processor_system_crosser.vho,VHDL,,processor_system_crosser,false
processor_system/simulation/submodules/processor_system_irq_mapper.vho,VHDL,,processor_system_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
processor_system.sdram,processor_system_sdram
processor_system.nios2_cpu,processor_system_nios2_cpu
processor_system.jtag_uart,processor_system_jtag_uart
processor_system.pll,processor_system_pll
processor_system.performance_counter_0,processor_system_performance_counter_0
processor_system.nios2_cpu_instruction_master_translator,altera_merlin_master_translator
processor_system.nios2_cpu_data_master_translator,altera_merlin_master_translator
processor_system.nios2_cpu_instruction_master_translator,altera_merlin_master_translator
processor_system.nios2_cpu_data_master_translator,altera_merlin_master_translator
processor_system.nios2_cpu_jtag_debug_module_translator,altera_merlin_slave_translator
processor_system.sdram_s1_translator,altera_merlin_slave_translator
processor_system.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor_system.pll_pll_slave_translator,altera_merlin_slave_translator
processor_system.performance_counter_0_control_slave_translator,altera_merlin_slave_translator
processor_system.nios2_cpu_jtag_debug_module_translator,altera_merlin_slave_translator
processor_system.sdram_s1_translator,altera_merlin_slave_translator
processor_system.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
processor_system.pll_pll_slave_translator,altera_merlin_slave_translator
processor_system.performance_counter_0_control_slave_translator,altera_merlin_slave_translator
processor_system.nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processor_system.nios2_cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
processor_system.nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.pll_pll_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
processor_system.nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
processor_system.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
processor_system.pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
processor_system.performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
processor_system.sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
processor_system.sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
processor_system.pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,processor_system_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
processor_system.addr_router,processor_system_addr_router
processor_system.addr_router_001,processor_system_addr_router_001
processor_system.id_router,processor_system_id_router
processor_system.id_router_001,processor_system_id_router_001
processor_system.id_router_002,processor_system_id_router_002
processor_system.id_router_003,processor_system_id_router_002
processor_system.id_router_004,processor_system_id_router_002
processor_system.burst_adapter,altera_merlin_burst_adapter
processor_system.rst_controller,altera_reset_controller
processor_system.rst_controller_001,altera_reset_controller
processor_system.cmd_xbar_demux,processor_system_cmd_xbar_demux
processor_system.rsp_xbar_demux,processor_system_cmd_xbar_demux
processor_system.rsp_xbar_demux_001,processor_system_cmd_xbar_demux
processor_system.cmd_xbar_demux_001,processor_system_cmd_xbar_demux_001
processor_system.cmd_xbar_mux,processor_system_cmd_xbar_mux
processor_system.cmd_xbar_mux_001,processor_system_cmd_xbar_mux
processor_system.rsp_xbar_demux_002,processor_system_rsp_xbar_demux_002
processor_system.rsp_xbar_demux_003,processor_system_rsp_xbar_demux_002
processor_system.rsp_xbar_demux_004,processor_system_rsp_xbar_demux_002
processor_system.rsp_xbar_mux,processor_system_rsp_xbar_mux
processor_system.rsp_xbar_mux_001,processor_system_rsp_xbar_mux_001
processor_system.width_adapter,altera_merlin_width_adapter
processor_system.width_adapter_001,altera_merlin_width_adapter
processor_system.width_adapter,altera_merlin_width_adapter
processor_system.width_adapter_001,altera_merlin_width_adapter
processor_system.crosser,processor_system_crosser
processor_system.crosser_001,processor_system_crosser
processor_system.irq_mapper,processor_system_irq_mapper
