{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613130359220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613130359221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 18:45:59 2021 " "Processing started: Fri Feb 12 18:45:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613130359221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613130359221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systolic -c systolic " "Command: quartus_map --read_settings_files=on --write_settings_files=off systolic -c systolic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613130359221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613130359577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613130359577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613130365859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613130365859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic " "Found entity 1: systolic" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613130365861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613130365861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic " "Elaborating entity \"systolic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613130365889 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "w_reg systolic.sv(53) " "Verilog HDL warning at systolic.sv(53): initial value for variable w_reg should be constant" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 53 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 "|systolic"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "a_reg systolic.sv(53) " "Verilog HDL warning at systolic.sv(53): initial value for variable a_reg should be constant" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 53 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 "|systolic"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sum_reg systolic.sv(53) " "Verilog HDL warning at systolic.sv(53): initial value for variable sum_reg should be constant" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 53 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 "|systolic"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1613130365892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613130366465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613130366791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613130366791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[0\] " "No output dependent on input pin \"data_stream\[0\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[1\] " "No output dependent on input pin \"data_stream\[1\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[2\] " "No output dependent on input pin \"data_stream\[2\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[3\] " "No output dependent on input pin \"data_stream\[3\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[4\] " "No output dependent on input pin \"data_stream\[4\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[5\] " "No output dependent on input pin \"data_stream\[5\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[6\] " "No output dependent on input pin \"data_stream\[6\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[7\] " "No output dependent on input pin \"data_stream\[7\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[8\] " "No output dependent on input pin \"data_stream\[8\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[9\] " "No output dependent on input pin \"data_stream\[9\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[10\] " "No output dependent on input pin \"data_stream\[10\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[11\] " "No output dependent on input pin \"data_stream\[11\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[12\] " "No output dependent on input pin \"data_stream\[12\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[13\] " "No output dependent on input pin \"data_stream\[13\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[14\] " "No output dependent on input pin \"data_stream\[14\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_stream\[15\] " "No output dependent on input pin \"data_stream\[15\]\"" {  } { { "systolic.sv" "" { Text "G:/neural-burning/systolic/systolic.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1613130366901 "|systolic|data_stream[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1613130366901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "481 " "Implemented 481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613130366902 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613130366902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613130366902 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1613130366902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613130366902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613130366935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 18:46:06 2021 " "Processing ended: Fri Feb 12 18:46:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613130366935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613130366935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613130366935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613130366935 ""}
