// Seed: 2197707134
module module_0;
  reg id_1;
  always @(posedge id_1) begin
    id_1 <= 1'b0;
  end
  logic id_2;
  defparam id_3.id_4 = id_3[1-1];
endmodule
