Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May  8 02:51:01 2023
| Host         : DESKTOP-1P4LGSG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.733     -393.357                     65                 2154        0.058        0.000                      0                 2154        2.000        0.000                       0                  1032  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clk_100n_design_1_clk_wiz_0_0    {2.500 7.500}        10.000          100.000         
    ZmodDAC_ClkIO                  {2.500 7.500}        10.000          100.000         
    ZmodDAC_ClkIn                  {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               2.789        0.000                      0                 1278        0.058        0.000                      0                 1278        4.020        0.000                       0                   642  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0           4.053        0.000                      0                  456        0.072        0.000                      0                  456        4.500        0.000                       0                   356  
  clk_100n_design_1_clk_wiz_0_0          4.235        0.000                      0                    2        0.122        0.000                      0                    2        4.500        0.000                       0                    10  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                              0.026        0.000                      0                   20        0.279        0.000                      0                   20        3.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                   clk_100_design_1_clk_wiz_0_0       -6.733     -336.570                     52                   52        2.743        0.000                      0                   52  
clk_100_design_1_clk_wiz_0_0  ZmodDAC_ClkIO                       0.905        0.000                      0                   28        0.794        0.000                      0                   28  
clk_fpga_0                    sys_clk_pin                        -5.945      -56.787                     13                   13        0.145        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_100_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0         5.598        0.000                      0                  314        0.756        0.000                      0                  314  
**async_default**              clk_100n_design_1_clk_wiz_0_0  clk_100n_design_1_clk_wiz_0_0        7.272        0.000                      0                    4        0.782        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.600ns (23.841%)  route 5.111ns (76.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=3, routed)           1.245     5.726    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.150     5.876 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[4]_i_1/O
                         net (fo=2, routed)           3.866     9.742    design_1_i/axi_gpio_0/U0/gpio_core_1/D[1]
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.626    12.806    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X104Y45        FDRE (Setup_fdre_C_D)       -0.235    12.531    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.574ns (23.128%)  route 5.231ns (76.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=1, routed)           1.595     6.076    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.124     6.200 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[3]_i_1/O
                         net (fo=2, routed)           3.636     9.836    design_1_i/axi_gpio_0/U0/gpio_core_1/D[2]
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.625    12.804    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X100Y45        FDRE (Setup_fdre_C_D)       -0.028    12.737    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 1.574ns (23.368%)  route 5.162ns (76.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=2, routed)           1.339     5.820    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.944 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=2, routed)           3.822     9.766    design_1_i/axi_gpio_0/U0/gpio_core_1/D[5]
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.625    12.804    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X100Y45        FDRE (Setup_fdre_C_D)       -0.031    12.734    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.574ns (23.947%)  route 4.999ns (76.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=2, routed)           1.375     5.856    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     5.980 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[1]_i_1/O
                         net (fo=2, routed)           3.623     9.604    design_1_i/axi_gpio_0/U0/gpio_core_1/D[4]
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.625    12.804    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X100Y45        FDRE (Setup_fdre_C_D)       -0.045    12.720    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.600ns (25.676%)  route 4.632ns (74.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=1, routed)           1.362     5.842    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.150     5.992 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[2]_i_1/O
                         net (fo=2, routed)           3.270     9.262    design_1_i/axi_gpio_0/U0/gpio_core_1/D[3]
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.625    12.804    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X100Y45        FDRE (Setup_fdre_C_D)       -0.236    12.529    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.567ns (26.210%)  route 4.412ns (73.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=3, routed)           1.079     5.560    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.117     5.677 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[5]_i_1/O
                         net (fo=2, routed)           3.333     9.009    design_1_i/axi_gpio_0/U0/gpio_core_1/D[0]
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.626    12.806    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X104Y45        FDRE (Setup_fdre_C_D)       -0.269    12.497    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 0.518ns (8.945%)  route 5.273ns (91.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803     3.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518     3.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           5.273     8.888    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[0]
    SLICE_X39Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.477    12.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[31]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)       -0.081    12.536    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.420ns (41.499%)  route 3.411ns (58.501%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.786     4.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.301     4.751 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.831     5.582    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.150     5.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.051     6.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.973 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.744     8.717    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.300     9.017 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.017    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.075    12.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.328ns (40.274%)  route 3.452ns (59.726%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.786     4.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.301     4.751 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.831     5.582    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.150     5.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.051     6.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.882 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.785     8.667    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.299     8.966 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.031    12.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.553ns (44.079%)  route 3.239ns (55.921%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.786     4.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.301     4.751 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.831     5.582    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.150     5.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.051     6.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.571     8.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.298     8.978 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.978    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.075    12.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  3.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.144     1.280    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.325 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[46]_i_1__0/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[46]
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.115     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.341%)  route 0.146ns (49.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.146     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)        -0.006     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.819     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.888    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.892    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.113     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.411%)  route 0.208ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.208     1.344    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.411%)  route 0.208ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.208     1.344    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.924%)  route 0.201ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.201     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCmdCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_sequential_sCurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.952ns (16.580%)  route 4.790ns (83.420%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCmdCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCmdCnt_reg[2]/Q
                         net (fo=24, routed)          1.939     0.092    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDAC_SPI_WrDataR_reg[7][2]
    SLICE_X110Y56        LUT6 (Prop_lut6_I1_O)        0.124     0.216 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[3]_i_16/O
                         net (fo=1, routed)           1.024     1.240    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[3]_i_16_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I4_O)        0.124     1.364 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[3]_i_8/O
                         net (fo=2, routed)           1.001     2.366    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[3]_i_8_n_0
    SLICE_X111Y50        LUT6 (Prop_lut6_I5_O)        0.124     2.490 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_3__0/O
                         net (fo=2, routed)           0.825     3.315    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_3__0_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.439 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.439    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sNextState__0[1]
    SLICE_X109Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_sequential_sCurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X109Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_sequential_sCurrentState_reg[1]/C
                         clock pessimism              0.382     7.534    
                         clock uncertainty           -0.072     7.463    
    SLICE_X109Y49        FDCE (Setup_fdce_C_D)        0.029     7.492    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/FSM_sequential_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.419ns (21.238%)  route 1.554ns (78.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.804    -2.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDCE (Prop_fdce_C_Q)         0.419    -1.944 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=2, routed)           1.554    -0.390    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.708     7.159    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.497     7.656    
                         clock uncertainty           -0.072     7.584    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.897     3.687    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          3.687    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.655ns (30.111%)  route 3.841ns (69.889%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 7.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y5         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDCE (Prop_fdce_C_Q)         0.478    -1.807 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/Q
                         net (fo=7, routed)           0.839    -0.968    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]
    SLICE_X111Y5         LUT4 (Prop_lut4_I2_O)        0.323    -0.645 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=5, routed)           0.643    -0.002    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y6         LUT6 (Prop_lut6_I5_O)        0.326     0.324 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_4/O
                         net (fo=1, routed)           0.842     1.166    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_4_n_0
    SLICE_X112Y6         LUT5 (Prop_lut5_I4_O)        0.152     1.318 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_2__0/O
                         net (fo=3, routed)           1.012     2.330    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_2__0_n_0
    SLICE_X111Y5         LUT4 (Prop_lut4_I2_O)        0.376     2.706 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[1]_i_1/O
                         net (fo=1, routed)           0.506     3.211    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[1]_i_1_n_0
    SLICE_X111Y5         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.702     7.153    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y5         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/C
                         clock pessimism              0.537     7.690    
                         clock uncertainty           -0.072     7.618    
    SLICE_X111Y5         FDCE (Setup_fdce_C_D)       -0.275     7.343    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.419ns (22.590%)  route 1.436ns (77.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.804    -2.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDCE (Prop_fdce_C_Q)         0.419    -1.944 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/Q
                         net (fo=2, routed)           1.436    -0.508    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[9]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.708     7.159    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.497     7.656    
                         clock uncertainty           -0.072     7.584    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.894     3.690    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -2.302    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.518    -1.784 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.594    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.686     2.136    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.562     2.698    
                         clock uncertainty           -0.072     2.626    
    SLICE_X112Y54        FDCE (Setup_fdce_C_D)       -0.016     2.610    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.610    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.791    -2.376    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X104Y30        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y30        FDCE (Prop_fdce_C_Q)         0.518    -1.858 r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.668    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y30        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.615     2.066    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X104Y30        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.558     2.624    
                         clock uncertainty           -0.072     2.552    
    SLICE_X104Y30        FDCE (Setup_fdce_C_D)       -0.016     2.536    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.786    -2.381    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518    -1.863 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.673    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     2.060    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.619    
                         clock uncertainty           -0.072     2.547    
    SLICE_X104Y51        FDCE (Setup_fdce_C_D)       -0.016     2.531    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.802    -2.365    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y42        FDCE (Prop_fdce_C_Q)         0.518    -1.847 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.657    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.625     2.076    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.635    
                         clock uncertainty           -0.072     2.563    
    SLICE_X104Y42        FDCE (Setup_fdce_C_D)       -0.016     2.547    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.547    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.518    -1.767 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.577    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.702     2.153    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.562     2.715    
                         clock uncertainty           -0.072     2.643    
    SLICE_X112Y3         FDCE (Setup_fdce_C_D)       -0.016     2.627    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.786    -2.381    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.735    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     2.060    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.619    
                         clock uncertainty           -0.072     2.547    
    SLICE_X105Y52        FDCE (Setup_fdce_C_D)       -0.047     2.500    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.500    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.539%)  route 0.273ns (59.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           0.273    -0.422    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[7]
    SLICE_X102Y51        LUT6 (Prop_lut6_I1_O)        0.045    -0.377 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.377    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[9]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X102Y51        FDCE (Hold_fdce_C_D)         0.121    -0.450    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.227ns (45.081%)  route 0.277ns (54.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.615    -0.835    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDCE (Prop_fdce_C_Q)         0.128    -0.707 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/Q
                         net (fo=2, routed)           0.277    -0.431    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[5]
    SLICE_X102Y51        LUT6 (Prop_lut6_I1_O)        0.099    -0.332 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[7]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X102Y51        FDCE (Hold_fdce_C_D)         0.121    -0.450    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.644    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.425    -0.841    
    SLICE_X105Y52        FDCE (Hold_fdce_C_D)         0.075    -0.766    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.640    -0.810    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/Q
                         net (fo=1, routed)           0.056    -0.613    design_1_i/ZmodAWGController_0/U0/p_0_in
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.911    -1.235    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.425    -0.810    
    SLICE_X109Y7         FDCE (Hold_fdce_C_D)         0.075    -0.735    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.246ns (50.884%)  route 0.237ns (49.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.615    -0.835    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y48        FDCE (Prop_fdce_C_Q)         0.148    -0.687 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/Q
                         net (fo=2, routed)           0.237    -0.450    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X103Y53        LUT6 (Prop_lut6_I1_O)        0.098    -0.352 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.352    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[13]
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism              0.696    -0.572    
    SLICE_X103Y53        FDCE (Hold_fdce_C_D)         0.092    -0.480    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.246ns (47.235%)  route 0.275ns (52.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X104Y44        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y44        FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[2]/Q
                         net (fo=2, routed)           0.275    -0.413    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/Q[2]
    SLICE_X102Y50        LUT6 (Prop_lut6_I1_O)        0.098    -0.315 r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut[4]
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.121    -0.450    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.642    -0.808    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X111Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDCE (Prop_fdce_C_Q)         0.141    -0.667 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/Q
                         net (fo=1, routed)           0.057    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]_0[1]
    SLICE_X110Y3         LUT3 (Prop_lut3_I0_O)        0.045    -0.565 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[1]
    SLICE_X110Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.913    -1.233    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[1]/C
                         clock pessimism              0.438    -0.795    
    SLICE_X110Y3         FDCE (Hold_fdce_C_D)         0.092    -0.703    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.643    -0.807    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[11]/Q
                         net (fo=2, routed)           0.172    -0.494    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[11]
    SLICE_X110Y49        LUT5 (Prop_lut5_I0_O)        0.045    -0.449 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.449    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer[8]_i_2_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.334 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.334    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[8]_i_1_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.280 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.280    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]_i_1_n_7
    SLICE_X110Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]/C
                         clock pessimism              0.696    -0.541    
    SLICE_X110Y50        FDCE (Hold_fdce_C_D)         0.105    -0.436    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.164    -0.677 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.621    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.425    -0.841    
    SLICE_X104Y51        FDCE (Hold_fdce_C_D)         0.060    -0.781    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.613    -0.837    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.673 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.617    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.883    -1.263    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y42        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.426    -0.837    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.060    -0.777    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y13      design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y20      design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y12      design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y18      design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y28     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y1      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y2      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y9      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y10     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y54    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y54    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y54    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sApStartR_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y30    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y30    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y30    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y30    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( -0.362 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864    -2.303    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.657    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     2.138    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.697    
                         clock uncertainty           -0.072     2.625    
    SLICE_X113Y23        FDCE (Setup_fdce_C_D)       -0.047     2.578    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( -0.379 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847    -2.320    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     2.121    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.558     2.680    
                         clock uncertainty           -0.072     2.608    
    SLICE_X113Y73        FDCE (Setup_fdce_C_D)       -0.047     2.561    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.561    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 1.252 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.141     1.821 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.877    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.252    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.428     1.680    
    SLICE_X113Y23        FDCE (Hold_fdce_C_D)         0.075     1.755    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 1.247 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.141     1.815 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.871    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     1.247    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.427     1.674    
    SLICE_X113Y73        FDCE (Hold_fdce_C_D)         0.075     1.749    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100n_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y24     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y22     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y74     design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y72     design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 3.255ns (45.584%)  route 3.886ns (54.416%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 11.863 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.806 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.140 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821     9.960    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    10.263 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    10.263    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.639 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.962 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.755    11.717    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.424    11.863    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                         clock pessimism              0.123    11.986    
                         clock uncertainty           -0.035    11.951    
    SLICE_X104Y48        FDRE (Setup_fdre_C_D)       -0.208    11.743    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 3.527ns (48.730%)  route 3.711ns (51.270%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 12.003 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.342     6.437    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT4 (Prop_lut4_I3_O)        0.124     6.561 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.561    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig14_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.111    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.868     8.313    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y46        LUT2 (Prop_lut2_I1_O)        0.303     8.616 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_8/O
                         net (fo=1, routed)           0.000     8.616    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_8_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.731     9.987    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y47        LUT2 (Prop_lut2_I0_O)        0.306    10.293 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    10.293    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.826 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.826    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.045 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.770    11.815    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[8]
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.563    12.003    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.123    12.126    
                         clock uncertainty           -0.035    12.091    
    SLICE_X103Y49        FDRE (Setup_fdre_C_D)       -0.229    11.862    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 3.151ns (43.989%)  route 4.012ns (56.011%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 11.969 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.806 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.140 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821     9.960    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    10.263 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    10.263    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.639 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.858 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.881    11.740    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.530    11.969    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.343    12.312    
                         clock uncertainty           -0.035    12.277    
    SLICE_X104Y47        FDRE (Setup_fdre_C_D)       -0.242    12.035    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 3.247ns (45.649%)  route 3.866ns (54.351%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 12.021 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.806 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.140 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821     9.960    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    10.263 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    10.263    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.639 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.954 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.735    11.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    12.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.432    12.453    
                         clock uncertainty           -0.035    12.417    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.284    12.133    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 2.893ns (43.972%)  route 3.686ns (56.028%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 12.021 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.896 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[3]
                         net (fo=2, routed)           0.709     9.605    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_4
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.306     9.911 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_4/O
                         net (fo=1, routed)           0.000     9.911    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_4_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.489 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.667    11.156    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    12.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                         clock pessimism              0.432    12.453    
                         clock uncertainty           -0.035    12.417    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.285    12.132    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.132    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 2.678ns (41.415%)  route 3.788ns (58.585%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 11.937 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.836 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.765     9.600    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.302     9.902 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.902    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.329 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.713    11.043    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.498    11.937    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                         clock pessimism              0.432    12.369    
                         clock uncertainty           -0.035    12.334    
    SLICE_X104Y46        FDRE (Setup_fdre_C_D)       -0.206    12.128    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 2.503ns (39.202%)  route 3.882ns (60.798%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 12.021 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.836 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.765     9.600    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.302     9.902 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.902    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.154 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.807    10.962    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    12.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.432    12.453    
                         clock uncertainty           -0.035    12.417    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.276    12.141    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 3.171ns (50.320%)  route 3.131ns (49.680%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 11.969 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.806 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.140 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821     9.960    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    10.263 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    10.263    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.639 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.639    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.878    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.530    11.969    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.343    12.312    
                         clock uncertainty           -0.035    12.277    
    SLICE_X104Y47        FDRE (Setup_fdre_C_D)        0.109    12.386    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.792ns (46.511%)  route 3.211ns (53.489%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 11.937 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.986 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.967     7.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.303     8.256 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.806 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.028 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[0]
                         net (fo=2, routed)           0.901     9.929    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_7
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.299    10.228 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3/O
                         net (fo=1, routed)           0.000    10.228    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.580 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.580    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.498    11.937    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.432    12.369    
                         clock uncertainty           -0.035    12.334    
    SLICE_X104Y46        FDRE (Setup_fdre_C_D)        0.109    12.443    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.612ns (33.073%)  route 3.262ns (66.927%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 11.945 - 8.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.066     4.577    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     5.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          1.343     6.438    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X101Y45        LUT2 (Prop_lut2_I0_O)        0.124     6.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     6.562    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.809 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           1.102     7.911    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I1_O)        0.299     8.210 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     8.210    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.817     9.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.506    11.945    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism              0.432    12.377    
                         clock uncertainty           -0.035    12.342    
    SLICE_X103Y45        FDRE (Setup_fdre_C_D)       -0.280    12.062    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  2.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.345     1.623    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y44        FDRE (Prop_fdre_C_Q)         0.164     1.787 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=10, routed)          0.139     1.926    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.036 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.036    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.567     2.034    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.410     1.623    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.134     1.757    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 f  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.175     1.918    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X102Y43        LUT1 (Prop_lut1_I0_O)        0.045     1.963 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X102Y43        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.033 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.033    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.518     1.984    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.406     1.578    
    SLICE_X102Y43        FDRE (Hold_fdre_C_D)         0.134     1.712    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.273ns (58.087%)  route 0.197ns (41.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=10, routed)          0.197     1.939    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X102Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.048 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.048    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.518     1.984    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.406     1.578    
    SLICE_X102Y43        FDRE (Hold_fdre_C_D)         0.134     1.712    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.279ns (59.159%)  route 0.193ns (40.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.345     1.623    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y44        FDRE (Prop_fdre_C_Q)         0.164     1.787 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=10, routed)          0.193     1.980    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.095 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.095    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.567     2.034    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.410     1.623    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.134     1.757    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.275ns (58.011%)  route 0.199ns (41.989%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          0.199     1.941    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X102Y43        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.052 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.052    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.518     1.984    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.406     1.578    
    SLICE_X102Y43        FDRE (Hold_fdre_C_D)         0.134     1.712    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.275ns (55.157%)  route 0.224ns (44.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.345     1.623    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y44        FDRE (Prop_fdre_C_Q)         0.164     1.787 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=10, routed)          0.224     2.011    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.122 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.122    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.567     2.034    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y44        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.410     1.623    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.134     1.757    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.354ns (66.881%)  route 0.175ns (33.119%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 f  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.175     1.918    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X102Y43        LUT1 (Prop_lut1_I0_O)        0.045     1.963 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X102Y43        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.108 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.108    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.518     1.984    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.406     1.578    
    SLICE_X102Y43        FDRE (Hold_fdre_C_D)         0.134     1.712    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.279ns (52.364%)  route 0.254ns (47.636%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.254     1.996    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     2.041    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.111 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.111    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                         clock pessimism             -0.360     1.573    
    SLICE_X102Y45        FDRE (Hold_fdre_C_D)         0.134     1.707    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.275ns (28.763%)  route 0.681ns (71.237%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.254     1.996    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X102Y45        LUT4 (Prop_lut4_I3_O)        0.045     2.041 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.041    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.107 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.427     2.534    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/p_1_out
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
                         clock pessimism             -0.360     1.573    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)        -0.002     1.571    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.452ns (42.116%)  route 0.621ns (57.884%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.300     1.578    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X102Y43        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.164     1.742 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=10, routed)          0.230     1.972    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X102Y45        LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.017    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig21_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.082 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.391     2.473    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.108     2.581 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     2.581    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.651 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.651    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_7
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                         clock pessimism             -0.360     1.573    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)         0.105     1.678    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.974    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y45  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y47  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y46  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y46  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y46  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y47  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y43  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y44  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y45  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y47  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y46  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :           52  Failing Endpoints,  Worst Slack       -6.733ns,  Total Violation     -336.570ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.733ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.070ns  (logic 0.518ns (48.394%)  route 0.552ns (51.606%))
  Logic Levels:           0  
  Clock Path Skew:        -7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 12.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.981    12.491    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.518    13.009 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/Q
                         net (fo=4, routed)           0.552    13.562    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[12]
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X105Y48        FDCE (Setup_fdce_C_D)       -0.081     6.829    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                 -6.733    

Slack (VIOLATED) :        -6.676ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.063ns  (logic 0.518ns (48.748%)  route 0.545ns (51.252%))
  Logic Levels:           0  
  Clock Path Skew:        -7.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 12.441 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.931    12.441    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y46        FDRE (Prop_fdre_C_Q)         0.518    12.959 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/Q
                         net (fo=4, routed)           0.545    13.504    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[23]
    SLICE_X105Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y46        FDCE (Setup_fdce_C_D)       -0.081     6.828    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[5]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -6.676    

Slack (VIOLATED) :        -6.623ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.989ns  (logic 0.518ns (52.397%)  route 0.471ns (47.603%))
  Logic Levels:           0  
  Clock Path Skew:        -7.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns = ( 12.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.941    12.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y45        FDRE (Prop_fdre_C_Q)         0.518    12.969 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/Q
                         net (fo=4, routed)           0.471    13.440    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[18]
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y45        FDCE (Setup_fdce_C_D)       -0.092     6.817    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[0]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 -6.623    

Slack (VIOLATED) :        -6.619ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.663%)  route 0.466ns (47.337%))
  Logic Levels:           0  
  Clock Path Skew:        -7.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns = ( 12.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.941    12.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y45        FDRE (Prop_fdre_C_Q)         0.518    12.969 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/Q
                         net (fo=4, routed)           0.466    13.435    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[2]
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y45        FDCE (Setup_fdce_C_D)       -0.093     6.816    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                 -6.619    

Slack (VIOLATED) :        -6.606ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.983ns  (logic 0.456ns (46.403%)  route 0.527ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        -7.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns = ( 12.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.941    12.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.456    12.907 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.527    13.434    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[3]
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y45        FDCE (Setup_fdce_C_D)       -0.081     6.828    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                 -6.606    

Slack (VIOLATED) :        -6.557ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.929%)  route 0.495ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        -7.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 7.076 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns = ( 12.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.941    12.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.456    12.907 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/Q
                         net (fo=4, routed)           0.495    13.403    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[20]
    SLICE_X103Y44        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.625     7.076    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y44        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
                         clock pessimism              0.000     7.076    
                         clock uncertainty           -0.169     6.908    
    SLICE_X103Y44        FDCE (Setup_fdce_C_D)       -0.062     6.846    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]
  -------------------------------------------------------------------
                         required time                          6.846    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                 -6.557    

Slack (VIOLATED) :        -6.548ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.966ns  (logic 0.456ns (47.222%)  route 0.510ns (52.778%))
  Logic Levels:           0  
  Clock Path Skew:        -7.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.451ns = ( 12.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.941    12.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.456    12.907 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/Q
                         net (fo=4, routed)           0.510    13.417    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[20]
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y45        FDCE (Setup_fdce_C_D)       -0.040     6.869    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[2]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                 -6.548    

Slack (VIOLATED) :        -6.532ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.808ns  (logic 0.456ns (56.440%)  route 0.352ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        -7.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 12.541 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.030    12.541    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.456    12.997 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/Q
                         net (fo=4, routed)           0.352    13.348    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[8]
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X105Y47        FDCE (Setup_fdce_C_D)       -0.093     6.817    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                 -6.532    

Slack (VIOLATED) :        -6.519ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.845ns  (logic 0.456ns (53.995%)  route 0.389ns (46.005%))
  Logic Levels:           0  
  Clock Path Skew:        -7.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 12.541 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.030    12.541    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.456    12.997 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/Q
                         net (fo=4, routed)           0.389    13.385    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[24]
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y45        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[6]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X105Y45        FDCE (Setup_fdce_C_D)       -0.043     6.866    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[6]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                 -6.519    

Slack (VIOLATED) :        -6.509ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.831ns  (logic 0.456ns (54.854%)  route 0.375ns (45.146%))
  Logic Levels:           0  
  Clock Path Skew:        -7.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 12.541 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.030    12.541    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDRE (Prop_fdre_C_Q)         0.456    12.997 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/Q
                         net (fo=4, routed)           0.375    13.372    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X105Y47        FDCE (Setup_fdce_C_D)       -0.047     6.863    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 -6.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.743ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.391%)  route 0.072ns (30.609%))
  Logic Levels:           0  
  Clock Path Skew:        -2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.183     1.461    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.625 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.072     1.697    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[11]
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y48        FDCE (Hold_fdce_C_D)         0.047    -1.045    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.521%)  route 0.075ns (31.479%))
  Logic Levels:           0  
  Clock Path Skew:        -2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.183     1.461    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.625 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.075     1.700    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[27]
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y48        FDCE (Hold_fdce_C_D)         0.047    -1.045    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.785ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.512%)  route 0.075ns (31.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.222     1.500    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/Q
                         net (fo=4, routed)           0.075     1.739    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[28]
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y47        FDCE (Hold_fdce_C_D)         0.046    -1.046    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[10]
  -------------------------------------------------------------------
                         required time                          1.046    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.788ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.726%)  route 0.141ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        -2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.183     1.461    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.625 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.141     1.766    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y47        FDCE (Hold_fdce_C_D)         0.071    -1.021    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.440%)  route 0.137ns (45.560%))
  Logic Levels:           0  
  Clock Path Skew:        -2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.183     1.461    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164     1.625 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.137     1.762    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[27]
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y47        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y47        FDCE (Hold_fdce_C_D)         0.047    -1.045    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.179%)  route 0.135ns (48.821%))
  Logic Levels:           0  
  Clock Path Skew:        -2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.242     1.520    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/Q
                         net (fo=4, routed)           0.135     1.796    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[14]
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y49        FDCE (Hold_fdce_C_D)         0.076    -1.016    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.814ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.617%)  route 0.136ns (45.383%))
  Logic Levels:           0  
  Clock Path Skew:        -2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.222     1.500    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/Q
                         net (fo=4, routed)           0.136     1.800    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[26]
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y48        FDCE (Hold_fdce_C_D)         0.078    -1.014    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[8]
  -------------------------------------------------------------------
                         required time                          1.014    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.179%)  route 0.135ns (48.821%))
  Logic Levels:           0  
  Clock Path Skew:        -2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.242     1.520    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/Q
                         net (fo=4, routed)           0.135     1.796    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[30]
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y49        FDCE (Hold_fdce_C_D)         0.071    -1.021    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[12]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.819ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.810%)  route 0.141ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        -2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.222     1.500    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/Q
                         net (fo=4, routed)           0.141     1.804    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[10]
    SLICE_X103Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X103Y47        FDCE (Hold_fdce_C_D)         0.078    -1.014    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          1.014    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.227%)  route 0.144ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        -2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.222     1.500    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y47        FDRE (Prop_fdre_C_Q)         0.164     1.664 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/Q
                         net (fo=4, routed)           0.144     1.808    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[28]
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y48        FDCE (Hold_fdce_C_D)         0.076    -1.016    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  2.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.269ns = ( 2.731 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.898     2.731    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     3.203 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.204    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     5.854 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.854    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     5.845 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.845    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.888     2.721    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     3.193 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.194    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     5.841 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.841    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.262ns = ( 2.738 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.905     2.738    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     3.210 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.211    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     5.841 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.841    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     5.840 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.840    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.277ns = ( 2.723 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.890     2.723    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     3.195 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.196    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     5.837 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.837    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     5.834 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.834    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.116ns  (logic 3.115ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.283ns = ( 2.717 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.884     2.717    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y60         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.472     3.189 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.190    dZmodDAC_Data_1_OBUF[11]
    P17                  OBUF (Prop_obuf_I_O)         2.643     5.833 r  dZmodDAC_Data_1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.833    dZmodDAC_Data_1[11]
    P17                                                               r  dZmodDAC_Data_1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.262ns = ( 2.738 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.905     2.738    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     3.210 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.211    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     5.832 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.832    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.112ns  (logic 3.111ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.470ns = ( 7.030 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.283ns = ( 2.717 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.884     2.717    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y62         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         ODDR (Prop_oddr_C_Q)         0.472     3.189 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.190    dZmodDAC_Data_1_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.639     5.829 r  dZmodDAC_Data_1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.829    dZmodDAC_Data_1[9]
    N15                                                               r  dZmodDAC_Data_1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     4.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     5.030 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.031    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     7.030 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.030    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.178     7.209    
                         clock uncertainty           -0.192     7.017    
                         output delay                -0.258     6.759    
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y76         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.112    10.459 r  dZmodDAC_Data_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.459    dZmodDAC_Data_1[1]
    L18                                                               r  dZmodDAC_Data_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.459    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.291ns  (logic 1.290ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y77         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[5]
    K20                  OBUF (Prop_obuf_I_O)         1.113    10.461 r  dZmodDAC_Data_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.461    dZmodDAC_Data_1[5]
    K20                                                               r  dZmodDAC_Data_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.461    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 9.171 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.621     9.171    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y79         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y79         ODDR (Prop_oddr_C_Q)         0.177     9.348 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.349    dZmodDAC_Data_1_OBUF[3]
    L22                  OBUF (Prop_obuf_I_O)         1.116    10.464 r  dZmodDAC_Data_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.464    dZmodDAC_Data_1[3]
    L22                                                               r  dZmodDAC_Data_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.464    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y78         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.118    10.465 r  dZmodDAC_Data_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.465    dZmodDAC_Data_1[0]
    K19                                                               r  dZmodDAC_Data_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.465    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.292ns  (logic 1.291ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.627     9.177    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y61         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         ODDR (Prop_oddr_C_Q)         0.177     9.354 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.355    dZmodDAC_Data_1_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         1.114    10.469 r  dZmodDAC_Data_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.469    dZmodDAC_Data_1[8]
    P15                                                               r  dZmodDAC_Data_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.469    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.623     9.173    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y81         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.177     9.350 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.351    dZmodDAC_Data_1_OBUF[6]
    K21                  OBUF (Prop_obuf_I_O)         1.118    10.469 r  dZmodDAC_Data_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.469    dZmodDAC_Data_1[6]
    K21                                                               r  dZmodDAC_Data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.469    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.297ns  (logic 1.296ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.623     9.173    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.177     9.350 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.351    dZmodDAC_Data_1_OBUF[7]
    J20                  OBUF (Prop_obuf_I_O)         1.119    10.470 r  dZmodDAC_Data_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.470    dZmodDAC_Data_1[7]
    J20                                                               r  dZmodDAC_Data_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.470    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.301ns  (logic 1.300ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y75         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[4]
    L19                  OBUF (Prop_obuf_I_O)         1.123    10.470 r  dZmodDAC_Data_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.470    dZmodDAC_Data_1[4]
    L19                                                               r  dZmodDAC_Data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.470    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.627     9.177    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y59         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.177     9.354 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.355    dZmodDAC_Data_1_OBUF[10]
    P18                  OBUF (Prop_obuf_I_O)         1.116    10.471 r  dZmodDAC_Data_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.471    dZmodDAC_Data_1[10]
    P18                                                               r  dZmodDAC_Data_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.471    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.298ns  (logic 1.297ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 7.511 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 9.175 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.625     9.175    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y85         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         ODDR (Prop_oddr_C_Q)         0.177     9.352 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.353    dZmodDAC_Data_1_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.120    10.473 r  dZmodDAC_Data_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.473    dZmodDAC_Data_1[2]
    K18                                                               r  dZmodDAC_Data_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     6.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.455 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.456    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.511 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.511    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.755     8.266    
                         clock uncertainty            0.192     8.457    
                         output delay                 1.208     9.665    
  -------------------------------------------------------------------
                         required time                         -9.665    
                         arrival time                          10.473    
  -------------------------------------------------------------------
                         slack                                  0.807    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -5.945ns,  Total Violation      -56.787ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.945ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.350ns  (logic 3.521ns (42.169%)  route 4.829ns (57.831%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 35.863 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.869 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821    39.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    39.993 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.369 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.692 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.755    41.447    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.424    35.863    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y48        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                         clock pessimism              0.000    35.863    
                         clock uncertainty           -0.154    35.709    
    SLICE_X104Y48        FDRE (Setup_fdre_C_D)       -0.208    35.501    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]
  -------------------------------------------------------------------
                         required time                         35.501    
                         arrival time                         -41.447    
  -------------------------------------------------------------------
                         slack                                 -5.945    

Slack (VIOLATED) :        -5.896ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.372ns  (logic 3.417ns (40.814%)  route 4.955ns (59.186%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 35.969 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.869 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821    39.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    39.993 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.369 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.588 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.881    41.469    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.530    35.969    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.000    35.969    
                         clock uncertainty           -0.154    35.815    
    SLICE_X104Y47        FDRE (Setup_fdre_C_D)       -0.242    35.573    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         35.573    
                         arrival time                         -41.469    
  -------------------------------------------------------------------
                         slack                                 -5.896    

Slack (VIOLATED) :        -5.854ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.377ns  (logic 3.534ns (42.185%)  route 4.843ns (57.815%))
  Logic Levels:           10  (CARRY4=7 LUT2=3)
  Clock Path Skew:        0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 36.003 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.869 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821    39.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    39.993 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.369 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.486    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.705 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.770    41.474    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[8]
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.563    36.003    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y49        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.000    36.003    
                         clock uncertainty           -0.154    35.849    
    SLICE_X103Y49        FDRE (Setup_fdre_C_D)       -0.229    35.620    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                         35.620    
                         arrival time                         -41.474    
  -------------------------------------------------------------------
                         slack                                 -5.854    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.322ns  (logic 3.513ns (42.213%)  route 4.809ns (57.787%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 36.021 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.869 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821    39.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    39.993 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.369 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.684 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.735    41.419    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    36.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.000    36.021    
                         clock uncertainty           -0.154    35.867    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.284    35.583    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         35.583    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                 -5.836    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.777ns  (logic 2.956ns (38.011%)  route 4.821ns (61.989%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 36.021 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.757 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[0]
                         net (fo=2, routed)           0.901    39.658    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_7
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.299    39.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3/O
                         net (fo=1, routed)           0.000    39.957    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    40.207 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.667    40.874    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    36.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                         clock pessimism              0.000    36.021    
                         clock uncertainty           -0.154    35.867    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.285    35.582    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         35.582    
                         arrival time                         -40.874    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.591ns  (logic 2.763ns (36.398%)  route 4.828ns (63.602%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 35.937 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    36.665 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.968    37.633    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.301    37.934 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000    37.934    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.481 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.765    39.246    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.302    39.548 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.548    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    39.975 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.713    40.688    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.498    35.937    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                         clock pessimism              0.000    35.937    
                         clock uncertainty           -0.154    35.783    
    SLICE_X104Y46        FDRE (Setup_fdre_C_D)       -0.206    35.577    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         35.577    
                         arrival time                         -40.688    
  -------------------------------------------------------------------
                         slack                                 -5.111    

Slack (VIOLATED) :        -5.016ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.510ns  (logic 2.588ns (34.462%)  route 4.922ns (65.538%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 36.021 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    36.665 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.968    37.633    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.301    37.934 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000    37.934    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.481 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.765    39.246    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.302    39.548 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.548    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    39.800 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.807    40.607    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.581    36.021    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.000    36.021    
                         clock uncertainty           -0.154    35.867    
    SLICE_X103Y46        FDRE (Setup_fdre_C_D)       -0.276    35.591    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                         -40.607    
  -------------------------------------------------------------------
                         slack                                 -5.016    

Slack (VIOLATED) :        -4.684ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.511ns  (logic 3.437ns (45.761%)  route 4.074ns (54.239%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 35.969 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.869 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[1]
                         net (fo=2, routed)           0.821    39.690    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_6
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.303    39.993 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.369 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.369    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.608 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    40.608    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.530    35.969    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.000    35.969    
                         clock uncertainty           -0.154    35.815    
    SLICE_X104Y47        FDRE (Setup_fdre_C_D)        0.109    35.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         35.924    
                         arrival time                         -40.608    
  -------------------------------------------------------------------
                         slack                                 -4.684    

Slack (VIOLATED) :        -4.417ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.212ns  (logic 3.058ns (42.402%)  route 4.154ns (57.598%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 35.937 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.634 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.634    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.872    37.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.306    38.134 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2/O
                         net (fo=1, routed)           0.000    38.134    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_2_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.535 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.535    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y46        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.757 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[0]
                         net (fo=2, routed)           0.901    39.658    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_7
    SLICE_X104Y46        LUT2 (Prop_lut2_I0_O)        0.299    39.957 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3/O
                         net (fo=1, routed)           0.000    39.957    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_3_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.309 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    40.309    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.498    35.937    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.000    35.937    
                         clock uncertainty           -0.154    35.783    
    SLICE_X104Y46        FDRE (Setup_fdre_C_D)        0.109    35.892    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         35.892    
                         arrival time                         -40.309    
  -------------------------------------------------------------------
                         slack                                 -4.417    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.078ns  (logic 1.911ns (31.442%)  route 4.167ns (68.558%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 35.945 - 32.000 ) 
    Source Clock Delay      (SCD):    3.097ns = ( 33.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.803    33.097    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.518    33.615 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.382    35.997    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.124    36.121 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    36.665 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.968    37.633    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.301    37.934 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000    37.934    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.358 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.817    39.175    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.506    35.945    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism              0.000    35.945    
                         clock uncertainty           -0.154    35.791    
    SLICE_X103Y45        FDRE (Setup_fdre_C_D)       -0.280    35.511    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         35.511    
                         arrival time                         -39.175    
  -------------------------------------------------------------------
                         slack                                 -3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.275ns (21.476%)  route 1.006ns (78.524%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           0.578     1.692    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.737    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.803 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.427     2.230    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/p_1_out
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.154     2.087    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)        -0.002     2.085    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.452ns (32.165%)  route 0.953ns (67.835%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=15, routed)          0.562     1.675    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X102Y45        LUT4 (Prop_lut4_I2_O)        0.045     1.720 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.720    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig21_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.785 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.391     2.177    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.108     2.285 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     2.285    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.355 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.355    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_7
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.154     2.087    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)         0.105     2.192    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.279ns (19.024%)  route 1.188ns (80.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           1.188     2.301    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT2 (Prop_lut2_I1_O)        0.045     2.346 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     2.346    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.416 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.416    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.154     2.087    
    SLICE_X102Y45        FDRE (Hold_fdre_C_D)         0.134     2.221    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.448ns (30.615%)  route 1.015ns (69.385%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.483     1.597    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X100Y45        LUT4 (Prop_lut4_I0_O)        0.045     1.642 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.642    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig4_out
    SLICE_X100Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.706 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=1, routed)           0.532     2.238    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y46        LUT2 (Prop_lut2_I1_O)        0.111     2.349 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000     2.349    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.413 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.413    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.919    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.000     1.919    
                         clock uncertainty            0.154     2.073    
    SLICE_X104Y46        FDRE (Hold_fdre_C_D)         0.134     2.207    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.659ns (45.374%)  route 0.793ns (54.626%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=15, routed)          0.288     1.402    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X101Y46        LUT2 (Prop_lut2_I1_O)        0.045     1.447 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[7].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/p_29_out
    SLICE_X101Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.510 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.277     1.787    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.173     1.960 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.228     2.188    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y47        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.214     2.402 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.434     1.900    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.000     1.900    
                         clock uncertainty            0.154     2.054    
    SLICE_X104Y47        FDRE (Hold_fdre_C_D)         0.134     2.188    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.449ns (29.954%)  route 1.050ns (70.046%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           0.453     1.567    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y45        LUT4 (Prop_lut4_I0_O)        0.045     1.612 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig20_out
    SLICE_X102Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.676 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.314     1.990    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y45        LUT2 (Prop_lut2_I0_O)        0.111     2.101 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     2.101    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.166 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.283     2.448    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.467     1.933    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y45        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism              0.000     1.933    
                         clock uncertainty            0.154     2.087    
    SLICE_X103Y45        FDRE (Hold_fdre_C_D)        -0.002     2.085    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.448ns (27.492%)  route 1.182ns (72.508%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.515     1.629    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y46        LUT2 (Prop_lut2_I1_O)        0.045     1.674 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.674    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/p_5_out
    SLICE_X100Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.738 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.408     2.146    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.175     2.321 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.258     2.579    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.486     1.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.154     2.106    
    SLICE_X103Y46        FDRE (Hold_fdre_C_D)        -0.006     2.100    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.454ns (27.085%)  route 1.222ns (72.915%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.474     1.588    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X100Y45        LUT2 (Prop_lut2_I1_O)        0.045     1.633 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.703 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.466     2.169    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X104Y46        LUT2 (Prop_lut2_I1_O)        0.105     2.274 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     2.274    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.344 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.282     2.626    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.486     1.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.154     2.106    
    SLICE_X103Y46        FDRE (Hold_fdre_C_D)         0.001     2.107    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.454ns (27.547%)  route 1.194ns (72.453%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.477     1.591    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X100Y46        LUT4 (Prop_lut4_I0_O)        0.045     1.636 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.636    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig3_out
    SLICE_X100Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.706 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.459     2.165    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y47        LUT2 (Prop_lut2_I1_O)        0.105     2.270 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6/O
                         net (fo=1, routed)           0.000     2.270    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.340 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.257     2.598    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.434     1.900    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y47        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.000     1.900    
                         clock uncertainty            0.154     2.054    
    SLICE_X104Y47        FDRE (Hold_fdre_C_D)         0.025     2.079    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.529ns (31.285%)  route 1.162ns (68.715%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.614     0.950    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y45        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.474     1.588    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X100Y45        LUT2 (Prop_lut2_I1_O)        0.045     1.633 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.703 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.466     2.169    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X104Y46        LUT2 (Prop_lut2_I1_O)        0.105     2.274 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     2.274    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.419 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.222     2.640    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.486     1.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y46        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.154     2.106    
    SLICE_X103Y46        FDRE (Hold_fdre_C_D)        -0.003     2.103    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.773ns (19.825%)  route 3.126ns (80.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.257     1.614    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X113Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/C
                         clock pessimism              0.537     7.689    
                         clock uncertainty           -0.072     7.617    
    SLICE_X113Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.212    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.773ns (19.825%)  route 3.126ns (80.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.257     1.614    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X113Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/C
                         clock pessimism              0.537     7.689    
                         clock uncertainty           -0.072     7.617    
    SLICE_X113Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.212    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.773ns (19.825%)  route 3.126ns (80.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.257     1.614    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X113Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                         clock pessimism              0.537     7.689    
                         clock uncertainty           -0.072     7.617    
    SLICE_X113Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.212    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.773ns (19.825%)  route 3.126ns (80.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.257     1.614    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X113Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
                         clock pessimism              0.537     7.689    
                         clock uncertainty           -0.072     7.617    
    SLICE_X113Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.212    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.773ns (20.569%)  route 2.985ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 7.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.116     1.473    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X109Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.699     7.150    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg/C
                         clock pessimism              0.497     7.647    
                         clock uncertainty           -0.072     7.575    
    SLICE_X109Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.170    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sInitDoneDAC_reg
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.773ns (20.569%)  route 2.985ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 7.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.116     1.473    design_1_i/ZmodAWGController_0/U0/InstConfigDAC_n_1
    SLICE_X109Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.699     7.150    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.497     7.647    
                         clock uncertainty           -0.072     7.575    
    SLICE_X109Y7         FDCE (Recov_fdce_C_CLR)     -0.405     7.170    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.773ns (20.555%)  route 2.988ns (79.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 7.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.119     1.476    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.702     7.153    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/C
                         clock pessimism              0.537     7.690    
                         clock uncertainty           -0.072     7.618    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     7.213    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[20]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.773ns (20.569%)  route 2.985ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 7.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.116     1.473    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X108Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.699     7.150    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[20]/C
                         clock pessimism              0.497     7.647    
                         clock uncertainty           -0.072     7.575    
    SLICE_X108Y7         FDCE (Recov_fdce_C_CLR)     -0.319     7.256    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[20]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[21]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.773ns (20.569%)  route 2.985ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 7.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.116     1.473    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X108Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.699     7.150    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[21]/C
                         clock pessimism              0.497     7.647    
                         clock uncertainty           -0.072     7.575    
    SLICE_X108Y7         FDCE (Recov_fdce_C_CLR)     -0.319     7.256    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[22]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.773ns (20.569%)  route 2.985ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 7.150 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.869    -0.938    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.295    -0.643 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.116     1.473    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X108Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.699     7.150    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[22]/C
                         clock pessimism              0.497     7.647    
                         clock uncertainty           -0.072     7.575    
    SLICE_X108Y7         FDCE (Recov_fdce_C_CLR)     -0.319     7.256    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[22]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.924%)  route 0.479ns (66.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.148    -0.693 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286    -0.407    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.098    -0.309 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.193    -0.116    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/aoReset
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/C
                         clock pessimism              0.462    -0.805    
    SLICE_X102Y51        FDCE (Remov_fdce_C_CLR)     -0.067    -0.872    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.924%)  route 0.479ns (66.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.148    -0.693 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286    -0.407    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.098    -0.309 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.193    -0.116    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/aoReset
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/C
                         clock pessimism              0.462    -0.805    
    SLICE_X102Y51        FDCE (Remov_fdce_C_CLR)     -0.067    -0.872    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.924%)  route 0.479ns (66.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.148    -0.693 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286    -0.407    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.098    -0.309 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.193    -0.116    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/aoReset
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism              0.462    -0.805    
    SLICE_X102Y51        FDCE (Remov_fdce_C_CLR)     -0.067    -0.872    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.924%)  route 0.479ns (66.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.609    -0.841    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X104Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.148    -0.693 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.286    -0.407    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.098    -0.309 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.193    -0.116    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/aoReset
    SLICE_X102Y51        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism              0.462    -0.805    
    SLICE_X102Y51        FDCE (Remov_fdce_C_CLR)     -0.067    -0.872    design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDone_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.246ns (32.579%)  route 0.509ns (67.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.814    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.364    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.266 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.207    -0.059    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X108Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.905    -1.241    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X108Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDone_reg/C
                         clock pessimism              0.462    -0.779    
    SLICE_X108Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDone_reg
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.246ns (32.352%)  route 0.514ns (67.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.814    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.364    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.266 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.212    -0.054    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X112Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X112Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]/C
                         clock pessimism              0.440    -0.797    
    SLICE_X112Y52        FDCE (Remov_fdce_C_CLR)     -0.067    -0.864    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sInitDoneDAC_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.246ns (32.352%)  route 0.514ns (67.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.814    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.364    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.266 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.212    -0.054    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X112Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sInitDoneDAC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X112Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sInitDoneDAC_reg/C
                         clock pessimism              0.440    -0.797    
    SLICE_X112Y52        FDCE (Remov_fdce_C_CLR)     -0.067    -0.864    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sInitDoneDAC_reg
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.246ns (32.352%)  route 0.514ns (67.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.814    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.364    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y54        LUT1 (Prop_lut1_I0_O)        0.098    -0.266 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.212    -0.054    design_1_i/ZmodAWGController_1/U0/InstConfigDAC_n_1
    SLICE_X112Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/SysClk100
    SLICE_X112Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.440    -0.797    
    SLICE_X112Y52        FDCE (Remov_fdce_C_CLR)     -0.067    -0.864    design_1_i/ZmodAWGController_1/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.329%)  route 0.539ns (68.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.642    -0.808    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.148    -0.660 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.358    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.098    -0.260 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.237    -0.023    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X108Y3         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.912    -1.234    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[4]/C
                         clock pessimism              0.463    -0.771    
    SLICE_X108Y3         FDCE (Remov_fdce_C_CLR)     -0.067    -0.838    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.246ns (31.329%)  route 0.539ns (68.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.642    -0.808    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X112Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDCE (Prop_fdce_C_Q)         0.148    -0.660 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.302    -0.358    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X112Y3         LUT1 (Prop_lut1_I0_O)        0.098    -0.260 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.237    -0.023    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X108Y3         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.912    -1.234    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y3         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[5]/C
                         clock pessimism              0.463    -0.771    
    SLICE_X108Y3         FDCE (Remov_fdce_C_CLR)     -0.067    -0.838    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.899ns = ( 9.601 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 0.180 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847     0.180    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.419     0.599 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.448    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.299     1.747 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.454    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     9.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.496    10.097    
                         clock uncertainty           -0.072    10.026    
    OLOGIC_X1Y74         ODDR (Recov_oddr_C_R)       -0.300     9.726    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 9.619 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.303ns = ( 0.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     0.197    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.419     0.616 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.465    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.299     1.764 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.471    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     9.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.497    10.115    
                         clock uncertainty           -0.072    10.044    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300     9.744    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 9.603 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 0.180 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847     0.180    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.419     0.599 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.448    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.299     1.747 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.454    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652     9.603    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.496    10.099    
                         clock uncertainty           -0.072    10.028    
    OLOGIC_X1Y72         ODDR (Recov_oddr_C_R)       -0.300     9.728    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 9.621 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.303ns = ( 0.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     0.197    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.419     0.616 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.465    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.299     1.764 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.471    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     9.621    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.497    10.117    
                         clock uncertainty           -0.072    10.046    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300     9.746    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  7.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.817ns  (logic 0.227ns (27.785%)  route 0.590ns (72.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 1.247 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.128     1.802 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.084    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.099     2.183 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.307     2.491    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     1.247    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.462     1.709    
    OLOGIC_X1Y72         ODDR (Remov_oddr_C_R)        0.000     1.709    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.817ns  (logic 0.227ns (27.785%)  route 0.590ns (72.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 1.252 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.128     1.808 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.090    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.099     2.189 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.307     2.497    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.252    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.463     1.715    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     1.715    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.717%)  route 0.592ns (72.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 1.246 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.128     1.802 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.084    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.099     2.183 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.309     2.493    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     1.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.462     1.708    
    OLOGIC_X1Y74         ODDR (Remov_oddr_C_R)        0.000     1.708    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.717%)  route 0.592ns (72.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 1.251 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.128     1.808 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.090    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.099     2.189 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.309     2.499    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.463     1.714    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     1.714    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.785    





