<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='335' type='408'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='329'>/// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS
    /// model, produces an ADD instruction that adds the contents of
    /// G8RReg to the thread pointer.  Symbol contains a relocation
    /// sym\@tls which is to be replaced by the thread pointer and
    /// identifies to the linker that the instruction is part of a
    /// TLS sequence.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='4162' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='4162' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='584' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel16tryTLSXFormStoreEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='629' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel15tryTLSXFormLoadEPN4llvm10LoadSDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1565' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3140' u='r' c='_ZNK4llvm17PPCTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3183' u='r' c='_ZNK4llvm17PPCTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE'/>
