---
MainSourceFile:  /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          279740
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          280206
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          280673
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xillinx/2025.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          575215
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_2P + BRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      102
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      251
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      427
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: DivnS pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      759
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_765_1:  '
    FileOffset:      765
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1063015
        Length:          0
        ReplacementText: 'VITIS_LOOP_765_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_772_2:  '
    FileOffset:      772
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1063154
        Length:          0
        ReplacementText: 'VITIS_LOOP_772_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_776_3:  '
    FileOffset:      776
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1063294
        Length:          0
        ReplacementText: 'VITIS_LOOP_776_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_784_4:  '
    FileOffset:      784
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1063538
        Length:          0
        ReplacementText: 'VITIS_LOOP_784_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_813_5:  '
    FileOffset:      813
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1065096
        Length:          0
        ReplacementText: 'VITIS_LOOP_813_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_839_6:  '
    FileOffset:      839
    FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp
    Replacements:    
      - FilePath:        /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/.autopilot/db/commit.pp.0.cpp
        Offset:          1065773
        Length:          0
        ReplacementText: 'VITIS_LOOP_839_6: '
...
