PPA Report for d_latch_preset_clear.v (Module: d_latch_preset_clear)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 1
IO Count: 13
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.269 ns

POWER METRICS:
-------------
Total Power Consumption: 1.061 W
