================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  1,518       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 18,306       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  9,527       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  9,320       | user inline pragmas are applied                                                        |
|               | (4) simplification          |  9,320       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 15,582       | user array partition pragmas are applied                                               |
|               | (2) simplification          |  9,238       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  9,238       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  9,638       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  9,067       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  8,666       | loop and instruction simplification                                                    |
|               | (2) parallelization         |  8,666       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  8,666       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  8,666       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  8,898       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  8,499       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+
| Function                           | Location         | Compile/Link | Unroll/Inline     | Array/Struct      | Performance       | HW Transforms     |
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+
| + myproject                        | myproject.cpp:7  | 1,518        | 9,320             | 9,067             | 8,666             | 8,499             |
|  + uniform<ap_fixed<16, 6, AP_T... | nnet_random.h:66 | 1,512        | 9,316             | 8,833             | 8,403             | 8,002             |
|     lfsr_16bit<config2>            | nnet_random.h:58 |  592         | 5,400 (200 calls) | 5,400 (200 calls) | 5,200 (200 calls) | 5,200 (200 calls) |
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


