{"vcs1":{"timestamp_begin":1680401174.735578633, "rt":1.74, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680401176.510284711, "rt":1.30, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680401178.016294766, "rt":1.19, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680401174.456179347}
{"VCS_COMP_START_TIME": 1680401174.456179347}
{"VCS_COMP_END_TIME": 1680401181.599394939}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339248}}
{"stitch_vcselab": {"peak_mem": 239008}}
