{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499393760768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499393760768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:16:00 2017 " "Processing started: Thu Jul 06 21:16:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499393760768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499393760768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499393760769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499393761136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499393761192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499393761192 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "registers.sv(15) " "Verilog HDL Event Control warning at registers.sv(15): Event Control contains a complex event expression" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1499393761195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499393761195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499393761195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499393761197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499393761197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Found entity 1: display_driver" {  } { { "display_driver.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/display_driver.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499393761199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499393761199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499393761230 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD main.sv(10) " "Output port \"RD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761231 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GD main.sv(10) " "Output port \"GD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761231 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BD main.sv(10) " "Output port \"BD\" at main.sv(10) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761231 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status main.sv(8) " "Output port \"status\" at main.sv(8) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761231 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEN main.sv(11) " "Output port \"DEN\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761232 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VSYNC main.sv(11) " "Output port \"VSYNC\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761232 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSYNC main.sv(11) " "Output port \"HSYNC\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761232 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP_CLK main.sv(11) " "Output port \"DISP_CLK\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761232 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DISP_EN main.sv(11) " "Output port \"DISP_EN\" at main.sv(11) has no driver" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499393761232 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:r " "Elaborating entity \"registers\" for hierarchy \"registers:r\"" {  } { { "main.sv" "r" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499393761250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:b " "Elaborating entity \"background\" for hierarchy \"background:b\"" {  } { { "main.sv" "b" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499393761252 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg sprites.sv(5) " "Verilog HDL warning at sprites.sv(5): object bg used but never assigned" {  } { { "sprites.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/sprites.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1499393761252 "|top|background:b"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status GND " "Pin \"status\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|status"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[0\] GND " "Pin \"RD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[1\] GND " "Pin \"RD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[2\] GND " "Pin \"RD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[3\] GND " "Pin \"RD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[4\] GND " "Pin \"RD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[5\] GND " "Pin \"RD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[6\] GND " "Pin \"RD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD\[7\] GND " "Pin \"RD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|RD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[0\] GND " "Pin \"GD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[1\] GND " "Pin \"GD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[2\] GND " "Pin \"GD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[3\] GND " "Pin \"GD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[4\] GND " "Pin \"GD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[5\] GND " "Pin \"GD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[6\] GND " "Pin \"GD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GD\[7\] GND " "Pin \"GD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|GD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[0\] GND " "Pin \"BD\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[1\] GND " "Pin \"BD\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[2\] GND " "Pin \"BD\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[3\] GND " "Pin \"BD\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[4\] GND " "Pin \"BD\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[5\] GND " "Pin \"BD\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[6\] GND " "Pin \"BD\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[7\] GND " "Pin \"BD\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|BD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEN GND " "Pin \"DEN\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|DEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VSYNC GND " "Pin \"VSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|VSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSYNC GND " "Pin \"HSYNC\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|HSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_CLK GND " "Pin \"DISP_CLK\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|DISP_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_EN GND " "Pin \"DISP_EN\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499393761586 "|top|DISP_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499393761586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499393761885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[0\] " "No output dependent on input pin \"port_in\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[1\] " "No output dependent on input pin \"port_in\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[2\] " "No output dependent on input pin \"port_in\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[3\] " "No output dependent on input pin \"port_in\[3\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[4\] " "No output dependent on input pin \"port_in\[4\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[5\] " "No output dependent on input pin \"port_in\[5\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[6\] " "No output dependent on input pin \"port_in\[6\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in\[7\] " "No output dependent on input pin \"port_in\[7\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|port_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499393761935 "|top|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499393761935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499393761936 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499393761936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499393761936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499393761975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:16:01 2017 " "Processing ended: Thu Jul 06 21:16:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499393761975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499393761975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499393761975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499393761975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499393763067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499393763068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:16:02 2017 " "Processing started: Thu Jul 06 21:16:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499393763068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499393763068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499393763068 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499393763170 ""}
{ "Info" "0" "" "Project  = IFE_Display_2017" {  } {  } 0 0 "Project  = IFE_Display_2017" 0 0 "Fitter" 0 0 1499393763170 ""}
{ "Info" "0" "" "Revision = IFE_Display_2017" {  } {  } 0 0 "Revision = IFE_Display_2017" 0 0 "Fitter" 0 0 1499393763170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499393763252 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IFE_Display_2017 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"IFE_Display_2017\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499393763257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499393763293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499393763293 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499393763355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499393763369 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499393763569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499393763569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499393763569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499393763569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499393763570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499393763570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499393763570 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499393763570 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[0\] " "Pin port_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[0] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[1\] " "Pin port_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[1] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[2\] " "Pin port_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[2] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[3\] " "Pin port_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[3] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[4\] " "Pin port_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[4] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[5\] " "Pin port_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[5] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[6\] " "Pin port_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[6] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in\[7\] " "Pin port_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in[7] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Pin write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status " "Pin status not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { status } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[0\] " "Pin RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[0] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[1\] " "Pin RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[1] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[2\] " "Pin RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[2] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[3\] " "Pin RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[3] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[4\] " "Pin RD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[4] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[5\] " "Pin RD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[5] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[6\] " "Pin RD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[6] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[7\] " "Pin RD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[7] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[0\] " "Pin GD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[0] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[1\] " "Pin GD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[1] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[2\] " "Pin GD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[2] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[3\] " "Pin GD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[3] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[4\] " "Pin GD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[4] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[5\] " "Pin GD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[5] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[6\] " "Pin GD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[6] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GD\[7\] " "Pin GD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GD[7] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[0\] " "Pin BD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[0] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[1\] " "Pin BD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[1] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[2\] " "Pin BD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[2] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[3\] " "Pin BD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[3] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[4\] " "Pin BD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[4] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[5\] " "Pin BD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[5] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[6\] " "Pin BD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[6] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BD\[7\] " "Pin BD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BD[7] } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEN " "Pin DEN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DEN } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSYNC " "Pin VSYNC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HSYNC " "Pin HSYNC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HSYNC } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_CLK " "Pin DISP_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_CLK } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_EN " "Pin DISP_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_EN } } } { "main.sv" "" { Text "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/main.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499393763599 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1499393763599 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IFE_Display_2017.sdc " "Synopsys Design Constraints File file not found: 'IFE_Display_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499393763707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499393763707 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1499393763708 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1499393763708 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499393763708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499393763709 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499393763709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499393763709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499393763710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499393763710 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499393763711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499393763711 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499393763711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499393763711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499393763711 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499393763711 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 13 30 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 13 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1499393763712 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1499393763712 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499393763712 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499393763713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499393763713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499393763713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499393763713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1499393763713 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499393763713 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499393763726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499393764159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499393764188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499393764196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499393764296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499393764296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499393764351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499393764560 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499393764560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499393764592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499393764594 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1499393764594 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499393764594 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499393764597 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499393764600 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status 0 " "Pin \"status\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[0\] 0 " "Pin \"RD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[1\] 0 " "Pin \"RD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[2\] 0 " "Pin \"RD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[3\] 0 " "Pin \"RD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[4\] 0 " "Pin \"RD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[5\] 0 " "Pin \"RD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[6\] 0 " "Pin \"RD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD\[7\] 0 " "Pin \"RD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[0\] 0 " "Pin \"GD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[1\] 0 " "Pin \"GD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[2\] 0 " "Pin \"GD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[3\] 0 " "Pin \"GD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[4\] 0 " "Pin \"GD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[5\] 0 " "Pin \"GD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[6\] 0 " "Pin \"GD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GD\[7\] 0 " "Pin \"GD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[0\] 0 " "Pin \"BD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[1\] 0 " "Pin \"BD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[2\] 0 " "Pin \"BD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[3\] 0 " "Pin \"BD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[4\] 0 " "Pin \"BD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[5\] 0 " "Pin \"BD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[6\] 0 " "Pin \"BD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BD\[7\] 0 " "Pin \"BD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEN 0 " "Pin \"DEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSYNC 0 " "Pin \"VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HSYNC 0 " "Pin \"HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISP_CLK 0 " "Pin \"DISP_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISP_EN 0 " "Pin \"DISP_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499393764601 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1499393764601 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499393764657 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499393764662 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499393764697 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499393764813 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1499393764843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.fit.smsg " "Generated suppressed messages file E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499393764922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499393765073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:16:05 2017 " "Processing ended: Thu Jul 06 21:16:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499393765073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499393765073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499393765073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499393765073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499393765984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499393765985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:16:05 2017 " "Processing started: Thu Jul 06 21:16:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499393765985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499393765985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499393765985 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499393766454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499393766481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499393766754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:16:06 2017 " "Processing ended: Thu Jul 06 21:16:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499393766754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499393766754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499393766754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499393766754 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499393767509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499393768004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499393768005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:16:07 2017 " "Processing started: Thu Jul 06 21:16:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499393768005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499393768005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_sta IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499393768005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499393768111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499393768252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499393768294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499393768294 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IFE_Display_2017.sdc " "Synopsys Design Constraints File file not found: 'IFE_Display_2017.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1499393768385 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499393768386 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1499393768386 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1499393768386 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499393768387 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1499393768390 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1499393768392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768676 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499393768683 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1499393768684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499393768690 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1499393768690 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1499393768690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499393768706 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499393768708 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499393768717 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499393768718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499393768770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:16:08 2017 " "Processing ended: Thu Jul 06 21:16:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499393768770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499393768770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499393768770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499393768770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499393769680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499393769680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:16:09 2017 " "Processing started: Thu Jul 06 21:16:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499393769680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499393769680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499393769680 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "IFE_Display_2017.svo\", \"IFE_Display_2017_fast.svo IFE_Display_2017_v.sdo IFE_Display_2017_v_fast.sdo E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/simulation/modelsim/ simulation " "Generated files \"IFE_Display_2017.svo\", \"IFE_Display_2017_fast.svo\", \"IFE_Display_2017_v.sdo\" and \"IFE_Display_2017_v_fast.sdo\" in directory \"E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1499393769985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499393770029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:16:10 2017 " "Processing ended: Thu Jul 06 21:16:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499393770029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499393770029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499393770029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499393770029 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499393770611 ""}
