// Seed: 1610398290
module module_0 (
    input wand id_0,
    input tri0 id_1
    , id_3
);
  wire id_4;
  reg  id_5 = id_3;
  assign module_1.type_0 = 0;
  initial begin : LABEL_0
    id_3 <= 1 == 1 & id_3;
    id_5 = 1;
    wait (id_3);
  end
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11
);
  wire id_13;
  always @* #1;
  assign id_11 = ~id_8;
  tri0 id_14;
  assign id_0 = ~id_14;
  reg id_15;
  always @(posedge (id_6) or posedge 1) begin : LABEL_0
    id_15 <= #1 1 | 1;
  end
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
