
CourseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fbc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb0  080090d0  080090d0  0000a0d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c80  08009c80  0000b278  2**0
                  CONTENTS
  4 .ARM          00000008  08009c80  08009c80  0000ac80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c88  08009c88  0000b278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c88  08009c88  0000ac88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c8c  08009c8c  0000ac8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08009c90  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000644  20000278  08009f08  0000b278  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008bc  08009f08  0000b8bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008923  00000000  00000000  0000b2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e63  00000000  00000000  00013bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  00015a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c0  00000000  00000000  00016330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cd1  00000000  00000000  000169f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d884  00000000  00000000  0002e6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085923  00000000  00000000  0003bf45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1868  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003988  00000000  00000000  000c18ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000c5234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000278 	.word	0x20000278
 800012c:	00000000 	.word	0x00000000
 8000130:	080090b4 	.word	0x080090b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000027c 	.word	0x2000027c
 800014c:	080090b4 	.word	0x080090b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a4:	4b20      	ldr	r3, [pc, #128]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010aa:	f043 0310 	orr.w	r3, r3, #16
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0310 	and.w	r3, r3, #16
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a19      	ldr	r2, [pc, #100]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010c2:	f043 0320 	orr.w	r3, r3, #32
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0320 	and.w	r3, r3, #32
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d4:	4b14      	ldr	r3, [pc, #80]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	4a13      	ldr	r2, [pc, #76]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010da:	f043 0308 	orr.w	r3, r3, #8
 80010de:	6193      	str	r3, [r2, #24]
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <MX_GPIO_Init+0x98>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	603b      	str	r3, [r7, #0]
 8001102:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001104:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001108:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001112:	f107 0310 	add.w	r3, r7, #16
 8001116:	4619      	mov	r1, r3
 8001118:	4804      	ldr	r0, [pc, #16]	@ (800112c <MX_GPIO_Init+0x9c>)
 800111a:	f001 fb27 	bl	800276c <HAL_GPIO_Init>

}
 800111e:	bf00      	nop
 8001120:	3720      	adds	r7, #32
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000
 800112c:	40010c00 	.word	0x40010c00

08001130 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001136:	4a13      	ldr	r2, [pc, #76]	@ (8001184 <MX_I2C1_Init+0x54>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_I2C1_Init+0x50>)
 800113c:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x58>)
 800113e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001140:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <MX_I2C1_Init+0x50>)
 800114e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001154:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001160:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x50>)
 800116e:	f001 fc81 	bl	8002a74 <HAL_I2C_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001178:	f000 f919 	bl	80013ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000294 	.word	0x20000294
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001190:	4b12      	ldr	r3, [pc, #72]	@ (80011dc <MX_I2C2_Init+0x50>)
 8001192:	4a13      	ldr	r2, [pc, #76]	@ (80011e0 <MX_I2C2_Init+0x54>)
 8001194:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_I2C2_Init+0x50>)
 8001198:	4a12      	ldr	r2, [pc, #72]	@ (80011e4 <MX_I2C2_Init+0x58>)
 800119a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <MX_I2C2_Init+0x50>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011bc:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011c8:	4804      	ldr	r0, [pc, #16]	@ (80011dc <MX_I2C2_Init+0x50>)
 80011ca:	f001 fc53 	bl	8002a74 <HAL_I2C_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011d4:	f000 f8eb 	bl	80013ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	200002e8 	.word	0x200002e8
 80011e0:	40005800 	.word	0x40005800
 80011e4:	000186a0 	.word	0x000186a0

080011e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08a      	sub	sp, #40	@ 0x28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 0318 	add.w	r3, r7, #24
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a2b      	ldr	r2, [pc, #172]	@ (80012b0 <HAL_I2C_MspInit+0xc8>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d124      	bne.n	8001252 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001208:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a29      	ldr	r2, [pc, #164]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800120e:	f043 0308 	orr.w	r3, r3, #8
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b27      	ldr	r3, [pc, #156]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0308 	and.w	r3, r3, #8
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001220:	23c0      	movs	r3, #192	@ 0xc0
 8001222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001224:	2312      	movs	r3, #18
 8001226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 0318 	add.w	r3, r7, #24
 8001230:	4619      	mov	r1, r3
 8001232:	4821      	ldr	r0, [pc, #132]	@ (80012b8 <HAL_I2C_MspInit+0xd0>)
 8001234:	f001 fa9a 	bl	800276c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001238:	4b1e      	ldr	r3, [pc, #120]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800123a:	69db      	ldr	r3, [r3, #28]
 800123c:	4a1d      	ldr	r2, [pc, #116]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800123e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001242:	61d3      	str	r3, [r2, #28]
 8001244:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 8001246:	69db      	ldr	r3, [r3, #28]
 8001248:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001250:	e029      	b.n	80012a6 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a19      	ldr	r2, [pc, #100]	@ (80012bc <HAL_I2C_MspInit+0xd4>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d124      	bne.n	80012a6 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a14      	ldr	r2, [pc, #80]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 8001262:	f043 0308 	orr.w	r3, r3, #8
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0308 	and.w	r3, r3, #8
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001274:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800127a:	2312      	movs	r3, #18
 800127c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	f107 0318 	add.w	r3, r7, #24
 8001286:	4619      	mov	r1, r3
 8001288:	480b      	ldr	r0, [pc, #44]	@ (80012b8 <HAL_I2C_MspInit+0xd0>)
 800128a:	f001 fa6f 	bl	800276c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 8001290:	69db      	ldr	r3, [r3, #28]
 8001292:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 8001294:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001298:	61d3      	str	r3, [r2, #28]
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <HAL_I2C_MspInit+0xcc>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
}
 80012a6:	bf00      	nop
 80012a8:	3728      	adds	r7, #40	@ 0x28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40005400 	.word	0x40005400
 80012b4:	40021000 	.word	0x40021000
 80012b8:	40010c00 	.word	0x40010c00
 80012bc:	40005800 	.word	0x40005800

080012c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b0a8      	sub	sp, #160	@ 0xa0
 80012c4:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c6:	f001 f8e7 	bl	8002498 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ca:	f000 f82b 	bl	8001324 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ce:	f7ff fedf 	bl	8001090 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012d2:	f7ff ff2d 	bl	8001130 <MX_I2C1_Init>
  MX_I2C2_Init();
 80012d6:	f7ff ff59 	bl	800118c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  while (MPU6050_Init(&hi2c2) == 1);
 80012da:	bf00      	nop
 80012dc:	4810      	ldr	r0, [pc, #64]	@ (8001320 <main+0x60>)
 80012de:	f000 f86c 	bl	80013ba <MPU6050_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d0f9      	beq.n	80012dc <main+0x1c>
  ssd1306_Init();
 80012e8:	f000 fc28 	bl	8001b3c <ssd1306_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	MPU6050_Read_All(&hi2c2, &MPU6050);
 80012ec:	463b      	mov	r3, r7
 80012ee:	4619      	mov	r1, r3
 80012f0:	480b      	ldr	r0, [pc, #44]	@ (8001320 <main+0x60>)
 80012f2:	f000 f8b9 	bl	8001468 <MPU6050_Read_All>
	HAL_Delay (100);
 80012f6:	2064      	movs	r0, #100	@ 0x64
 80012f8:	f001 f930 	bl	800255c <HAL_Delay>

	ssd1306_Fill(Black);
 80012fc:	2000      	movs	r0, #0
 80012fe:	f000 fc87 	bl	8001c10 <ssd1306_Fill>
	displayValuesScreen(MPU6050);
 8001302:	4668      	mov	r0, sp
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	2248      	movs	r2, #72	@ 0x48
 800130a:	4619      	mov	r1, r3
 800130c:	f004 f84d 	bl	80053aa <memcpy>
 8001310:	463b      	mov	r3, r7
 8001312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001314:	f000 ff34 	bl	8002180 <displayValuesScreen>
	ssd1306_UpdateScreen();
 8001318:	f000 fc92 	bl	8001c40 <ssd1306_UpdateScreen>
	MPU6050_Read_All(&hi2c2, &MPU6050);
 800131c:	bf00      	nop
 800131e:	e7e5      	b.n	80012ec <main+0x2c>
 8001320:	200002e8 	.word	0x200002e8

08001324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b090      	sub	sp, #64	@ 0x40
 8001328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132a:	f107 0318 	add.w	r3, r7, #24
 800132e:	2228      	movs	r2, #40	@ 0x28
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f003 ffab 	bl	800528e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
 8001344:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001346:	2301      	movs	r3, #1
 8001348:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800134a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800134e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001354:	2301      	movs	r3, #1
 8001356:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001358:	2302      	movs	r3, #2
 800135a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800135c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001360:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001362:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001368:	f107 0318 	add.w	r3, r7, #24
 800136c:	4618      	mov	r0, r3
 800136e:	f002 fbe7 	bl	8003b40 <HAL_RCC_OscConfig>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001378:	f000 f819 	bl	80013ae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800137c:	230f      	movs	r3, #15
 800137e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001380:	2302      	movs	r3, #2
 8001382:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001388:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800138c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2102      	movs	r1, #2
 8001396:	4618      	mov	r0, r3
 8001398:	f002 fe54 	bl	8004044 <HAL_RCC_ClockConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013a2:	f000 f804 	bl	80013ae <Error_Handler>
  }
}
 80013a6:	bf00      	nop
 80013a8:	3740      	adds	r7, #64	@ 0x40
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b2:	b672      	cpsid	i
}
 80013b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b6:	bf00      	nop
 80013b8:	e7fd      	b.n	80013b6 <Error_Handler+0x8>

080013ba <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b088      	sub	sp, #32
 80013be:	af04      	add	r7, sp, #16
 80013c0:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80013c2:	2364      	movs	r3, #100	@ 0x64
 80013c4:	9302      	str	r3, [sp, #8]
 80013c6:	2301      	movs	r3, #1
 80013c8:	9301      	str	r3, [sp, #4]
 80013ca:	f107 030f 	add.w	r3, r7, #15
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	2301      	movs	r3, #1
 80013d2:	2275      	movs	r2, #117	@ 0x75
 80013d4:	21d0      	movs	r1, #208	@ 0xd0
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f001 fd8a 	bl	8002ef0 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	2b68      	cmp	r3, #104	@ 0x68
 80013e0:	d13d      	bne.n	800145e <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80013e6:	2364      	movs	r3, #100	@ 0x64
 80013e8:	9302      	str	r3, [sp, #8]
 80013ea:	2301      	movs	r3, #1
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	f107 030e 	add.w	r3, r7, #14
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2301      	movs	r3, #1
 80013f6:	226b      	movs	r2, #107	@ 0x6b
 80013f8:	21d0      	movs	r1, #208	@ 0xd0
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f001 fc7e 	bl	8002cfc <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001400:	2307      	movs	r3, #7
 8001402:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001404:	2364      	movs	r3, #100	@ 0x64
 8001406:	9302      	str	r3, [sp, #8]
 8001408:	2301      	movs	r3, #1
 800140a:	9301      	str	r3, [sp, #4]
 800140c:	f107 030e 	add.w	r3, r7, #14
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2301      	movs	r3, #1
 8001414:	2219      	movs	r2, #25
 8001416:	21d0      	movs	r1, #208	@ 0xd0
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f001 fc6f 	bl	8002cfc <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 800141e:	2300      	movs	r3, #0
 8001420:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001422:	2364      	movs	r3, #100	@ 0x64
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	2301      	movs	r3, #1
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	f107 030e 	add.w	r3, r7, #14
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2301      	movs	r3, #1
 8001432:	221c      	movs	r2, #28
 8001434:	21d0      	movs	r1, #208	@ 0xd0
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f001 fc60 	bl	8002cfc <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 800143c:	2300      	movs	r3, #0
 800143e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001440:	2364      	movs	r3, #100	@ 0x64
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	2301      	movs	r3, #1
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	f107 030e 	add.w	r3, r7, #14
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	221b      	movs	r2, #27
 8001452:	21d0      	movs	r1, #208	@ 0xd0
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f001 fc51 	bl	8002cfc <HAL_I2C_Mem_Write>
        return 0;
 800145a:	2300      	movs	r3, #0
 800145c:	e000      	b.n	8001460 <MPU6050_Init+0xa6>
    }
    return 1;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800146c:	b094      	sub	sp, #80	@ 0x50
 800146e:	af04      	add	r7, sp, #16
 8001470:	6078      	str	r0, [r7, #4]
 8001472:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001474:	2364      	movs	r3, #100	@ 0x64
 8001476:	9302      	str	r3, [sp, #8]
 8001478:	230e      	movs	r3, #14
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	223b      	movs	r2, #59	@ 0x3b
 8001486:	21d0      	movs	r1, #208	@ 0xd0
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 fd31 	bl	8002ef0 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800148e:	7a3b      	ldrb	r3, [r7, #8]
 8001490:	021b      	lsls	r3, r3, #8
 8001492:	b21a      	sxth	r2, r3
 8001494:	7a7b      	ldrb	r3, [r7, #9]
 8001496:	b21b      	sxth	r3, r3
 8001498:	4313      	orrs	r3, r2
 800149a:	b21a      	sxth	r2, r3
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80014a0:	7abb      	ldrb	r3, [r7, #10]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	7afb      	ldrb	r3, [r7, #11]
 80014a8:	b21b      	sxth	r3, r3
 80014aa:	4313      	orrs	r3, r2
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80014b2:	7b3b      	ldrb	r3, [r7, #12]
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21a      	sxth	r2, r3
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 80014c4:	7bbb      	ldrb	r3, [r7, #14]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	b21a      	sxth	r2, r3
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	b21b      	sxth	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 80014d2:	7c3b      	ldrb	r3, [r7, #16]
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	7c7b      	ldrb	r3, [r7, #17]
 80014da:	b21b      	sxth	r3, r3
 80014dc:	4313      	orrs	r3, r2
 80014de:	b21a      	sxth	r2, r3
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80014e4:	7cbb      	ldrb	r3, [r7, #18]
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	7cfb      	ldrb	r3, [r7, #19]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80014f6:	7d3b      	ldrb	r3, [r7, #20]
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7d7b      	ldrb	r3, [r7, #21]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21a      	sxth	r2, r3
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150e:	4618      	mov	r0, r3
 8001510:	f7fe ff78 	bl	8000404 <__aeabi_i2d>
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b95      	ldr	r3, [pc, #596]	@ (8001770 <MPU6050_Read_All+0x308>)
 800151a:	f7ff f907 	bl	800072c <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe ff68 	bl	8000404 <__aeabi_i2d>
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b8d      	ldr	r3, [pc, #564]	@ (8001770 <MPU6050_Read_All+0x308>)
 800153a:	f7ff f8f7 	bl	800072c <__aeabi_ddiv>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	6839      	ldr	r1, [r7, #0]
 8001544:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800154e:	4618      	mov	r0, r3
 8001550:	f7fe ff58 	bl	8000404 <__aeabi_i2d>
 8001554:	a380      	add	r3, pc, #512	@ (adr r3, 8001758 <MPU6050_Read_All+0x2f0>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	f7ff f8e7 	bl	800072c <__aeabi_ddiv>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	6839      	ldr	r1, [r7, #0]
 8001564:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001568:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff fbb5 	bl	8000cdc <__aeabi_i2f>
 8001572:	4603      	mov	r3, r0
 8001574:	497f      	ldr	r1, [pc, #508]	@ (8001774 <MPU6050_Read_All+0x30c>)
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fcb8 	bl	8000eec <__aeabi_fdiv>
 800157c:	4603      	mov	r3, r0
 800157e:	497e      	ldr	r1, [pc, #504]	@ (8001778 <MPU6050_Read_All+0x310>)
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff faf7 	bl	8000b74 <__addsf3>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ff35 	bl	8000404 <__aeabi_i2d>
 800159a:	a371      	add	r3, pc, #452	@ (adr r3, 8001760 <MPU6050_Read_All+0x2f8>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f8c4 	bl	800072c <__aeabi_ddiv>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	6839      	ldr	r1, [r7, #0]
 80015aa:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ff25 	bl	8000404 <__aeabi_i2d>
 80015ba:	a369      	add	r3, pc, #420	@ (adr r3, 8001760 <MPU6050_Read_All+0x2f8>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff f8b4 	bl	800072c <__aeabi_ddiv>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	6839      	ldr	r1, [r7, #0]
 80015ca:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ff15 	bl	8000404 <__aeabi_i2d>
 80015da:	a361      	add	r3, pc, #388	@ (adr r3, 8001760 <MPU6050_Read_All+0x2f8>)
 80015dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e0:	f7ff f8a4 	bl	800072c <__aeabi_ddiv>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	6839      	ldr	r1, [r7, #0]
 80015ea:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 80015ee:	f000 ffab 	bl	8002548 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	4b61      	ldr	r3, [pc, #388]	@ (800177c <MPU6050_Read_All+0x314>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe fef2 	bl	80003e4 <__aeabi_ui2d>
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4b5e      	ldr	r3, [pc, #376]	@ (8001780 <MPU6050_Read_All+0x318>)
 8001606:	f7ff f891 	bl	800072c <__aeabi_ddiv>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8001612:	f000 ff99 	bl	8002548 <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	4a58      	ldr	r2, [pc, #352]	@ (800177c <MPU6050_Read_All+0x314>)
 800161a:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001622:	461a      	mov	r2, r3
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	f9b3 3000 	ldrsh.w	r3, [r3]
 800162a:	fb03 f202 	mul.w	r2, r3, r2
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001634:	4619      	mov	r1, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800163c:	fb01 f303 	mul.w	r3, r1, r3
 8001640:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001642:	4618      	mov	r0, r3
 8001644:	f7fe fede 	bl	8000404 <__aeabi_i2d>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f007 f9ce 	bl	80089f0 <sqrt>
 8001654:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	f04f 0300 	mov.w	r3, #0
 8001660:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001664:	f7ff f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d119      	bne.n	80016a2 <MPU6050_Read_All+0x23a>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001674:	4618      	mov	r0, r3
 8001676:	f7fe fec5 	bl	8000404 <__aeabi_i2d>
 800167a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800167e:	f7ff f855 	bl	800072c <__aeabi_ddiv>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f007 f9d5 	bl	8008a38 <atan>
 800168e:	a336      	add	r3, pc, #216	@ (adr r3, 8001768 <MPU6050_Read_All+0x300>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	f7fe ff20 	bl	80004d8 <__aeabi_dmul>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80016a0:	e005      	b.n	80016ae <MPU6050_Read_All+0x246>
    }
    else
    {
        roll = 0.0;
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	f04f 0300 	mov.w	r3, #0
 80016aa:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016b4:	425b      	negs	r3, r3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe fea4 	bl	8000404 <__aeabi_i2d>
 80016bc:	4682      	mov	sl, r0
 80016be:	468b      	mov	fp, r1
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe fe9c 	bl	8000404 <__aeabi_i2d>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4650      	mov	r0, sl
 80016d2:	4659      	mov	r1, fp
 80016d4:	f007 f98a 	bl	80089ec <atan2>
 80016d8:	a323      	add	r3, pc, #140	@ (adr r3, 8001768 <MPU6050_Read_All+0x300>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	f7fe fefb 	bl	80004d8 <__aeabi_dmul>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	4b25      	ldr	r3, [pc, #148]	@ (8001784 <MPU6050_Read_All+0x31c>)
 80016f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016f4:	f7ff f962 	bl	80009bc <__aeabi_dcmplt>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00a      	beq.n	8001714 <MPU6050_Read_All+0x2ac>
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <MPU6050_Read_All+0x320>)
 800170a:	f7ff f975 	bl	80009f8 <__aeabi_dcmpgt>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d114      	bne.n	800173e <MPU6050_Read_All+0x2d6>
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b1b      	ldr	r3, [pc, #108]	@ (8001788 <MPU6050_Read_All+0x320>)
 800171a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800171e:	f7ff f96b 	bl	80009f8 <__aeabi_dcmpgt>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d033      	beq.n	8001790 <MPU6050_Read_All+0x328>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <MPU6050_Read_All+0x31c>)
 8001734:	f7ff f942 	bl	80009bc <__aeabi_dcmplt>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d028      	beq.n	8001790 <MPU6050_Read_All+0x328>
    {
        KalmanY.angle = pitch;
 800173e:	4913      	ldr	r1, [pc, #76]	@ (800178c <MPU6050_Read_All+0x324>)
 8001740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001744:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001748:	6839      	ldr	r1, [r7, #0]
 800174a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800174e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8001752:	e030      	b.n	80017b6 <MPU6050_Read_All+0x34e>
 8001754:	f3af 8000 	nop.w
 8001758:	00000000 	.word	0x00000000
 800175c:	40cc2900 	.word	0x40cc2900
 8001760:	00000000 	.word	0x00000000
 8001764:	40606000 	.word	0x40606000
 8001768:	1a63c1f8 	.word	0x1a63c1f8
 800176c:	404ca5dc 	.word	0x404ca5dc
 8001770:	40d00000 	.word	0x40d00000
 8001774:	43aa0000 	.word	0x43aa0000
 8001778:	42121eb8 	.word	0x42121eb8
 800177c:	2000033c 	.word	0x2000033c
 8001780:	408f4000 	.word	0x408f4000
 8001784:	c0568000 	.word	0xc0568000
 8001788:	40568000 	.word	0x40568000
 800178c:	20000048 	.word	0x20000048
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001796:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800179a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800179e:	e9cd 2300 	strd	r2, r3, [sp]
 80017a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017a6:	481c      	ldr	r0, [pc, #112]	@ (8001818 <MPU6050_Read_All+0x3b0>)
 80017a8:	f000 f83c 	bl	8001824 <Kalman_getAngle>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	6839      	ldr	r1, [r7, #0]
 80017b2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80017bc:	4690      	mov	r8, r2
 80017be:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <MPU6050_Read_All+0x3b4>)
 80017c8:	4640      	mov	r0, r8
 80017ca:	4649      	mov	r1, r9
 80017cc:	f7ff f914 	bl	80009f8 <__aeabi_dcmpgt>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d008      	beq.n	80017e8 <MPU6050_Read_All+0x380>
        DataStruct->Gx = -DataStruct->Gx;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80017dc:	4614      	mov	r4, r2
 80017de:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80017ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80017f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80017f6:	e9cd 2300 	strd	r2, r3, [sp]
 80017fa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80017fe:	4808      	ldr	r0, [pc, #32]	@ (8001820 <MPU6050_Read_All+0x3b8>)
 8001800:	f000 f810 	bl	8001824 <Kalman_getAngle>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 800180e:	bf00      	nop
 8001810:	3740      	adds	r7, #64	@ 0x40
 8001812:	46bd      	mov	sp, r7
 8001814:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001818:	20000048 	.word	0x20000048
 800181c:	40568000 	.word	0x40568000
 8001820:	20000000 	.word	0x20000000

08001824 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001824:	b5b0      	push	{r4, r5, r7, lr}
 8001826:	b092      	sub	sp, #72	@ 0x48
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001836:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800183a:	f7fe fc95 	bl	8000168 <__aeabi_dsub>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800184c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001850:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001854:	f7fe fe40 	bl	80004d8 <__aeabi_dmul>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4620      	mov	r0, r4
 800185e:	4629      	mov	r1, r5
 8001860:	f7fe fc84 	bl	800016c <__adddf3>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	68f9      	ldr	r1, [r7, #12]
 800186a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800187a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800187e:	f7fe fe2b 	bl	80004d8 <__aeabi_dmul>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4610      	mov	r0, r2
 8001888:	4619      	mov	r1, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001890:	f7fe fc6a 	bl	8000168 <__aeabi_dsub>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4610      	mov	r0, r2
 800189a:	4619      	mov	r1, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018a2:	f7fe fc61 	bl	8000168 <__aeabi_dsub>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b4:	f7fe fc5a 	bl	800016c <__adddf3>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80018c4:	f7fe fe08 	bl	80004d8 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4620      	mov	r0, r4
 80018ce:	4629      	mov	r1, r5
 80018d0:	f7fe fc4c 	bl	800016c <__adddf3>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	68f9      	ldr	r1, [r7, #12]
 80018da:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80018ea:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80018ee:	f7fe fdf3 	bl	80004d8 <__aeabi_dmul>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4620      	mov	r0, r4
 80018f8:	4629      	mov	r1, r5
 80018fa:	f7fe fc35 	bl	8000168 <__aeabi_dsub>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	68f9      	ldr	r1, [r7, #12]
 8001904:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001914:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001918:	f7fe fdde 	bl	80004d8 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4620      	mov	r0, r4
 8001922:	4629      	mov	r1, r5
 8001924:	f7fe fc20 	bl	8000168 <__aeabi_dsub>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	68f9      	ldr	r1, [r7, #12]
 800192e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800193e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001942:	f7fe fdc9 	bl	80004d8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4620      	mov	r0, r4
 800194c:	4629      	mov	r1, r5
 800194e:	f7fe fc0d 	bl	800016c <__adddf3>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	68f9      	ldr	r1, [r7, #12]
 8001958:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001968:	f7fe fc00 	bl	800016c <__adddf3>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800197a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800197e:	f7fe fed5 	bl	800072c <__aeabi_ddiv>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001990:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001994:	f7fe feca 	bl	800072c <__aeabi_ddiv>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80019a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019aa:	f7fe fbdd 	bl	8000168 <__aeabi_dsub>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80019bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019c4:	f7fe fd88 	bl	80004d8 <__aeabi_dmul>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fbcc 	bl	800016c <__adddf3>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	68f9      	ldr	r1, [r7, #12]
 80019da:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80019e4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019ec:	f7fe fd74 	bl	80004d8 <__aeabi_dmul>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4620      	mov	r0, r4
 80019f6:	4629      	mov	r1, r5
 80019f8:	f7fe fbb8 	bl	800016c <__adddf3>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	68f9      	ldr	r1, [r7, #12]
 8001a02:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001a0c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a16:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001a20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a28:	f7fe fd56 	bl	80004d8 <__aeabi_dmul>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4620      	mov	r0, r4
 8001a32:	4629      	mov	r1, r5
 8001a34:	f7fe fb98 	bl	8000168 <__aeabi_dsub>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	68f9      	ldr	r1, [r7, #12]
 8001a3e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001a48:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a4c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a50:	f7fe fd42 	bl	80004d8 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	f7fe fb84 	bl	8000168 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	68f9      	ldr	r1, [r7, #12]
 8001a66:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001a70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a78:	f7fe fd2e 	bl	80004d8 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4620      	mov	r0, r4
 8001a82:	4629      	mov	r1, r5
 8001a84:	f7fe fb70 	bl	8000168 <__aeabi_dsub>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	68f9      	ldr	r1, [r7, #12]
 8001a8e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001aa0:	f7fe fd1a 	bl	80004d8 <__aeabi_dmul>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	4629      	mov	r1, r5
 8001aac:	f7fe fb5c 	bl	8000168 <__aeabi_dsub>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	68f9      	ldr	r1, [r7, #12]
 8001ab6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	3748      	adds	r7, #72	@ 0x48
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bdb0      	pop	{r4, r5, r7, pc}

08001aca <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
	...

08001ad8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af04      	add	r7, sp, #16
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	9302      	str	r3, [sp, #8]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	2301      	movs	r3, #1
 8001af2:	2200      	movs	r2, #0
 8001af4:	2178      	movs	r1, #120	@ 0x78
 8001af6:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <ssd1306_WriteCommand+0x2c>)
 8001af8:	f001 f900 	bl	8002cfc <HAL_I2C_Mem_Write>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20000294 	.word	0x20000294

08001b08 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af04      	add	r7, sp, #16
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	f04f 32ff 	mov.w	r2, #4294967295
 8001b1a:	9202      	str	r2, [sp, #8]
 8001b1c:	9301      	str	r3, [sp, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2301      	movs	r3, #1
 8001b24:	2240      	movs	r2, #64	@ 0x40
 8001b26:	2178      	movs	r1, #120	@ 0x78
 8001b28:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <ssd1306_WriteData+0x30>)
 8001b2a:	f001 f8e7 	bl	8002cfc <HAL_I2C_Mem_Write>
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000294 	.word	0x20000294

08001b3c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001b40:	f7ff ffc3 	bl	8001aca <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001b44:	2064      	movs	r0, #100	@ 0x64
 8001b46:	f000 fd09 	bl	800255c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f000 f9d4 	bl	8001ef8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001b50:	2020      	movs	r0, #32
 8001b52:	f7ff ffc1 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001b56:	2000      	movs	r0, #0
 8001b58:	f7ff ffbe 	bl	8001ad8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001b5c:	20b0      	movs	r0, #176	@ 0xb0
 8001b5e:	f7ff ffbb 	bl	8001ad8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001b62:	20c8      	movs	r0, #200	@ 0xc8
 8001b64:	f7ff ffb8 	bl	8001ad8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f7ff ffb5 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001b6e:	2010      	movs	r0, #16
 8001b70:	f7ff ffb2 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001b74:	2040      	movs	r0, #64	@ 0x40
 8001b76:	f7ff ffaf 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001b7a:	20ff      	movs	r0, #255	@ 0xff
 8001b7c:	f000 f9a8 	bl	8001ed0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001b80:	20a1      	movs	r0, #161	@ 0xa1
 8001b82:	f7ff ffa9 	bl	8001ad8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001b86:	20a6      	movs	r0, #166	@ 0xa6
 8001b88:	f7ff ffa6 	bl	8001ad8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b8c:	20a8      	movs	r0, #168	@ 0xa8
 8001b8e:	f7ff ffa3 	bl	8001ad8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001b92:	203f      	movs	r0, #63	@ 0x3f
 8001b94:	f7ff ffa0 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b98:	20a4      	movs	r0, #164	@ 0xa4
 8001b9a:	f7ff ff9d 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001b9e:	20d3      	movs	r0, #211	@ 0xd3
 8001ba0:	f7ff ff9a 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	f7ff ff97 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001baa:	20d5      	movs	r0, #213	@ 0xd5
 8001bac:	f7ff ff94 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001bb0:	20f0      	movs	r0, #240	@ 0xf0
 8001bb2:	f7ff ff91 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001bb6:	20d9      	movs	r0, #217	@ 0xd9
 8001bb8:	f7ff ff8e 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001bbc:	2022      	movs	r0, #34	@ 0x22
 8001bbe:	f7ff ff8b 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001bc2:	20da      	movs	r0, #218	@ 0xda
 8001bc4:	f7ff ff88 	bl	8001ad8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001bc8:	2012      	movs	r0, #18
 8001bca:	f7ff ff85 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001bce:	20db      	movs	r0, #219	@ 0xdb
 8001bd0:	f7ff ff82 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001bd4:	2020      	movs	r0, #32
 8001bd6:	f7ff ff7f 	bl	8001ad8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001bda:	208d      	movs	r0, #141	@ 0x8d
 8001bdc:	f7ff ff7c 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001be0:	2014      	movs	r0, #20
 8001be2:	f7ff ff79 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001be6:	2001      	movs	r0, #1
 8001be8:	f000 f986 	bl	8001ef8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001bec:	2000      	movs	r0, #0
 8001bee:	f000 f80f 	bl	8001c10 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001bf2:	f000 f825 	bl	8001c40 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001bf6:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <ssd1306_Init+0xd0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	@ (8001c0c <ssd1306_Init+0xd0>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001c02:	4b02      	ldr	r3, [pc, #8]	@ (8001c0c <ssd1306_Init+0xd0>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	711a      	strb	r2, [r3, #4]
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000740 	.word	0x20000740

08001c10 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <ssd1306_Fill+0x14>
 8001c20:	2300      	movs	r3, #0
 8001c22:	e000      	b.n	8001c26 <ssd1306_Fill+0x16>
 8001c24:	23ff      	movs	r3, #255	@ 0xff
 8001c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4803      	ldr	r0, [pc, #12]	@ (8001c3c <ssd1306_Fill+0x2c>)
 8001c2e:	f003 fb2e 	bl	800528e <memset>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000340 	.word	0x20000340

08001c40 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001c46:	2300      	movs	r3, #0
 8001c48:	71fb      	strb	r3, [r7, #7]
 8001c4a:	e016      	b.n	8001c7a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	3b50      	subs	r3, #80	@ 0x50
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff ff40 	bl	8001ad8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff ff3d 	bl	8001ad8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001c5e:	2010      	movs	r0, #16
 8001c60:	f7ff ff3a 	bl	8001ad8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	01db      	lsls	r3, r3, #7
 8001c68:	4a08      	ldr	r2, [pc, #32]	@ (8001c8c <ssd1306_UpdateScreen+0x4c>)
 8001c6a:	4413      	add	r3, r2
 8001c6c:	2180      	movs	r1, #128	@ 0x80
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff ff4a 	bl	8001b08 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	3301      	adds	r3, #1
 8001c78:	71fb      	strb	r3, [r7, #7]
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2b07      	cmp	r3, #7
 8001c7e:	d9e5      	bls.n	8001c4c <ssd1306_UpdateScreen+0xc>
    }
}
 8001c80:	bf00      	nop
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000340 	.word	0x20000340

08001c90 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	71bb      	strb	r3, [r7, #6]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	db3d      	blt.n	8001d26 <ssd1306_DrawPixel+0x96>
 8001caa:	79bb      	ldrb	r3, [r7, #6]
 8001cac:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cae:	d83a      	bhi.n	8001d26 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001cb0:	797b      	ldrb	r3, [r7, #5]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d11a      	bne.n	8001cec <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001cb6:	79fa      	ldrb	r2, [r7, #7]
 8001cb8:	79bb      	ldrb	r3, [r7, #6]
 8001cba:	08db      	lsrs	r3, r3, #3
 8001cbc:	b2d8      	uxtb	r0, r3
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	01db      	lsls	r3, r3, #7
 8001cc2:	4413      	add	r3, r2
 8001cc4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d30 <ssd1306_DrawPixel+0xa0>)
 8001cc6:	5cd3      	ldrb	r3, [r2, r3]
 8001cc8:	b25a      	sxtb	r2, r3
 8001cca:	79bb      	ldrb	r3, [r7, #6]
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b259      	sxtb	r1, r3
 8001cdc:	79fa      	ldrb	r2, [r7, #7]
 8001cde:	4603      	mov	r3, r0
 8001ce0:	01db      	lsls	r3, r3, #7
 8001ce2:	4413      	add	r3, r2
 8001ce4:	b2c9      	uxtb	r1, r1
 8001ce6:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <ssd1306_DrawPixel+0xa0>)
 8001ce8:	54d1      	strb	r1, [r2, r3]
 8001cea:	e01d      	b.n	8001d28 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001cec:	79fa      	ldrb	r2, [r7, #7]
 8001cee:	79bb      	ldrb	r3, [r7, #6]
 8001cf0:	08db      	lsrs	r3, r3, #3
 8001cf2:	b2d8      	uxtb	r0, r3
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	01db      	lsls	r3, r3, #7
 8001cf8:	4413      	add	r3, r2
 8001cfa:	4a0d      	ldr	r2, [pc, #52]	@ (8001d30 <ssd1306_DrawPixel+0xa0>)
 8001cfc:	5cd3      	ldrb	r3, [r2, r3]
 8001cfe:	b25a      	sxtb	r2, r3
 8001d00:	79bb      	ldrb	r3, [r7, #6]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	b25b      	sxtb	r3, r3
 8001d12:	4013      	ands	r3, r2
 8001d14:	b259      	sxtb	r1, r3
 8001d16:	79fa      	ldrb	r2, [r7, #7]
 8001d18:	4603      	mov	r3, r0
 8001d1a:	01db      	lsls	r3, r3, #7
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2c9      	uxtb	r1, r1
 8001d20:	4a03      	ldr	r2, [pc, #12]	@ (8001d30 <ssd1306_DrawPixel+0xa0>)
 8001d22:	54d1      	strb	r1, [r2, r3]
 8001d24:	e000      	b.n	8001d28 <ssd1306_DrawPixel+0x98>
        return;
 8001d26:	bf00      	nop
    }
}
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000340 	.word	0x20000340

08001d34 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d34:	b590      	push	{r4, r7, lr}
 8001d36:	b089      	sub	sp, #36	@ 0x24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4604      	mov	r4, r0
 8001d3c:	4638      	mov	r0, r7
 8001d3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001d42:	4623      	mov	r3, r4
 8001d44:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	2b1f      	cmp	r3, #31
 8001d4a:	d902      	bls.n	8001d52 <ssd1306_WriteChar+0x1e>
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d50:	d901      	bls.n	8001d56 <ssd1306_WriteChar+0x22>
        return 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	e077      	b.n	8001e46 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001d56:	4b3e      	ldr	r3, [pc, #248]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	783b      	ldrb	r3, [r7, #0]
 8001d5e:	4413      	add	r3, r2
 8001d60:	2b80      	cmp	r3, #128	@ 0x80
 8001d62:	dc06      	bgt.n	8001d72 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001d64:	4b3a      	ldr	r3, [pc, #232]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001d66:	885b      	ldrh	r3, [r3, #2]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	787b      	ldrb	r3, [r7, #1]
 8001d6c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001d6e:	2b40      	cmp	r3, #64	@ 0x40
 8001d70:	dd01      	ble.n	8001d76 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e067      	b.n	8001e46 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
 8001d7a:	e04e      	b.n	8001e1a <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	3b20      	subs	r3, #32
 8001d82:	7879      	ldrb	r1, [r7, #1]
 8001d84:	fb01 f303 	mul.w	r3, r1, r3
 8001d88:	4619      	mov	r1, r3
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	440b      	add	r3, r1
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001d96:	2300      	movs	r3, #0
 8001d98:	61bb      	str	r3, [r7, #24]
 8001d9a:	e036      	b.n	8001e0a <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d013      	beq.n	8001dd4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001dac:	4b28      	ldr	r3, [pc, #160]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	4413      	add	r3, r2
 8001db8:	b2d8      	uxtb	r0, r3
 8001dba:	4b25      	ldr	r3, [pc, #148]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001dbc:	885b      	ldrh	r3, [r3, #2]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f7ff ff5f 	bl	8001c90 <ssd1306_DrawPixel>
 8001dd2:	e017      	b.n	8001e04 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	4413      	add	r3, r2
 8001de0:	b2d8      	uxtb	r0, r3
 8001de2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001de4:	885b      	ldrh	r3, [r3, #2]
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	4413      	add	r3, r2
 8001dee:	b2d9      	uxtb	r1, r3
 8001df0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf0c      	ite	eq
 8001df8:	2301      	moveq	r3, #1
 8001dfa:	2300      	movne	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	f7ff ff46 	bl	8001c90 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	3301      	adds	r3, #1
 8001e08:	61bb      	str	r3, [r7, #24]
 8001e0a:	783b      	ldrb	r3, [r7, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d3c3      	bcc.n	8001d9c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	3301      	adds	r3, #1
 8001e18:	61fb      	str	r3, [r7, #28]
 8001e1a:	787b      	ldrb	r3, [r7, #1]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d3ab      	bcc.n	8001d7c <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001e24:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	2a00      	cmp	r2, #0
 8001e2c:	d005      	beq.n	8001e3a <ssd1306_WriteChar+0x106>
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	7bfa      	ldrb	r2, [r7, #15]
 8001e32:	3a20      	subs	r2, #32
 8001e34:	440a      	add	r2, r1
 8001e36:	7812      	ldrb	r2, [r2, #0]
 8001e38:	e000      	b.n	8001e3c <ssd1306_WriteChar+0x108>
 8001e3a:	783a      	ldrb	r2, [r7, #0]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <ssd1306_WriteChar+0x11c>)
 8001e42:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	@ 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd90      	pop	{r4, r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000740 	.word	0x20000740

08001e54 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	4638      	mov	r0, r7
 8001e5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001e62:	e013      	b.n	8001e8c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	7818      	ldrb	r0, [r3, #0]
 8001e68:	7e3b      	ldrb	r3, [r7, #24]
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e70:	f7ff ff60 	bl	8001d34 <ssd1306_WriteChar>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d002      	beq.n	8001e86 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	e008      	b.n	8001e98 <ssd1306_WriteString+0x44>
        }
        str++;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1e7      	bne.n	8001e64 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	781b      	ldrb	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	460a      	mov	r2, r1
 8001eaa:	71fb      	strb	r3, [r7, #7]
 8001eac:	4613      	mov	r3, r2
 8001eae:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <ssd1306_SetCursor+0x2c>)
 8001eb6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001eb8:	79bb      	ldrb	r3, [r7, #6]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <ssd1306_SetCursor+0x2c>)
 8001ebe:	805a      	strh	r2, [r3, #2]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000740 	.word	0x20000740

08001ed0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001eda:	2381      	movs	r3, #129	@ 0x81
 8001edc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fdf9 	bl	8001ad8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fdf5 	bl	8001ad8 <ssd1306_WriteCommand>
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001f08:	23af      	movs	r3, #175	@ 0xaf
 8001f0a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <ssd1306_SetDisplayOn+0x38>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	715a      	strb	r2, [r3, #5]
 8001f12:	e004      	b.n	8001f1e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001f14:	23ae      	movs	r3, #174	@ 0xae
 8001f16:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001f18:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <ssd1306_SetDisplayOn+0x38>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fdd9 	bl	8001ad8 <ssd1306_WriteCommand>
}
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000740 	.word	0x20000740

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f3a:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	4a14      	ldr	r2, [pc, #80]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6193      	str	r3, [r2, #24]
 8001f46:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	4a0e      	ldr	r2, [pc, #56]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5c:	61d3      	str	r3, [r2, #28]
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f90 <HAL_MspInit+0x5c>)
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f94 <HAL_MspInit+0x60>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	4a04      	ldr	r2, [pc, #16]	@ (8001f94 <HAL_MspInit+0x60>)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40010000 	.word	0x40010000

08001f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <NMI_Handler+0x4>

08001fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <HardFault_Handler+0x4>

08001fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <MemManage_Handler+0x4>

08001fb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe8:	f000 fa9c 	bl	8002524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <_kill>:

int _kill(int pid, int sig)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002008:	f003 f994 	bl	8005334 <__errno>
 800200c:	4603      	mov	r3, r0
 800200e:	2216      	movs	r2, #22
 8002010:	601a      	str	r2, [r3, #0]
  return -1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <_exit>:

void _exit (int status)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002026:	f04f 31ff 	mov.w	r1, #4294967295
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffe7 	bl	8001ffe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <_exit+0x12>

08002034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002046:	f3af 8000 	nop.w
 800204a:	4601      	mov	r1, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60ba      	str	r2, [r7, #8]
 8002052:	b2ca      	uxtb	r2, r1
 8002054:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	dbf0      	blt.n	8002046 <_read+0x12>
  }

  return len;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b086      	sub	sp, #24
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e009      	b.n	8002094 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf1      	blt.n	8002080 <_write+0x12>
  }
  return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_close>:

int _close(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr

080020bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020cc:	605a      	str	r2, [r3, #4]
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <_isatty>:

int _isatty(int file)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e2:	2301      	movs	r3, #1
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
	...

08002108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002110:	4a14      	ldr	r2, [pc, #80]	@ (8002164 <_sbrk+0x5c>)
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <_sbrk+0x60>)
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800211c:	4b13      	ldr	r3, [pc, #76]	@ (800216c <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <_sbrk+0x64>)
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <_sbrk+0x68>)
 8002128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	429a      	cmp	r2, r3
 8002136:	d207      	bcs.n	8002148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002138:	f003 f8fc 	bl	8005334 <__errno>
 800213c:	4603      	mov	r3, r0
 800213e:	220c      	movs	r2, #12
 8002140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e009      	b.n	800215c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <_sbrk+0x64>)
 8002158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20005000 	.word	0x20005000
 8002168:	00000400 	.word	0x00000400
 800216c:	20000748 	.word	0x20000748
 8002170:	200008c0 	.word	0x200008c0

08002174 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <displayValuesScreen>:

const char* getSensorPropertyStringValue(SensorProperty property, MPU6050_t sensorData);
const char* getSensorPropertyStringIdentifier(SensorProperty property);

// Function to display values on the screen
void displayValuesScreen(MPU6050_t sensorData) {
 8002180:	b084      	sub	sp, #16
 8002182:	b590      	push	{r4, r7, lr}
 8002184:	b099      	sub	sp, #100	@ 0x64
 8002186:	af14      	add	r7, sp, #80	@ 0x50
 8002188:	f107 0420 	add.w	r4, r7, #32
 800218c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		AZ,
		TEMPERATURE
    };

    // Loop through each property and display its identifier and value
    for (int i = 0; i < sizeof(propertiesToDisplay) / sizeof(propertiesToDisplay[0]); i++) {
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	e03f      	b.n	8002216 <displayValuesScreen+0x96>
        SensorProperty property = propertiesToDisplay[i];
 8002196:	4a25      	ldr	r2, [pc, #148]	@ (800222c <displayValuesScreen+0xac>)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	72fb      	strb	r3, [r7, #11]
        char* propertyIdentifier = (char*)getSensorPropertyStringIdentifier(property);
 80021a0:	7afb      	ldrb	r3, [r7, #11]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 f8f0 	bl	8002388 <getSensorPropertyStringIdentifier>
 80021a8:	6078      	str	r0, [r7, #4]
        char* propertyValues = (char*)getSensorPropertyStringValue(property, sensorData);
 80021aa:	7afc      	ldrb	r4, [r7, #11]
 80021ac:	4668      	mov	r0, sp
 80021ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021b2:	2250      	movs	r2, #80	@ 0x50
 80021b4:	4619      	mov	r1, r3
 80021b6:	f003 f8f8 	bl	80053aa <memcpy>
 80021ba:	f107 0320 	add.w	r3, r7, #32
 80021be:	cb0c      	ldmia	r3, {r2, r3}
 80021c0:	4620      	mov	r0, r4
 80021c2:	f000 f837 	bl	8002234 <getSensorPropertyStringValue>
 80021c6:	6038      	str	r0, [r7, #0]

        // Set cursor position and write the identifier and value to the screen
        ssd1306_SetCursor(0, i * 10);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	0092      	lsls	r2, r2, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	4619      	mov	r1, r3
 80021d8:	2000      	movs	r0, #0
 80021da:	f7ff fe61 	bl	8001ea0 <ssd1306_SetCursor>
        ssd1306_WriteString(propertyIdentifier, Font_6x8, White);
 80021de:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <displayValuesScreen+0xb0>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	9200      	str	r2, [sp, #0]
 80021e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff fe34 	bl	8001e54 <ssd1306_WriteString>
        ssd1306_SetCursor(90, i * 10);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	461a      	mov	r2, r3
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	4619      	mov	r1, r3
 80021fc:	205a      	movs	r0, #90	@ 0x5a
 80021fe:	f7ff fe4f 	bl	8001ea0 <ssd1306_SetCursor>
        ssd1306_WriteString(propertyValues, Font_6x8, White);
 8002202:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <displayValuesScreen+0xb0>)
 8002204:	2201      	movs	r2, #1
 8002206:	9200      	str	r2, [sp, #0]
 8002208:	cb0e      	ldmia	r3, {r1, r2, r3}
 800220a:	6838      	ldr	r0, [r7, #0]
 800220c:	f7ff fe22 	bl	8001e54 <ssd1306_WriteString>
    for (int i = 0; i < sizeof(propertiesToDisplay) / sizeof(propertiesToDisplay[0]); i++) {
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	3301      	adds	r3, #1
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b05      	cmp	r3, #5
 800221a:	d9bc      	bls.n	8002196 <displayValuesScreen+0x16>
    }
}
 800221c:	bf00      	nop
 800221e:	bf00      	nop
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002228:	b004      	add	sp, #16
 800222a:	4770      	bx	lr
 800222c:	080097c8 	.word	0x080097c8
 8002230:	080097a4 	.word	0x080097a4

08002234 <getSensorPropertyStringValue>:

// Function to return a string value based on the property
const char* getSensorPropertyStringValue(SensorProperty property, MPU6050_t sensorData) {
 8002234:	b082      	sub	sp, #8
 8002236:	b580      	push	{r7, lr}
 8002238:	b082      	sub	sp, #8
 800223a:	af00      	add	r7, sp, #0
 800223c:	4601      	mov	r1, r0
 800223e:	f107 0010 	add.w	r0, r7, #16
 8002242:	e880 000c 	stmia.w	r0, {r2, r3}
 8002246:	460b      	mov	r3, r1
 8002248:	71fb      	strb	r3, [r7, #7]
    static char valueStr[32]; // Static buffer to store the string value of the property

    switch (property) {
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	2b0e      	cmp	r3, #14
 800224e:	f200 808b 	bhi.w	8002368 <getSensorPropertyStringValue+0x134>
 8002252:	a201      	add	r2, pc, #4	@ (adr r2, 8002258 <getSensorPropertyStringValue+0x24>)
 8002254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002258:	08002295 	.word	0x08002295
 800225c:	080022a7 	.word	0x080022a7
 8002260:	080022b9 	.word	0x080022b9
 8002264:	080022cb 	.word	0x080022cb
 8002268:	080022db 	.word	0x080022db
 800226c:	080022eb 	.word	0x080022eb
 8002270:	080022fb 	.word	0x080022fb
 8002274:	0800230d 	.word	0x0800230d
 8002278:	0800231f 	.word	0x0800231f
 800227c:	08002369 	.word	0x08002369
 8002280:	08002369 	.word	0x08002369
 8002284:	08002369 	.word	0x08002369
 8002288:	08002331 	.word	0x08002331
 800228c:	08002349 	.word	0x08002349
 8002290:	08002359 	.word	0x08002359
        case ACCEL_X_RAW:
            sprintf(valueStr, "%d", sensorData.Accel_X_RAW); // Convert to string
 8002294:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002298:	461a      	mov	r2, r3
 800229a:	4937      	ldr	r1, [pc, #220]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 800229c:	4837      	ldr	r0, [pc, #220]	@ (800237c <getSensorPropertyStringValue+0x148>)
 800229e:	f002 ff79 	bl	8005194 <siprintf>
            return valueStr;
 80022a2:	4b36      	ldr	r3, [pc, #216]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022a4:	e061      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case ACCEL_Y_RAW:
            sprintf(valueStr, "%d", sensorData.Accel_Y_RAW); // Convert to string
 80022a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80022aa:	461a      	mov	r2, r3
 80022ac:	4932      	ldr	r1, [pc, #200]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 80022ae:	4833      	ldr	r0, [pc, #204]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022b0:	f002 ff70 	bl	8005194 <siprintf>
            return valueStr;
 80022b4:	4b31      	ldr	r3, [pc, #196]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022b6:	e058      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case ACCEL_Z_RAW:
            sprintf(valueStr, "%d", sensorData.Accel_Z_RAW); // Convert to string
 80022b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80022bc:	461a      	mov	r2, r3
 80022be:	492e      	ldr	r1, [pc, #184]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 80022c0:	482e      	ldr	r0, [pc, #184]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022c2:	f002 ff67 	bl	8005194 <siprintf>
            return valueStr;
 80022c6:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022c8:	e04f      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case AX:
            sprintf(valueStr, "%.2f", sensorData.Ax); // Convert to string (floating point)
 80022ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022ce:	492c      	ldr	r1, [pc, #176]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 80022d0:	482a      	ldr	r0, [pc, #168]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022d2:	f002 ff5f 	bl	8005194 <siprintf>
            return valueStr;
 80022d6:	4b29      	ldr	r3, [pc, #164]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022d8:	e047      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case AY:
            sprintf(valueStr, "%.2f", sensorData.Ay); // Convert to string (floating point)
 80022da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022de:	4928      	ldr	r1, [pc, #160]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 80022e0:	4826      	ldr	r0, [pc, #152]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022e2:	f002 ff57 	bl	8005194 <siprintf>
            return valueStr;
 80022e6:	4b25      	ldr	r3, [pc, #148]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022e8:	e03f      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case AZ:
            sprintf(valueStr, "%.2f", sensorData.Az); // Convert to string (floating point)
 80022ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80022ee:	4924      	ldr	r1, [pc, #144]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 80022f0:	4822      	ldr	r0, [pc, #136]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022f2:	f002 ff4f 	bl	8005194 <siprintf>
            return valueStr;
 80022f6:	4b21      	ldr	r3, [pc, #132]	@ (800237c <getSensorPropertyStringValue+0x148>)
 80022f8:	e037      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case GYRO_X_RAW:
            sprintf(valueStr, "%d", sensorData.Gyro_X_RAW); // Convert to string
 80022fa:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80022fe:	461a      	mov	r2, r3
 8002300:	491d      	ldr	r1, [pc, #116]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 8002302:	481e      	ldr	r0, [pc, #120]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002304:	f002 ff46 	bl	8005194 <siprintf>
            return valueStr;
 8002308:	4b1c      	ldr	r3, [pc, #112]	@ (800237c <getSensorPropertyStringValue+0x148>)
 800230a:	e02e      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case GYRO_Y_RAW:
            sprintf(valueStr, "%d", sensorData.Gyro_Y_RAW); // Convert to string
 800230c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002310:	461a      	mov	r2, r3
 8002312:	4919      	ldr	r1, [pc, #100]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 8002314:	4819      	ldr	r0, [pc, #100]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002316:	f002 ff3d 	bl	8005194 <siprintf>
            return valueStr;
 800231a:	4b18      	ldr	r3, [pc, #96]	@ (800237c <getSensorPropertyStringValue+0x148>)
 800231c:	e025      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case GYRO_Z_RAW:
            sprintf(valueStr, "%d", sensorData.Gyro_Z_RAW); // Convert to string
 800231e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8002322:	461a      	mov	r2, r3
 8002324:	4914      	ldr	r1, [pc, #80]	@ (8002378 <getSensorPropertyStringValue+0x144>)
 8002326:	4815      	ldr	r0, [pc, #84]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002328:	f002 ff34 	bl	8005194 <siprintf>
            return valueStr;
 800232c:	4b13      	ldr	r3, [pc, #76]	@ (800237c <getSensorPropertyStringValue+0x148>)
 800232e:	e01c      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case TEMPERATURE:
            sprintf(valueStr, "%.2f", sensorData.Temperature); // Convert to string (floating point)
 8002330:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe f878 	bl	8000428 <__aeabi_f2d>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4910      	ldr	r1, [pc, #64]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 800233e:	480f      	ldr	r0, [pc, #60]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002340:	f002 ff28 	bl	8005194 <siprintf>
            return valueStr;
 8002344:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002346:	e010      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case KALMAN_ANGLE_X:
            sprintf(valueStr, "%.2f", sensorData.KalmanAngleX); // Convert to string (floating point)
 8002348:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800234c:	490c      	ldr	r1, [pc, #48]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 800234e:	480b      	ldr	r0, [pc, #44]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002350:	f002 ff20 	bl	8005194 <siprintf>
            return valueStr;
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002356:	e008      	b.n	800236a <getSensorPropertyStringValue+0x136>
        case KALMAN_ANGLE_Y:
            sprintf(valueStr, "%.2f", sensorData.KalmanAngleY); // Convert to string (floating point)
 8002358:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800235c:	4908      	ldr	r1, [pc, #32]	@ (8002380 <getSensorPropertyStringValue+0x14c>)
 800235e:	4807      	ldr	r0, [pc, #28]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002360:	f002 ff18 	bl	8005194 <siprintf>
            return valueStr;
 8002364:	4b05      	ldr	r3, [pc, #20]	@ (800237c <getSensorPropertyStringValue+0x148>)
 8002366:	e000      	b.n	800236a <getSensorPropertyStringValue+0x136>
        default:
            return "Property not found";
 8002368:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <getSensorPropertyStringValue+0x150>)
    }
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002374:	b002      	add	sp, #8
 8002376:	4770      	bx	lr
 8002378:	080090d0 	.word	0x080090d0
 800237c:	2000074c 	.word	0x2000074c
 8002380:	080090d4 	.word	0x080090d4
 8002384:	080090dc 	.word	0x080090dc

08002388 <getSensorPropertyStringIdentifier>:

// Function to return the string identifier for a sensor property
const char* getSensorPropertyStringIdentifier(SensorProperty property) {
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
    switch (property) {
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	2b0e      	cmp	r3, #14
 8002396:	d839      	bhi.n	800240c <getSensorPropertyStringIdentifier+0x84>
 8002398:	a201      	add	r2, pc, #4	@ (adr r2, 80023a0 <getSensorPropertyStringIdentifier+0x18>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023dd 	.word	0x080023dd
 80023a4:	080023e1 	.word	0x080023e1
 80023a8:	080023e5 	.word	0x080023e5
 80023ac:	080023e9 	.word	0x080023e9
 80023b0:	080023ed 	.word	0x080023ed
 80023b4:	080023f1 	.word	0x080023f1
 80023b8:	080023f5 	.word	0x080023f5
 80023bc:	080023f9 	.word	0x080023f9
 80023c0:	080023fd 	.word	0x080023fd
 80023c4:	0800240d 	.word	0x0800240d
 80023c8:	0800240d 	.word	0x0800240d
 80023cc:	0800240d 	.word	0x0800240d
 80023d0:	08002401 	.word	0x08002401
 80023d4:	08002405 	.word	0x08002405
 80023d8:	08002409 	.word	0x08002409
        case ACCEL_X_RAW:
            return "Accel X (RAW)";
 80023dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002418 <getSensorPropertyStringIdentifier+0x90>)
 80023de:	e016      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case ACCEL_Y_RAW:
            return "Accel Y (RAW)";
 80023e0:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <getSensorPropertyStringIdentifier+0x94>)
 80023e2:	e014      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case ACCEL_Z_RAW:
            return "Accel Z (RAW)";
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <getSensorPropertyStringIdentifier+0x98>)
 80023e6:	e012      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case AX:
            return "Accel X (m/s)";
 80023e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <getSensorPropertyStringIdentifier+0x9c>)
 80023ea:	e010      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case AY:
            return "Accel Y (m/s)";
 80023ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002428 <getSensorPropertyStringIdentifier+0xa0>)
 80023ee:	e00e      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case AZ:
            return "Accel Z (m/s)";
 80023f0:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <getSensorPropertyStringIdentifier+0xa4>)
 80023f2:	e00c      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case GYRO_X_RAW:
            return "Gyro X (RAW)";
 80023f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <getSensorPropertyStringIdentifier+0xa8>)
 80023f6:	e00a      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case GYRO_Y_RAW:
            return "Gyro Y (RAW)";
 80023f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002434 <getSensorPropertyStringIdentifier+0xac>)
 80023fa:	e008      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case GYRO_Z_RAW:
            return "Gyro Z (RAW)";
 80023fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <getSensorPropertyStringIdentifier+0xb0>)
 80023fe:	e006      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case TEMPERATURE:
            return "Temp (C)";
 8002400:	4b0e      	ldr	r3, [pc, #56]	@ (800243c <getSensorPropertyStringIdentifier+0xb4>)
 8002402:	e004      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case KALMAN_ANGLE_X:
            return "Kalman Y(deg)";
 8002404:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <getSensorPropertyStringIdentifier+0xb8>)
 8002406:	e002      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        case KALMAN_ANGLE_Y:
            return "Kalman X(deg)";
 8002408:	4b0e      	ldr	r3, [pc, #56]	@ (8002444 <getSensorPropertyStringIdentifier+0xbc>)
 800240a:	e000      	b.n	800240e <getSensorPropertyStringIdentifier+0x86>
        default:
            return "Error";
 800240c:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <getSensorPropertyStringIdentifier+0xc0>)
    }
}
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr
 8002418:	080090f0 	.word	0x080090f0
 800241c:	08009100 	.word	0x08009100
 8002420:	08009110 	.word	0x08009110
 8002424:	08009120 	.word	0x08009120
 8002428:	08009130 	.word	0x08009130
 800242c:	08009140 	.word	0x08009140
 8002430:	08009150 	.word	0x08009150
 8002434:	08009160 	.word	0x08009160
 8002438:	08009170 	.word	0x08009170
 800243c:	08009180 	.word	0x08009180
 8002440:	0800918c 	.word	0x0800918c
 8002444:	0800919c 	.word	0x0800919c
 8002448:	080091ac 	.word	0x080091ac

0800244c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800244c:	f7ff fe92 	bl	8002174 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002450:	480b      	ldr	r0, [pc, #44]	@ (8002480 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002452:	490c      	ldr	r1, [pc, #48]	@ (8002484 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002454:	4a0c      	ldr	r2, [pc, #48]	@ (8002488 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002458:	e002      	b.n	8002460 <LoopCopyDataInit>

0800245a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800245a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800245c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800245e:	3304      	adds	r3, #4

08002460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002464:	d3f9      	bcc.n	800245a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002466:	4a09      	ldr	r2, [pc, #36]	@ (800248c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002468:	4c09      	ldr	r4, [pc, #36]	@ (8002490 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800246a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800246c:	e001      	b.n	8002472 <LoopFillZerobss>

0800246e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800246e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002470:	3204      	adds	r2, #4

08002472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002474:	d3fb      	bcc.n	800246e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002476:	f002 ff63 	bl	8005340 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800247a:	f7fe ff21 	bl	80012c0 <main>
  bx lr
 800247e:	4770      	bx	lr
  ldr r0, =_sdata
 8002480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002484:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8002488:	08009c90 	.word	0x08009c90
  ldr r2, =_sbss
 800248c:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8002490:	200008bc 	.word	0x200008bc

08002494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002494:	e7fe      	b.n	8002494 <ADC1_2_IRQHandler>
	...

08002498 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <HAL_Init+0x28>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a07      	ldr	r2, [pc, #28]	@ (80024c0 <HAL_Init+0x28>)
 80024a2:	f043 0310 	orr.w	r3, r3, #16
 80024a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a8:	2003      	movs	r0, #3
 80024aa:	f000 f92b 	bl	8002704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ae:	200f      	movs	r0, #15
 80024b0:	f000 f808 	bl	80024c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b4:	f7ff fd3e 	bl	8001f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40022000 	.word	0x40022000

080024c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024cc:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <HAL_InitTick+0x54>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b12      	ldr	r3, [pc, #72]	@ (800251c <HAL_InitTick+0x58>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	4619      	mov	r1, r3
 80024d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024da:	fbb3 f3f1 	udiv	r3, r3, r1
 80024de:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 f935 	bl	8002752 <HAL_SYSTICK_Config>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e00e      	b.n	8002510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b0f      	cmp	r3, #15
 80024f6:	d80a      	bhi.n	800250e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f8:	2200      	movs	r2, #0
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002500:	f000 f90b 	bl	800271a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002504:	4a06      	ldr	r2, [pc, #24]	@ (8002520 <HAL_InitTick+0x5c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	e000      	b.n	8002510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000090 	.word	0x20000090
 800251c:	20000098 	.word	0x20000098
 8002520:	20000094 	.word	0x20000094

08002524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <HAL_IncTick+0x1c>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <HAL_IncTick+0x20>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4413      	add	r3, r2
 8002534:	4a03      	ldr	r2, [pc, #12]	@ (8002544 <HAL_IncTick+0x20>)
 8002536:	6013      	str	r3, [r2, #0]
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	20000098 	.word	0x20000098
 8002544:	2000076c 	.word	0x2000076c

08002548 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return uwTick;
 800254c:	4b02      	ldr	r3, [pc, #8]	@ (8002558 <HAL_GetTick+0x10>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr
 8002558:	2000076c 	.word	0x2000076c

0800255c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff fff0 	bl	8002548 <HAL_GetTick>
 8002568:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002574:	d005      	beq.n	8002582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002576:	4b0a      	ldr	r3, [pc, #40]	@ (80025a0 <HAL_Delay+0x44>)
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4413      	add	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002582:	bf00      	nop
 8002584:	f7ff ffe0 	bl	8002548 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	429a      	cmp	r2, r3
 8002592:	d8f7      	bhi.n	8002584 <HAL_Delay+0x28>
  {
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000098 	.word	0x20000098

080025a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b4:	4b0c      	ldr	r3, [pc, #48]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c0:	4013      	ands	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d6:	4a04      	ldr	r2, [pc, #16]	@ (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	60d3      	str	r3, [r2, #12]
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f0:	4b04      	ldr	r3, [pc, #16]	@ (8002604 <__NVIC_GetPriorityGrouping+0x18>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	f003 0307 	and.w	r3, r3, #7
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	6039      	str	r1, [r7, #0]
 8002612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002618:	2b00      	cmp	r3, #0
 800261a:	db0a      	blt.n	8002632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	b2da      	uxtb	r2, r3
 8002620:	490c      	ldr	r1, [pc, #48]	@ (8002654 <__NVIC_SetPriority+0x4c>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	0112      	lsls	r2, r2, #4
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	440b      	add	r3, r1
 800262c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002630:	e00a      	b.n	8002648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4908      	ldr	r1, [pc, #32]	@ (8002658 <__NVIC_SetPriority+0x50>)
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	3b04      	subs	r3, #4
 8002640:	0112      	lsls	r2, r2, #4
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	440b      	add	r3, r1
 8002646:	761a      	strb	r2, [r3, #24]
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	bc80      	pop	{r7}
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	@ 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f1c3 0307 	rsb	r3, r3, #7
 8002676:	2b04      	cmp	r3, #4
 8002678:	bf28      	it	cs
 800267a:	2304      	movcs	r3, #4
 800267c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3304      	adds	r3, #4
 8002682:	2b06      	cmp	r3, #6
 8002684:	d902      	bls.n	800268c <NVIC_EncodePriority+0x30>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3b03      	subs	r3, #3
 800268a:	e000      	b.n	800268e <NVIC_EncodePriority+0x32>
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	f04f 32ff 	mov.w	r2, #4294967295
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	401a      	ands	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a4:	f04f 31ff 	mov.w	r1, #4294967295
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	43d9      	mvns	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	4313      	orrs	r3, r2
         );
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3724      	adds	r7, #36	@ 0x24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d0:	d301      	bcc.n	80026d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d2:	2301      	movs	r3, #1
 80026d4:	e00f      	b.n	80026f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <SysTick_Config+0x40>)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3b01      	subs	r3, #1
 80026dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026de:	210f      	movs	r1, #15
 80026e0:	f04f 30ff 	mov.w	r0, #4294967295
 80026e4:	f7ff ff90 	bl	8002608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <SysTick_Config+0x40>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ee:	4b04      	ldr	r3, [pc, #16]	@ (8002700 <SysTick_Config+0x40>)
 80026f0:	2207      	movs	r2, #7
 80026f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	e000e010 	.word	0xe000e010

08002704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff ff49 	bl	80025a4 <__NVIC_SetPriorityGrouping>
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271a:	b580      	push	{r7, lr}
 800271c:	b086      	sub	sp, #24
 800271e:	af00      	add	r7, sp, #0
 8002720:	4603      	mov	r3, r0
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800272c:	f7ff ff5e 	bl	80025ec <__NVIC_GetPriorityGrouping>
 8002730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	68b9      	ldr	r1, [r7, #8]
 8002736:	6978      	ldr	r0, [r7, #20]
 8002738:	f7ff ff90 	bl	800265c <NVIC_EncodePriority>
 800273c:	4602      	mov	r2, r0
 800273e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002742:	4611      	mov	r1, r2
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff ff5f 	bl	8002608 <__NVIC_SetPriority>
}
 800274a:	bf00      	nop
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff ffb0 	bl	80026c0 <SysTick_Config>
 8002760:	4603      	mov	r3, r0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800276c:	b480      	push	{r7}
 800276e:	b08b      	sub	sp, #44	@ 0x2c
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800277a:	2300      	movs	r3, #0
 800277c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800277e:	e169      	b.n	8002a54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002780:	2201      	movs	r2, #1
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69fa      	ldr	r2, [r7, #28]
 8002790:	4013      	ands	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	429a      	cmp	r2, r3
 800279a:	f040 8158 	bne.w	8002a4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a0c <HAL_GPIO_Init+0x2a0>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d05e      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027a8:	4a98      	ldr	r2, [pc, #608]	@ (8002a0c <HAL_GPIO_Init+0x2a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d875      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027ae:	4a98      	ldr	r2, [pc, #608]	@ (8002a10 <HAL_GPIO_Init+0x2a4>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d058      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027b4:	4a96      	ldr	r2, [pc, #600]	@ (8002a10 <HAL_GPIO_Init+0x2a4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d86f      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027ba:	4a96      	ldr	r2, [pc, #600]	@ (8002a14 <HAL_GPIO_Init+0x2a8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d052      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027c0:	4a94      	ldr	r2, [pc, #592]	@ (8002a14 <HAL_GPIO_Init+0x2a8>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d869      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027c6:	4a94      	ldr	r2, [pc, #592]	@ (8002a18 <HAL_GPIO_Init+0x2ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d04c      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027cc:	4a92      	ldr	r2, [pc, #584]	@ (8002a18 <HAL_GPIO_Init+0x2ac>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d863      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027d2:	4a92      	ldr	r2, [pc, #584]	@ (8002a1c <HAL_GPIO_Init+0x2b0>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d046      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027d8:	4a90      	ldr	r2, [pc, #576]	@ (8002a1c <HAL_GPIO_Init+0x2b0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d85d      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027de:	2b12      	cmp	r3, #18
 80027e0:	d82a      	bhi.n	8002838 <HAL_GPIO_Init+0xcc>
 80027e2:	2b12      	cmp	r3, #18
 80027e4:	d859      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027e6:	a201      	add	r2, pc, #4	@ (adr r2, 80027ec <HAL_GPIO_Init+0x80>)
 80027e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ec:	08002867 	.word	0x08002867
 80027f0:	08002841 	.word	0x08002841
 80027f4:	08002853 	.word	0x08002853
 80027f8:	08002895 	.word	0x08002895
 80027fc:	0800289b 	.word	0x0800289b
 8002800:	0800289b 	.word	0x0800289b
 8002804:	0800289b 	.word	0x0800289b
 8002808:	0800289b 	.word	0x0800289b
 800280c:	0800289b 	.word	0x0800289b
 8002810:	0800289b 	.word	0x0800289b
 8002814:	0800289b 	.word	0x0800289b
 8002818:	0800289b 	.word	0x0800289b
 800281c:	0800289b 	.word	0x0800289b
 8002820:	0800289b 	.word	0x0800289b
 8002824:	0800289b 	.word	0x0800289b
 8002828:	0800289b 	.word	0x0800289b
 800282c:	0800289b 	.word	0x0800289b
 8002830:	08002849 	.word	0x08002849
 8002834:	0800285d 	.word	0x0800285d
 8002838:	4a79      	ldr	r2, [pc, #484]	@ (8002a20 <HAL_GPIO_Init+0x2b4>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d013      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800283e:	e02c      	b.n	800289a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	623b      	str	r3, [r7, #32]
          break;
 8002846:	e029      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	3304      	adds	r3, #4
 800284e:	623b      	str	r3, [r7, #32]
          break;
 8002850:	e024      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	3308      	adds	r3, #8
 8002858:	623b      	str	r3, [r7, #32]
          break;
 800285a:	e01f      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	330c      	adds	r3, #12
 8002862:	623b      	str	r3, [r7, #32]
          break;
 8002864:	e01a      	b.n	800289c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d102      	bne.n	8002874 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800286e:	2304      	movs	r3, #4
 8002870:	623b      	str	r3, [r7, #32]
          break;
 8002872:	e013      	b.n	800289c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d105      	bne.n	8002888 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800287c:	2308      	movs	r3, #8
 800287e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69fa      	ldr	r2, [r7, #28]
 8002884:	611a      	str	r2, [r3, #16]
          break;
 8002886:	e009      	b.n	800289c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002888:	2308      	movs	r3, #8
 800288a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69fa      	ldr	r2, [r7, #28]
 8002890:	615a      	str	r2, [r3, #20]
          break;
 8002892:	e003      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002894:	2300      	movs	r3, #0
 8002896:	623b      	str	r3, [r7, #32]
          break;
 8002898:	e000      	b.n	800289c <HAL_GPIO_Init+0x130>
          break;
 800289a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	2bff      	cmp	r3, #255	@ 0xff
 80028a0:	d801      	bhi.n	80028a6 <HAL_GPIO_Init+0x13a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	e001      	b.n	80028aa <HAL_GPIO_Init+0x13e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3304      	adds	r3, #4
 80028aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2bff      	cmp	r3, #255	@ 0xff
 80028b0:	d802      	bhi.n	80028b8 <HAL_GPIO_Init+0x14c>
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	e002      	b.n	80028be <HAL_GPIO_Init+0x152>
 80028b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ba:	3b08      	subs	r3, #8
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	210f      	movs	r1, #15
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	fa01 f303 	lsl.w	r3, r1, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	401a      	ands	r2, r3
 80028d0:	6a39      	ldr	r1, [r7, #32]
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	431a      	orrs	r2, r3
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 80b1 	beq.w	8002a4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	6193      	str	r3, [r2, #24]
 80028f8:	4b4a      	ldr	r3, [pc, #296]	@ (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002904:	4a48      	ldr	r2, [pc, #288]	@ (8002a28 <HAL_GPIO_Init+0x2bc>)
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	3302      	adds	r3, #2
 800290c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002910:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	220f      	movs	r2, #15
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4013      	ands	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a40      	ldr	r2, [pc, #256]	@ (8002a2c <HAL_GPIO_Init+0x2c0>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d013      	beq.n	8002958 <HAL_GPIO_Init+0x1ec>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a3f      	ldr	r2, [pc, #252]	@ (8002a30 <HAL_GPIO_Init+0x2c4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d00d      	beq.n	8002954 <HAL_GPIO_Init+0x1e8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a3e      	ldr	r2, [pc, #248]	@ (8002a34 <HAL_GPIO_Init+0x2c8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d007      	beq.n	8002950 <HAL_GPIO_Init+0x1e4>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a3d      	ldr	r2, [pc, #244]	@ (8002a38 <HAL_GPIO_Init+0x2cc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_GPIO_Init+0x1e0>
 8002948:	2303      	movs	r3, #3
 800294a:	e006      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 800294c:	2304      	movs	r3, #4
 800294e:	e004      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002950:	2302      	movs	r3, #2
 8002952:	e002      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002958:	2300      	movs	r3, #0
 800295a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800295c:	f002 0203 	and.w	r2, r2, #3
 8002960:	0092      	lsls	r2, r2, #2
 8002962:	4093      	lsls	r3, r2
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	4313      	orrs	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800296a:	492f      	ldr	r1, [pc, #188]	@ (8002a28 <HAL_GPIO_Init+0x2bc>)
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	3302      	adds	r3, #2
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002984:	4b2d      	ldr	r3, [pc, #180]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	492c      	ldr	r1, [pc, #176]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	608b      	str	r3, [r1, #8]
 8002990:	e006      	b.n	80029a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002992:	4b2a      	ldr	r3, [pc, #168]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	43db      	mvns	r3, r3
 800299a:	4928      	ldr	r1, [pc, #160]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 800299c:	4013      	ands	r3, r2
 800299e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d006      	beq.n	80029ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029ac:	4b23      	ldr	r3, [pc, #140]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	4922      	ldr	r1, [pc, #136]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60cb      	str	r3, [r1, #12]
 80029b8:	e006      	b.n	80029c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029ba:	4b20      	ldr	r3, [pc, #128]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	491e      	ldr	r1, [pc, #120]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d006      	beq.n	80029e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029d4:	4b19      	ldr	r3, [pc, #100]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	4918      	ldr	r1, [pc, #96]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4313      	orrs	r3, r2
 80029de:	604b      	str	r3, [r1, #4]
 80029e0:	e006      	b.n	80029f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029e2:	4b16      	ldr	r3, [pc, #88]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	4914      	ldr	r1, [pc, #80]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d021      	beq.n	8002a40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029fc:	4b0f      	ldr	r3, [pc, #60]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	490e      	ldr	r1, [pc, #56]	@ (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	600b      	str	r3, [r1, #0]
 8002a08:	e021      	b.n	8002a4e <HAL_GPIO_Init+0x2e2>
 8002a0a:	bf00      	nop
 8002a0c:	10320000 	.word	0x10320000
 8002a10:	10310000 	.word	0x10310000
 8002a14:	10220000 	.word	0x10220000
 8002a18:	10210000 	.word	0x10210000
 8002a1c:	10120000 	.word	0x10120000
 8002a20:	10110000 	.word	0x10110000
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40010000 	.word	0x40010000
 8002a2c:	40010800 	.word	0x40010800
 8002a30:	40010c00 	.word	0x40010c00
 8002a34:	40011000 	.word	0x40011000
 8002a38:	40011400 	.word	0x40011400
 8002a3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a40:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <HAL_GPIO_Init+0x304>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	4909      	ldr	r1, [pc, #36]	@ (8002a70 <HAL_GPIO_Init+0x304>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	3301      	adds	r3, #1
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f47f ae8e 	bne.w	8002780 <HAL_GPIO_Init+0x14>
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	372c      	adds	r7, #44	@ 0x2c
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr
 8002a70:	40010400 	.word	0x40010400

08002a74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e12b      	b.n	8002cde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fe fba4 	bl	80011e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2224      	movs	r2, #36	@ 0x24
 8002aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ac6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ad6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ad8:	f001 fbfc 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8002adc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	4a81      	ldr	r2, [pc, #516]	@ (8002ce8 <HAL_I2C_Init+0x274>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d807      	bhi.n	8002af8 <HAL_I2C_Init+0x84>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4a80      	ldr	r2, [pc, #512]	@ (8002cec <HAL_I2C_Init+0x278>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	bf94      	ite	ls
 8002af0:	2301      	movls	r3, #1
 8002af2:	2300      	movhi	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	e006      	b.n	8002b06 <HAL_I2C_Init+0x92>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4a7d      	ldr	r2, [pc, #500]	@ (8002cf0 <HAL_I2C_Init+0x27c>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	bf94      	ite	ls
 8002b00:	2301      	movls	r3, #1
 8002b02:	2300      	movhi	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e0e7      	b.n	8002cde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4a78      	ldr	r2, [pc, #480]	@ (8002cf4 <HAL_I2C_Init+0x280>)
 8002b12:	fba2 2303 	umull	r2, r3, r2, r3
 8002b16:	0c9b      	lsrs	r3, r3, #18
 8002b18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ce8 <HAL_I2C_Init+0x274>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d802      	bhi.n	8002b48 <HAL_I2C_Init+0xd4>
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	3301      	adds	r3, #1
 8002b46:	e009      	b.n	8002b5c <HAL_I2C_Init+0xe8>
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b4e:	fb02 f303 	mul.w	r3, r2, r3
 8002b52:	4a69      	ldr	r2, [pc, #420]	@ (8002cf8 <HAL_I2C_Init+0x284>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	099b      	lsrs	r3, r3, #6
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	430b      	orrs	r3, r1
 8002b62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	495c      	ldr	r1, [pc, #368]	@ (8002ce8 <HAL_I2C_Init+0x274>)
 8002b78:	428b      	cmp	r3, r1
 8002b7a:	d819      	bhi.n	8002bb0 <HAL_I2C_Init+0x13c>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	1e59      	subs	r1, r3, #1
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b8a:	1c59      	adds	r1, r3, #1
 8002b8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b90:	400b      	ands	r3, r1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00a      	beq.n	8002bac <HAL_I2C_Init+0x138>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1e59      	subs	r1, r3, #1
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002baa:	e051      	b.n	8002c50 <HAL_I2C_Init+0x1dc>
 8002bac:	2304      	movs	r3, #4
 8002bae:	e04f      	b.n	8002c50 <HAL_I2C_Init+0x1dc>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d111      	bne.n	8002bdc <HAL_I2C_Init+0x168>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	1e58      	subs	r0, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6859      	ldr	r1, [r3, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	440b      	add	r3, r1
 8002bc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bca:	3301      	adds	r3, #1
 8002bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e012      	b.n	8002c02 <HAL_I2C_Init+0x18e>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1e58      	subs	r0, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6859      	ldr	r1, [r3, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	0099      	lsls	r1, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_I2C_Init+0x196>
 8002c06:	2301      	movs	r3, #1
 8002c08:	e022      	b.n	8002c50 <HAL_I2C_Init+0x1dc>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10e      	bne.n	8002c30 <HAL_I2C_Init+0x1bc>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1e58      	subs	r0, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6859      	ldr	r1, [r3, #4]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	440b      	add	r3, r1
 8002c20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c24:	3301      	adds	r3, #1
 8002c26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c2e:	e00f      	b.n	8002c50 <HAL_I2C_Init+0x1dc>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1e58      	subs	r0, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	0099      	lsls	r1, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c46:	3301      	adds	r3, #1
 8002c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	6809      	ldr	r1, [r1, #0]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69da      	ldr	r2, [r3, #28]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6911      	ldr	r1, [r2, #16]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	68d2      	ldr	r2, [r2, #12]
 8002c8a:	4311      	orrs	r1, r2
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6812      	ldr	r2, [r2, #0]
 8002c90:	430b      	orrs	r3, r1
 8002c92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695a      	ldr	r2, [r3, #20]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0201 	orr.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	000186a0 	.word	0x000186a0
 8002cec:	001e847f 	.word	0x001e847f
 8002cf0:	003d08ff 	.word	0x003d08ff
 8002cf4:	431bde83 	.word	0x431bde83
 8002cf8:	10624dd3 	.word	0x10624dd3

08002cfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b088      	sub	sp, #32
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	4608      	mov	r0, r1
 8002d06:	4611      	mov	r1, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	817b      	strh	r3, [r7, #10]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	813b      	strh	r3, [r7, #8]
 8002d12:	4613      	mov	r3, r2
 8002d14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d16:	f7ff fc17 	bl	8002548 <HAL_GetTick>
 8002d1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	f040 80d9 	bne.w	8002edc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	2319      	movs	r3, #25
 8002d30:	2201      	movs	r2, #1
 8002d32:	496d      	ldr	r1, [pc, #436]	@ (8002ee8 <HAL_I2C_Mem_Write+0x1ec>)
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 fccd 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d40:	2302      	movs	r3, #2
 8002d42:	e0cc      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_I2C_Mem_Write+0x56>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e0c5      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d007      	beq.n	8002d78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2221      	movs	r2, #33	@ 0x21
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2240      	movs	r2, #64	@ 0x40
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6a3a      	ldr	r2, [r7, #32]
 8002da2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4a4d      	ldr	r2, [pc, #308]	@ (8002eec <HAL_I2C_Mem_Write+0x1f0>)
 8002db8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dba:	88f8      	ldrh	r0, [r7, #6]
 8002dbc:	893a      	ldrh	r2, [r7, #8]
 8002dbe:	8979      	ldrh	r1, [r7, #10]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	4603      	mov	r3, r0
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 fb04 	bl	80033d8 <I2C_RequestMemoryWrite>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d052      	beq.n	8002e7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e081      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fd92 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00d      	beq.n	8002e06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d107      	bne.n	8002e02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e06b      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	781a      	ldrb	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d11b      	bne.n	8002e7c <HAL_I2C_Mem_Write+0x180>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d017      	beq.n	8002e7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e50:	781a      	ldrb	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5c:	1c5a      	adds	r2, r3, #1
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1aa      	bne.n	8002dda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 fd85 	bl	8003998 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00d      	beq.n	8002eb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d107      	bne.n	8002eac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eaa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e016      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ebe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e000      	b.n	8002ede <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002edc:	2302      	movs	r3, #2
  }
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	00100002 	.word	0x00100002
 8002eec:	ffff0000 	.word	0xffff0000

08002ef0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08c      	sub	sp, #48	@ 0x30
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	4608      	mov	r0, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	461a      	mov	r2, r3
 8002efe:	4603      	mov	r3, r0
 8002f00:	817b      	strh	r3, [r7, #10]
 8002f02:	460b      	mov	r3, r1
 8002f04:	813b      	strh	r3, [r7, #8]
 8002f06:	4613      	mov	r3, r2
 8002f08:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f0e:	f7ff fb1b 	bl	8002548 <HAL_GetTick>
 8002f12:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	f040 8250 	bne.w	80033c2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2319      	movs	r3, #25
 8002f28:	2201      	movs	r2, #1
 8002f2a:	4982      	ldr	r1, [pc, #520]	@ (8003134 <HAL_I2C_Mem_Read+0x244>)
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f000 fbd1 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e243      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_I2C_Mem_Read+0x5a>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e23c      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0301 	and.w	r3, r3, #1
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d007      	beq.n	8002f70 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0201 	orr.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2222      	movs	r2, #34	@ 0x22
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2240      	movs	r2, #64	@ 0x40
 8002f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4a62      	ldr	r2, [pc, #392]	@ (8003138 <HAL_I2C_Mem_Read+0x248>)
 8002fb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fb2:	88f8      	ldrh	r0, [r7, #6]
 8002fb4:	893a      	ldrh	r2, [r7, #8]
 8002fb6:	8979      	ldrh	r1, [r7, #10]
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fba:	9301      	str	r3, [sp, #4]
 8002fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fa9e 	bl	8003504 <I2C_RequestMemoryRead>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e1f8      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d113      	bne.n	8003002 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61fb      	str	r3, [r7, #28]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	61fb      	str	r3, [r7, #28]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	61fb      	str	r3, [r7, #28]
 8002fee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	e1cc      	b.n	800339c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003006:	2b01      	cmp	r3, #1
 8003008:	d11e      	bne.n	8003048 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003018:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800301a:	b672      	cpsid	i
}
 800301c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800301e:	2300      	movs	r3, #0
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	61bb      	str	r3, [r7, #24]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	61bb      	str	r3, [r7, #24]
 8003032:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003042:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003044:	b662      	cpsie	i
}
 8003046:	e035      	b.n	80030b4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304c:	2b02      	cmp	r3, #2
 800304e:	d11e      	bne.n	800308e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800305e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003060:	b672      	cpsid	i
}
 8003062:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	617b      	str	r3, [r7, #20]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	617b      	str	r3, [r7, #20]
 8003078:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003088:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800308a:	b662      	cpsie	i
}
 800308c:	e012      	b.n	80030b4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800309c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80030b4:	e172      	b.n	800339c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	f200 811f 	bhi.w	80032fe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d123      	bne.n	8003110 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fcab 	bl	8003a28 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e173      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800310e:	e145      	b.n	800339c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003114:	2b02      	cmp	r3, #2
 8003116:	d152      	bne.n	80031be <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311e:	2200      	movs	r2, #0
 8003120:	4906      	ldr	r1, [pc, #24]	@ (800313c <HAL_I2C_Mem_Read+0x24c>)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fad6 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d008      	beq.n	8003140 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e148      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
 8003132:	bf00      	nop
 8003134:	00100002 	.word	0x00100002
 8003138:	ffff0000 	.word	0xffff0000
 800313c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003140:	b672      	cpsid	i
}
 8003142:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691a      	ldr	r2, [r3, #16]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003186:	b662      	cpsie	i
}
 8003188:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031bc:	e0ee      	b.n	800339c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c4:	2200      	movs	r2, #0
 80031c6:	4981      	ldr	r1, [pc, #516]	@ (80033cc <HAL_I2C_Mem_Read+0x4dc>)
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 fa83 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e0f5      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031e8:	b672      	cpsid	i
}
 80031ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003214:	b29b      	uxth	r3, r3
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800321e:	4b6c      	ldr	r3, [pc, #432]	@ (80033d0 <HAL_I2C_Mem_Read+0x4e0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	08db      	lsrs	r3, r3, #3
 8003224:	4a6b      	ldr	r2, [pc, #428]	@ (80033d4 <HAL_I2C_Mem_Read+0x4e4>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	0a1a      	lsrs	r2, r3, #8
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	00da      	lsls	r2, r3, #3
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	3b01      	subs	r3, #1
 800323c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d118      	bne.n	8003276 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2220      	movs	r2, #32
 800324e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	f043 0220 	orr.w	r2, r3, #32
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003266:	b662      	cpsie	i
}
 8003268:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e0a6      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b04      	cmp	r3, #4
 8003282:	d1d9      	bne.n	8003238 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032c6:	b662      	cpsie	i
}
 80032c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032fc:	e04e      	b.n	800339c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003300:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fb90 	bl	8003a28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e058      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b04      	cmp	r3, #4
 8003350:	d124      	bne.n	800339c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003356:	2b03      	cmp	r3, #3
 8003358:	d107      	bne.n	800336a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003368:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003386:	3b01      	subs	r3, #1
 8003388:	b29a      	uxth	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003392:	b29b      	uxth	r3, r3
 8003394:	3b01      	subs	r3, #1
 8003396:	b29a      	uxth	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	f47f ae88 	bne.w	80030b6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2220      	movs	r2, #32
 80033aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	e000      	b.n	80033c4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80033c2:	2302      	movs	r3, #2
  }
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3728      	adds	r7, #40	@ 0x28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	00010004 	.word	0x00010004
 80033d0:	20000090 	.word	0x20000090
 80033d4:	14f8b589 	.word	0x14f8b589

080033d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	4608      	mov	r0, r1
 80033e2:	4611      	mov	r1, r2
 80033e4:	461a      	mov	r2, r3
 80033e6:	4603      	mov	r3, r0
 80033e8:	817b      	strh	r3, [r7, #10]
 80033ea:	460b      	mov	r3, r1
 80033ec:	813b      	strh	r3, [r7, #8]
 80033ee:	4613      	mov	r3, r2
 80033f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003400:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	2200      	movs	r2, #0
 800340a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f960 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00d      	beq.n	8003436 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003428:	d103      	bne.n	8003432 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003430:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e05f      	b.n	80034f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003436:	897b      	ldrh	r3, [r7, #10]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	461a      	mov	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003444:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003448:	6a3a      	ldr	r2, [r7, #32]
 800344a:	492d      	ldr	r1, [pc, #180]	@ (8003500 <I2C_RequestMemoryWrite+0x128>)
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 f9bb 	bl	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e04c      	b.n	80034f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	617b      	str	r3, [r7, #20]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003474:	6a39      	ldr	r1, [r7, #32]
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fa46 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00d      	beq.n	800349e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	2b04      	cmp	r3, #4
 8003488:	d107      	bne.n	800349a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003498:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e02b      	b.n	80034f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d105      	bne.n	80034b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034a4:	893b      	ldrh	r3, [r7, #8]
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	611a      	str	r2, [r3, #16]
 80034ae:	e021      	b.n	80034f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034b0:	893b      	ldrh	r3, [r7, #8]
 80034b2:	0a1b      	lsrs	r3, r3, #8
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034c0:	6a39      	ldr	r1, [r7, #32]
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 fa20 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00d      	beq.n	80034ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	d107      	bne.n	80034e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e005      	b.n	80034f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034ea:	893b      	ldrh	r3, [r7, #8]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	00010002 	.word	0x00010002

08003504 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b088      	sub	sp, #32
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	4608      	mov	r0, r1
 800350e:	4611      	mov	r1, r2
 8003510:	461a      	mov	r2, r3
 8003512:	4603      	mov	r3, r0
 8003514:	817b      	strh	r3, [r7, #10]
 8003516:	460b      	mov	r3, r1
 8003518:	813b      	strh	r3, [r7, #8]
 800351a:	4613      	mov	r3, r2
 800351c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800352c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800353c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	2200      	movs	r2, #0
 8003546:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 f8c2 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00d      	beq.n	8003572 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003564:	d103      	bne.n	800356e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800356c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e0aa      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003572:	897b      	ldrh	r3, [r7, #10]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	461a      	mov	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003580:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003584:	6a3a      	ldr	r2, [r7, #32]
 8003586:	4952      	ldr	r1, [pc, #328]	@ (80036d0 <I2C_RequestMemoryRead+0x1cc>)
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f91d 	bl	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e097      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b0:	6a39      	ldr	r1, [r7, #32]
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 f9a8 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00d      	beq.n	80035da <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	2b04      	cmp	r3, #4
 80035c4:	d107      	bne.n	80035d6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e076      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035da:	88fb      	ldrh	r3, [r7, #6]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d105      	bne.n	80035ec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035e0:	893b      	ldrh	r3, [r7, #8]
 80035e2:	b2da      	uxtb	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	611a      	str	r2, [r3, #16]
 80035ea:	e021      	b.n	8003630 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035ec:	893b      	ldrh	r3, [r7, #8]
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035fc:	6a39      	ldr	r1, [r7, #32]
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 f982 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00d      	beq.n	8003626 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	2b04      	cmp	r3, #4
 8003610:	d107      	bne.n	8003622 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003620:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e050      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003626:	893b      	ldrh	r3, [r7, #8]
 8003628:	b2da      	uxtb	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003632:	6a39      	ldr	r1, [r7, #32]
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 f967 	bl	8003908 <I2C_WaitOnTXEFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	2b04      	cmp	r3, #4
 8003646:	d107      	bne.n	8003658 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003656:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e035      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800366a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	2200      	movs	r2, #0
 8003674:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 f82b 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00d      	beq.n	80036a0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003692:	d103      	bne.n	800369c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800369a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e013      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036a0:	897b      	ldrh	r3, [r7, #10]
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f043 0301 	orr.w	r3, r3, #1
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b2:	6a3a      	ldr	r2, [r7, #32]
 80036b4:	4906      	ldr	r1, [pc, #24]	@ (80036d0 <I2C_RequestMemoryRead+0x1cc>)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 f886 	bl	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e000      	b.n	80036c8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3718      	adds	r7, #24
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	00010002 	.word	0x00010002

080036d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e4:	e048      	b.n	8003778 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ec:	d044      	beq.n	8003778 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ee:	f7fe ff2b 	bl	8002548 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d302      	bcc.n	8003704 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d139      	bne.n	8003778 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	0c1b      	lsrs	r3, r3, #16
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b01      	cmp	r3, #1
 800370c:	d10d      	bne.n	800372a <I2C_WaitOnFlagUntilTimeout+0x56>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	43da      	mvns	r2, r3
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	4013      	ands	r3, r2
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf0c      	ite	eq
 8003720:	2301      	moveq	r3, #1
 8003722:	2300      	movne	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	461a      	mov	r2, r3
 8003728:	e00c      	b.n	8003744 <I2C_WaitOnFlagUntilTimeout+0x70>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	43da      	mvns	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	4013      	ands	r3, r2
 8003736:	b29b      	uxth	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf0c      	ite	eq
 800373c:	2301      	moveq	r3, #1
 800373e:	2300      	movne	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	79fb      	ldrb	r3, [r7, #7]
 8003746:	429a      	cmp	r2, r3
 8003748:	d116      	bne.n	8003778 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003764:	f043 0220 	orr.w	r2, r3, #32
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e023      	b.n	80037c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	0c1b      	lsrs	r3, r3, #16
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b01      	cmp	r3, #1
 8003780:	d10d      	bne.n	800379e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	43da      	mvns	r2, r3
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	4013      	ands	r3, r2
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	e00c      	b.n	80037b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	43da      	mvns	r2, r3
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4013      	ands	r3, r2
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d093      	beq.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037d6:	e071      	b.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e6:	d123      	bne.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003800:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	f043 0204 	orr.w	r2, r3, #4
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e067      	b.n	8003900 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003836:	d041      	beq.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003838:	f7fe fe86 	bl	8002548 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	429a      	cmp	r2, r3
 8003846:	d302      	bcc.n	800384e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d136      	bne.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	0c1b      	lsrs	r3, r3, #16
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10c      	bne.n	8003872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	43da      	mvns	r2, r3
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4013      	ands	r3, r2
 8003864:	b29b      	uxth	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	bf14      	ite	ne
 800386a:	2301      	movne	r3, #1
 800386c:	2300      	moveq	r3, #0
 800386e:	b2db      	uxtb	r3, r3
 8003870:	e00b      	b.n	800388a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	43da      	mvns	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	4013      	ands	r3, r2
 800387e:	b29b      	uxth	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d016      	beq.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	f043 0220 	orr.w	r2, r3, #32
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e021      	b.n	8003900 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	0c1b      	lsrs	r3, r3, #16
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d10c      	bne.n	80038e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	43da      	mvns	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4013      	ands	r3, r2
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf14      	ite	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	2300      	moveq	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	e00b      	b.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	43da      	mvns	r2, r3
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4013      	ands	r3, r2
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	bf14      	ite	ne
 80038f2:	2301      	movne	r3, #1
 80038f4:	2300      	moveq	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f47f af6d 	bne.w	80037d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003914:	e034      	b.n	8003980 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f8e3 	bl	8003ae2 <I2C_IsAcknowledgeFailed>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e034      	b.n	8003990 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d028      	beq.n	8003980 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392e:	f7fe fe0b 	bl	8002548 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	429a      	cmp	r2, r3
 800393c:	d302      	bcc.n	8003944 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d11d      	bne.n	8003980 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800394e:	2b80      	cmp	r3, #128	@ 0x80
 8003950:	d016      	beq.n	8003980 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e007      	b.n	8003990 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398a:	2b80      	cmp	r3, #128	@ 0x80
 800398c:	d1c3      	bne.n	8003916 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a4:	e034      	b.n	8003a10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 f89b 	bl	8003ae2 <I2C_IsAcknowledgeFailed>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e034      	b.n	8003a20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039bc:	d028      	beq.n	8003a10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039be:	f7fe fdc3 	bl	8002548 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d302      	bcc.n	80039d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d11d      	bne.n	8003a10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f003 0304 	and.w	r3, r3, #4
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d016      	beq.n	8003a10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f043 0220 	orr.w	r2, r3, #32
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e007      	b.n	8003a20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d1c3      	bne.n	80039a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a34:	e049      	b.n	8003aca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b10      	cmp	r3, #16
 8003a42:	d119      	bne.n	8003a78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0210 	mvn.w	r2, #16
 8003a4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e030      	b.n	8003ada <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a78:	f7fe fd66 	bl	8002548 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d302      	bcc.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d11d      	bne.n	8003aca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a98:	2b40      	cmp	r3, #64	@ 0x40
 8003a9a:	d016      	beq.n	8003aca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab6:	f043 0220 	orr.w	r2, r3, #32
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e007      	b.n	8003ada <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad4:	2b40      	cmp	r3, #64	@ 0x40
 8003ad6:	d1ae      	bne.n	8003a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af8:	d11b      	bne.n	8003b32 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b02:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	f043 0204 	orr.w	r2, r3, #4
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr
	...

08003b40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e272      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 8087 	beq.w	8003c6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b60:	4b92      	ldr	r3, [pc, #584]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d00c      	beq.n	8003b86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b6c:	4b8f      	ldr	r3, [pc, #572]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 030c 	and.w	r3, r3, #12
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d112      	bne.n	8003b9e <HAL_RCC_OscConfig+0x5e>
 8003b78:	4b8c      	ldr	r3, [pc, #560]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b84:	d10b      	bne.n	8003b9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b86:	4b89      	ldr	r3, [pc, #548]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d06c      	beq.n	8003c6c <HAL_RCC_OscConfig+0x12c>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d168      	bne.n	8003c6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e24c      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba6:	d106      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x76>
 8003ba8:	4b80      	ldr	r3, [pc, #512]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a7f      	ldr	r2, [pc, #508]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb2:	6013      	str	r3, [r2, #0]
 8003bb4:	e02e      	b.n	8003c14 <HAL_RCC_OscConfig+0xd4>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x98>
 8003bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a7a      	ldr	r2, [pc, #488]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	4b78      	ldr	r3, [pc, #480]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a77      	ldr	r2, [pc, #476]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	e01d      	b.n	8003c14 <HAL_RCC_OscConfig+0xd4>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCC_OscConfig+0xbc>
 8003be2:	4b72      	ldr	r3, [pc, #456]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a71      	ldr	r2, [pc, #452]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	4b6f      	ldr	r3, [pc, #444]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a6e      	ldr	r2, [pc, #440]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	e00b      	b.n	8003c14 <HAL_RCC_OscConfig+0xd4>
 8003bfc:	4b6b      	ldr	r3, [pc, #428]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a6a      	ldr	r2, [pc, #424]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	4b68      	ldr	r3, [pc, #416]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a67      	ldr	r2, [pc, #412]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d013      	beq.n	8003c44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1c:	f7fe fc94 	bl	8002548 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c24:	f7fe fc90 	bl	8002548 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b64      	cmp	r3, #100	@ 0x64
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e200      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	4b5d      	ldr	r3, [pc, #372]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0xe4>
 8003c42:	e014      	b.n	8003c6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fe fc80 	bl	8002548 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c4c:	f7fe fc7c 	bl	8002548 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b64      	cmp	r3, #100	@ 0x64
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e1ec      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	4b53      	ldr	r3, [pc, #332]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x10c>
 8003c6a:	e000      	b.n	8003c6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d063      	beq.n	8003d42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c7a:	4b4c      	ldr	r3, [pc, #304]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c86:	4b49      	ldr	r3, [pc, #292]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d11c      	bne.n	8003ccc <HAL_RCC_OscConfig+0x18c>
 8003c92:	4b46      	ldr	r3, [pc, #280]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d116      	bne.n	8003ccc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c9e:	4b43      	ldr	r3, [pc, #268]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d005      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x176>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d001      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e1c0      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	4939      	ldr	r1, [pc, #228]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cca:	e03a      	b.n	8003d42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d020      	beq.n	8003d16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cd4:	4b36      	ldr	r3, [pc, #216]	@ (8003db0 <HAL_RCC_OscConfig+0x270>)
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fe fc35 	bl	8002548 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ce2:	f7fe fc31 	bl	8002548 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e1a1      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f0      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d00:	4b2a      	ldr	r3, [pc, #168]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	4927      	ldr	r1, [pc, #156]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	600b      	str	r3, [r1, #0]
 8003d14:	e015      	b.n	8003d42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d16:	4b26      	ldr	r3, [pc, #152]	@ (8003db0 <HAL_RCC_OscConfig+0x270>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1c:	f7fe fc14 	bl	8002548 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d24:	f7fe fc10 	bl	8002548 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e180      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d03a      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d019      	beq.n	8003d8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d56:	4b17      	ldr	r3, [pc, #92]	@ (8003db4 <HAL_RCC_OscConfig+0x274>)
 8003d58:	2201      	movs	r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d5c:	f7fe fbf4 	bl	8002548 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d64:	f7fe fbf0 	bl	8002548 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e160      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	4b0d      	ldr	r3, [pc, #52]	@ (8003dac <HAL_RCC_OscConfig+0x26c>)
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d82:	2001      	movs	r0, #1
 8003d84:	f000 faba 	bl	80042fc <RCC_Delay>
 8003d88:	e01c      	b.n	8003dc4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <HAL_RCC_OscConfig+0x274>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d90:	f7fe fbda 	bl	8002548 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d96:	e00f      	b.n	8003db8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d98:	f7fe fbd6 	bl	8002548 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d908      	bls.n	8003db8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e146      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	42420000 	.word	0x42420000
 8003db4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db8:	4b92      	ldr	r3, [pc, #584]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e9      	bne.n	8003d98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 80a6 	beq.w	8003f1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dd6:	4b8b      	ldr	r3, [pc, #556]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10d      	bne.n	8003dfe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de2:	4b88      	ldr	r3, [pc, #544]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	4a87      	ldr	r2, [pc, #540]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	61d3      	str	r3, [r2, #28]
 8003dee:	4b85      	ldr	r3, [pc, #532]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df6:	60bb      	str	r3, [r7, #8]
 8003df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfe:	4b82      	ldr	r3, [pc, #520]	@ (8004008 <HAL_RCC_OscConfig+0x4c8>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d118      	bne.n	8003e3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e0a:	4b7f      	ldr	r3, [pc, #508]	@ (8004008 <HAL_RCC_OscConfig+0x4c8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a7e      	ldr	r2, [pc, #504]	@ (8004008 <HAL_RCC_OscConfig+0x4c8>)
 8003e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e16:	f7fe fb97 	bl	8002548 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e1e:	f7fe fb93 	bl	8002548 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b64      	cmp	r3, #100	@ 0x64
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e103      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	4b75      	ldr	r3, [pc, #468]	@ (8004008 <HAL_RCC_OscConfig+0x4c8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d106      	bne.n	8003e52 <HAL_RCC_OscConfig+0x312>
 8003e44:	4b6f      	ldr	r3, [pc, #444]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	4a6e      	ldr	r2, [pc, #440]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e4a:	f043 0301 	orr.w	r3, r3, #1
 8003e4e:	6213      	str	r3, [r2, #32]
 8003e50:	e02d      	b.n	8003eae <HAL_RCC_OscConfig+0x36e>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10c      	bne.n	8003e74 <HAL_RCC_OscConfig+0x334>
 8003e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	4a69      	ldr	r2, [pc, #420]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	6213      	str	r3, [r2, #32]
 8003e66:	4b67      	ldr	r3, [pc, #412]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	4a66      	ldr	r2, [pc, #408]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e6c:	f023 0304 	bic.w	r3, r3, #4
 8003e70:	6213      	str	r3, [r2, #32]
 8003e72:	e01c      	b.n	8003eae <HAL_RCC_OscConfig+0x36e>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b05      	cmp	r3, #5
 8003e7a:	d10c      	bne.n	8003e96 <HAL_RCC_OscConfig+0x356>
 8003e7c:	4b61      	ldr	r3, [pc, #388]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	4a60      	ldr	r2, [pc, #384]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e82:	f043 0304 	orr.w	r3, r3, #4
 8003e86:	6213      	str	r3, [r2, #32]
 8003e88:	4b5e      	ldr	r3, [pc, #376]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	4a5d      	ldr	r2, [pc, #372]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	6213      	str	r3, [r2, #32]
 8003e94:	e00b      	b.n	8003eae <HAL_RCC_OscConfig+0x36e>
 8003e96:	4b5b      	ldr	r3, [pc, #364]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	4a5a      	ldr	r2, [pc, #360]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003e9c:	f023 0301 	bic.w	r3, r3, #1
 8003ea0:	6213      	str	r3, [r2, #32]
 8003ea2:	4b58      	ldr	r3, [pc, #352]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	4a57      	ldr	r2, [pc, #348]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	f023 0304 	bic.w	r3, r3, #4
 8003eac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d015      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb6:	f7fe fb47 	bl	8002548 <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ebc:	e00a      	b.n	8003ed4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ebe:	f7fe fb43 	bl	8002548 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d901      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e0b1      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed4:	4b4b      	ldr	r3, [pc, #300]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d0ee      	beq.n	8003ebe <HAL_RCC_OscConfig+0x37e>
 8003ee0:	e014      	b.n	8003f0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee2:	f7fe fb31 	bl	8002548 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee8:	e00a      	b.n	8003f00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eea:	f7fe fb2d 	bl	8002548 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e09b      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f00:	4b40      	ldr	r3, [pc, #256]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1ee      	bne.n	8003eea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f0c:	7dfb      	ldrb	r3, [r7, #23]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d105      	bne.n	8003f1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	4a3b      	ldr	r2, [pc, #236]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 8087 	beq.w	8004036 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f28:	4b36      	ldr	r3, [pc, #216]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f003 030c 	and.w	r3, r3, #12
 8003f30:	2b08      	cmp	r3, #8
 8003f32:	d061      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d146      	bne.n	8003fca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3c:	4b33      	ldr	r3, [pc, #204]	@ (800400c <HAL_RCC_OscConfig+0x4cc>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f42:	f7fe fb01 	bl	8002548 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f4a:	f7fe fafd 	bl	8002548 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e06d      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5c:	4b29      	ldr	r3, [pc, #164]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f70:	d108      	bne.n	8003f84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f72:	4b24      	ldr	r3, [pc, #144]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	4921      	ldr	r1, [pc, #132]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f84:	4b1f      	ldr	r3, [pc, #124]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a19      	ldr	r1, [r3, #32]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f94:	430b      	orrs	r3, r1
 8003f96:	491b      	ldr	r1, [pc, #108]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800400c <HAL_RCC_OscConfig+0x4cc>)
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa2:	f7fe fad1 	bl	8002548 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003faa:	f7fe facd 	bl	8002548 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e03d      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fbc:	4b11      	ldr	r3, [pc, #68]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0f0      	beq.n	8003faa <HAL_RCC_OscConfig+0x46a>
 8003fc8:	e035      	b.n	8004036 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fca:	4b10      	ldr	r3, [pc, #64]	@ (800400c <HAL_RCC_OscConfig+0x4cc>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd0:	f7fe faba 	bl	8002548 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd8:	f7fe fab6 	bl	8002548 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e026      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fea:	4b06      	ldr	r3, [pc, #24]	@ (8004004 <HAL_RCC_OscConfig+0x4c4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1f0      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x498>
 8003ff6:	e01e      	b.n	8004036 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d107      	bne.n	8004010 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e019      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
 8004004:	40021000 	.word	0x40021000
 8004008:	40007000 	.word	0x40007000
 800400c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004010:	4b0b      	ldr	r3, [pc, #44]	@ (8004040 <HAL_RCC_OscConfig+0x500>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	429a      	cmp	r2, r3
 8004022:	d106      	bne.n	8004032 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402e:	429a      	cmp	r2, r3
 8004030:	d001      	beq.n	8004036 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e000      	b.n	8004038 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40021000 	.word	0x40021000

08004044 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d101      	bne.n	8004058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e0d0      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004058:	4b6a      	ldr	r3, [pc, #424]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d910      	bls.n	8004088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004066:	4b67      	ldr	r3, [pc, #412]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f023 0207 	bic.w	r2, r3, #7
 800406e:	4965      	ldr	r1, [pc, #404]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004076:	4b63      	ldr	r3, [pc, #396]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d001      	beq.n	8004088 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e0b8      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d020      	beq.n	80040d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d005      	beq.n	80040ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a0:	4b59      	ldr	r3, [pc, #356]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	4a58      	ldr	r2, [pc, #352]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0308 	and.w	r3, r3, #8
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040b8:	4b53      	ldr	r3, [pc, #332]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	4a52      	ldr	r2, [pc, #328]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040c4:	4b50      	ldr	r3, [pc, #320]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	494d      	ldr	r1, [pc, #308]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d040      	beq.n	8004164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d107      	bne.n	80040fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ea:	4b47      	ldr	r3, [pc, #284]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d115      	bne.n	8004122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e07f      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d107      	bne.n	8004112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004102:	4b41      	ldr	r3, [pc, #260]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d109      	bne.n	8004122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e073      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004112:	4b3d      	ldr	r3, [pc, #244]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e06b      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004122:	4b39      	ldr	r3, [pc, #228]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f023 0203 	bic.w	r2, r3, #3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	4936      	ldr	r1, [pc, #216]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 8004130:	4313      	orrs	r3, r2
 8004132:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004134:	f7fe fa08 	bl	8002548 <HAL_GetTick>
 8004138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800413a:	e00a      	b.n	8004152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800413c:	f7fe fa04 	bl	8002548 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800414a:	4293      	cmp	r3, r2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e053      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004152:	4b2d      	ldr	r3, [pc, #180]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 020c 	and.w	r2, r3, #12
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	429a      	cmp	r2, r3
 8004162:	d1eb      	bne.n	800413c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004164:	4b27      	ldr	r3, [pc, #156]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	429a      	cmp	r2, r3
 8004170:	d210      	bcs.n	8004194 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004172:	4b24      	ldr	r3, [pc, #144]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f023 0207 	bic.w	r2, r3, #7
 800417a:	4922      	ldr	r1, [pc, #136]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	4313      	orrs	r3, r2
 8004180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004182:	4b20      	ldr	r3, [pc, #128]	@ (8004204 <HAL_RCC_ClockConfig+0x1c0>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	429a      	cmp	r2, r3
 800418e:	d001      	beq.n	8004194 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e032      	b.n	80041fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a0:	4b19      	ldr	r3, [pc, #100]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	4916      	ldr	r1, [pc, #88]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041be:	4b12      	ldr	r3, [pc, #72]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	490e      	ldr	r1, [pc, #56]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041d2:	f000 f821 	bl	8004218 <HAL_RCC_GetSysClockFreq>
 80041d6:	4602      	mov	r2, r0
 80041d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004208 <HAL_RCC_ClockConfig+0x1c4>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	091b      	lsrs	r3, r3, #4
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	490a      	ldr	r1, [pc, #40]	@ (800420c <HAL_RCC_ClockConfig+0x1c8>)
 80041e4:	5ccb      	ldrb	r3, [r1, r3]
 80041e6:	fa22 f303 	lsr.w	r3, r2, r3
 80041ea:	4a09      	ldr	r2, [pc, #36]	@ (8004210 <HAL_RCC_ClockConfig+0x1cc>)
 80041ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041ee:	4b09      	ldr	r3, [pc, #36]	@ (8004214 <HAL_RCC_ClockConfig+0x1d0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fe f966 	bl	80024c4 <HAL_InitTick>

  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	40022000 	.word	0x40022000
 8004208:	40021000 	.word	0x40021000
 800420c:	080097b0 	.word	0x080097b0
 8004210:	20000090 	.word	0x20000090
 8004214:	20000094 	.word	0x20000094

08004218 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800421e:	2300      	movs	r3, #0
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	2300      	movs	r3, #0
 8004224:	60bb      	str	r3, [r7, #8]
 8004226:	2300      	movs	r3, #0
 8004228:	617b      	str	r3, [r7, #20]
 800422a:	2300      	movs	r3, #0
 800422c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004232:	4b1e      	ldr	r3, [pc, #120]	@ (80042ac <HAL_RCC_GetSysClockFreq+0x94>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f003 030c 	and.w	r3, r3, #12
 800423e:	2b04      	cmp	r3, #4
 8004240:	d002      	beq.n	8004248 <HAL_RCC_GetSysClockFreq+0x30>
 8004242:	2b08      	cmp	r3, #8
 8004244:	d003      	beq.n	800424e <HAL_RCC_GetSysClockFreq+0x36>
 8004246:	e027      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004248:	4b19      	ldr	r3, [pc, #100]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800424a:	613b      	str	r3, [r7, #16]
      break;
 800424c:	e027      	b.n	800429e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	0c9b      	lsrs	r3, r3, #18
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	4a17      	ldr	r2, [pc, #92]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004258:	5cd3      	ldrb	r3, [r2, r3]
 800425a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d010      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004266:	4b11      	ldr	r3, [pc, #68]	@ (80042ac <HAL_RCC_GetSysClockFreq+0x94>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	0c5b      	lsrs	r3, r3, #17
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004272:	5cd3      	ldrb	r3, [r2, r3]
 8004274:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a0d      	ldr	r2, [pc, #52]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800427a:	fb03 f202 	mul.w	r2, r3, r2
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	fbb2 f3f3 	udiv	r3, r2, r3
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e004      	b.n	8004292 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a0c      	ldr	r2, [pc, #48]	@ (80042bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800428c:	fb02 f303 	mul.w	r3, r2, r3
 8004290:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	613b      	str	r3, [r7, #16]
      break;
 8004296:	e002      	b.n	800429e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004298:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800429a:	613b      	str	r3, [r7, #16]
      break;
 800429c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800429e:	693b      	ldr	r3, [r7, #16]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	371c      	adds	r7, #28
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40021000 	.word	0x40021000
 80042b0:	007a1200 	.word	0x007a1200
 80042b4:	080097d0 	.word	0x080097d0
 80042b8:	080097e0 	.word	0x080097e0
 80042bc:	003d0900 	.word	0x003d0900

080042c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c4:	4b02      	ldr	r3, [pc, #8]	@ (80042d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042c6:	681b      	ldr	r3, [r3, #0]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr
 80042d0:	20000090 	.word	0x20000090

080042d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042d8:	f7ff fff2 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 80042dc:	4602      	mov	r2, r0
 80042de:	4b05      	ldr	r3, [pc, #20]	@ (80042f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	4903      	ldr	r1, [pc, #12]	@ (80042f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ea:	5ccb      	ldrb	r3, [r1, r3]
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000
 80042f8:	080097c0 	.word	0x080097c0

080042fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004304:	4b0a      	ldr	r3, [pc, #40]	@ (8004330 <RCC_Delay+0x34>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a0a      	ldr	r2, [pc, #40]	@ (8004334 <RCC_Delay+0x38>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	0a5b      	lsrs	r3, r3, #9
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	fb02 f303 	mul.w	r3, r2, r3
 8004316:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004318:	bf00      	nop
  }
  while (Delay --);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	1e5a      	subs	r2, r3, #1
 800431e:	60fa      	str	r2, [r7, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1f9      	bne.n	8004318 <RCC_Delay+0x1c>
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr
 8004330:	20000090 	.word	0x20000090
 8004334:	10624dd3 	.word	0x10624dd3

08004338 <__cvt>:
 8004338:	2b00      	cmp	r3, #0
 800433a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800433e:	461d      	mov	r5, r3
 8004340:	bfbb      	ittet	lt
 8004342:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004346:	461d      	movlt	r5, r3
 8004348:	2300      	movge	r3, #0
 800434a:	232d      	movlt	r3, #45	@ 0x2d
 800434c:	b088      	sub	sp, #32
 800434e:	4614      	mov	r4, r2
 8004350:	bfb8      	it	lt
 8004352:	4614      	movlt	r4, r2
 8004354:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004356:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004358:	7013      	strb	r3, [r2, #0]
 800435a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800435c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004360:	f023 0820 	bic.w	r8, r3, #32
 8004364:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004368:	d005      	beq.n	8004376 <__cvt+0x3e>
 800436a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800436e:	d100      	bne.n	8004372 <__cvt+0x3a>
 8004370:	3601      	adds	r6, #1
 8004372:	2302      	movs	r3, #2
 8004374:	e000      	b.n	8004378 <__cvt+0x40>
 8004376:	2303      	movs	r3, #3
 8004378:	aa07      	add	r2, sp, #28
 800437a:	9204      	str	r2, [sp, #16]
 800437c:	aa06      	add	r2, sp, #24
 800437e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004382:	e9cd 3600 	strd	r3, r6, [sp]
 8004386:	4622      	mov	r2, r4
 8004388:	462b      	mov	r3, r5
 800438a:	f001 f8a9 	bl	80054e0 <_dtoa_r>
 800438e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004392:	4607      	mov	r7, r0
 8004394:	d119      	bne.n	80043ca <__cvt+0x92>
 8004396:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004398:	07db      	lsls	r3, r3, #31
 800439a:	d50e      	bpl.n	80043ba <__cvt+0x82>
 800439c:	eb00 0906 	add.w	r9, r0, r6
 80043a0:	2200      	movs	r2, #0
 80043a2:	2300      	movs	r3, #0
 80043a4:	4620      	mov	r0, r4
 80043a6:	4629      	mov	r1, r5
 80043a8:	f7fc fafe 	bl	80009a8 <__aeabi_dcmpeq>
 80043ac:	b108      	cbz	r0, 80043b2 <__cvt+0x7a>
 80043ae:	f8cd 901c 	str.w	r9, [sp, #28]
 80043b2:	2230      	movs	r2, #48	@ 0x30
 80043b4:	9b07      	ldr	r3, [sp, #28]
 80043b6:	454b      	cmp	r3, r9
 80043b8:	d31e      	bcc.n	80043f8 <__cvt+0xc0>
 80043ba:	4638      	mov	r0, r7
 80043bc:	9b07      	ldr	r3, [sp, #28]
 80043be:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80043c0:	1bdb      	subs	r3, r3, r7
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	b008      	add	sp, #32
 80043c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043ce:	eb00 0906 	add.w	r9, r0, r6
 80043d2:	d1e5      	bne.n	80043a0 <__cvt+0x68>
 80043d4:	7803      	ldrb	r3, [r0, #0]
 80043d6:	2b30      	cmp	r3, #48	@ 0x30
 80043d8:	d10a      	bne.n	80043f0 <__cvt+0xb8>
 80043da:	2200      	movs	r2, #0
 80043dc:	2300      	movs	r3, #0
 80043de:	4620      	mov	r0, r4
 80043e0:	4629      	mov	r1, r5
 80043e2:	f7fc fae1 	bl	80009a8 <__aeabi_dcmpeq>
 80043e6:	b918      	cbnz	r0, 80043f0 <__cvt+0xb8>
 80043e8:	f1c6 0601 	rsb	r6, r6, #1
 80043ec:	f8ca 6000 	str.w	r6, [sl]
 80043f0:	f8da 3000 	ldr.w	r3, [sl]
 80043f4:	4499      	add	r9, r3
 80043f6:	e7d3      	b.n	80043a0 <__cvt+0x68>
 80043f8:	1c59      	adds	r1, r3, #1
 80043fa:	9107      	str	r1, [sp, #28]
 80043fc:	701a      	strb	r2, [r3, #0]
 80043fe:	e7d9      	b.n	80043b4 <__cvt+0x7c>

08004400 <__exponent>:
 8004400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004402:	2900      	cmp	r1, #0
 8004404:	bfb6      	itet	lt
 8004406:	232d      	movlt	r3, #45	@ 0x2d
 8004408:	232b      	movge	r3, #43	@ 0x2b
 800440a:	4249      	neglt	r1, r1
 800440c:	2909      	cmp	r1, #9
 800440e:	7002      	strb	r2, [r0, #0]
 8004410:	7043      	strb	r3, [r0, #1]
 8004412:	dd29      	ble.n	8004468 <__exponent+0x68>
 8004414:	f10d 0307 	add.w	r3, sp, #7
 8004418:	461d      	mov	r5, r3
 800441a:	270a      	movs	r7, #10
 800441c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004420:	461a      	mov	r2, r3
 8004422:	fb07 1416 	mls	r4, r7, r6, r1
 8004426:	3430      	adds	r4, #48	@ 0x30
 8004428:	f802 4c01 	strb.w	r4, [r2, #-1]
 800442c:	460c      	mov	r4, r1
 800442e:	2c63      	cmp	r4, #99	@ 0x63
 8004430:	4631      	mov	r1, r6
 8004432:	f103 33ff 	add.w	r3, r3, #4294967295
 8004436:	dcf1      	bgt.n	800441c <__exponent+0x1c>
 8004438:	3130      	adds	r1, #48	@ 0x30
 800443a:	1e94      	subs	r4, r2, #2
 800443c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004440:	4623      	mov	r3, r4
 8004442:	1c41      	adds	r1, r0, #1
 8004444:	42ab      	cmp	r3, r5
 8004446:	d30a      	bcc.n	800445e <__exponent+0x5e>
 8004448:	f10d 0309 	add.w	r3, sp, #9
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	42ac      	cmp	r4, r5
 8004450:	bf88      	it	hi
 8004452:	2300      	movhi	r3, #0
 8004454:	3302      	adds	r3, #2
 8004456:	4403      	add	r3, r0
 8004458:	1a18      	subs	r0, r3, r0
 800445a:	b003      	add	sp, #12
 800445c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800445e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004462:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004466:	e7ed      	b.n	8004444 <__exponent+0x44>
 8004468:	2330      	movs	r3, #48	@ 0x30
 800446a:	3130      	adds	r1, #48	@ 0x30
 800446c:	7083      	strb	r3, [r0, #2]
 800446e:	70c1      	strb	r1, [r0, #3]
 8004470:	1d03      	adds	r3, r0, #4
 8004472:	e7f1      	b.n	8004458 <__exponent+0x58>

08004474 <_printf_float>:
 8004474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004478:	b091      	sub	sp, #68	@ 0x44
 800447a:	460c      	mov	r4, r1
 800447c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004480:	4616      	mov	r6, r2
 8004482:	461f      	mov	r7, r3
 8004484:	4605      	mov	r5, r0
 8004486:	f000 ff0b 	bl	80052a0 <_localeconv_r>
 800448a:	6803      	ldr	r3, [r0, #0]
 800448c:	4618      	mov	r0, r3
 800448e:	9308      	str	r3, [sp, #32]
 8004490:	f7fb fe5e 	bl	8000150 <strlen>
 8004494:	2300      	movs	r3, #0
 8004496:	930e      	str	r3, [sp, #56]	@ 0x38
 8004498:	f8d8 3000 	ldr.w	r3, [r8]
 800449c:	9009      	str	r0, [sp, #36]	@ 0x24
 800449e:	3307      	adds	r3, #7
 80044a0:	f023 0307 	bic.w	r3, r3, #7
 80044a4:	f103 0208 	add.w	r2, r3, #8
 80044a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80044ac:	f8d4 b000 	ldr.w	fp, [r4]
 80044b0:	f8c8 2000 	str.w	r2, [r8]
 80044b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80044bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044be:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80044c2:	f04f 32ff 	mov.w	r2, #4294967295
 80044c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80044ce:	4b9c      	ldr	r3, [pc, #624]	@ (8004740 <_printf_float+0x2cc>)
 80044d0:	f7fc fa9c 	bl	8000a0c <__aeabi_dcmpun>
 80044d4:	bb70      	cbnz	r0, 8004534 <_printf_float+0xc0>
 80044d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044da:	f04f 32ff 	mov.w	r2, #4294967295
 80044de:	4b98      	ldr	r3, [pc, #608]	@ (8004740 <_printf_float+0x2cc>)
 80044e0:	f7fc fa76 	bl	80009d0 <__aeabi_dcmple>
 80044e4:	bb30      	cbnz	r0, 8004534 <_printf_float+0xc0>
 80044e6:	2200      	movs	r2, #0
 80044e8:	2300      	movs	r3, #0
 80044ea:	4640      	mov	r0, r8
 80044ec:	4649      	mov	r1, r9
 80044ee:	f7fc fa65 	bl	80009bc <__aeabi_dcmplt>
 80044f2:	b110      	cbz	r0, 80044fa <_printf_float+0x86>
 80044f4:	232d      	movs	r3, #45	@ 0x2d
 80044f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044fa:	4a92      	ldr	r2, [pc, #584]	@ (8004744 <_printf_float+0x2d0>)
 80044fc:	4b92      	ldr	r3, [pc, #584]	@ (8004748 <_printf_float+0x2d4>)
 80044fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004502:	bf94      	ite	ls
 8004504:	4690      	movls	r8, r2
 8004506:	4698      	movhi	r8, r3
 8004508:	2303      	movs	r3, #3
 800450a:	f04f 0900 	mov.w	r9, #0
 800450e:	6123      	str	r3, [r4, #16]
 8004510:	f02b 0304 	bic.w	r3, fp, #4
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	4633      	mov	r3, r6
 8004518:	4621      	mov	r1, r4
 800451a:	4628      	mov	r0, r5
 800451c:	9700      	str	r7, [sp, #0]
 800451e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004520:	f000 f9d4 	bl	80048cc <_printf_common>
 8004524:	3001      	adds	r0, #1
 8004526:	f040 8090 	bne.w	800464a <_printf_float+0x1d6>
 800452a:	f04f 30ff 	mov.w	r0, #4294967295
 800452e:	b011      	add	sp, #68	@ 0x44
 8004530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004534:	4642      	mov	r2, r8
 8004536:	464b      	mov	r3, r9
 8004538:	4640      	mov	r0, r8
 800453a:	4649      	mov	r1, r9
 800453c:	f7fc fa66 	bl	8000a0c <__aeabi_dcmpun>
 8004540:	b148      	cbz	r0, 8004556 <_printf_float+0xe2>
 8004542:	464b      	mov	r3, r9
 8004544:	2b00      	cmp	r3, #0
 8004546:	bfb8      	it	lt
 8004548:	232d      	movlt	r3, #45	@ 0x2d
 800454a:	4a80      	ldr	r2, [pc, #512]	@ (800474c <_printf_float+0x2d8>)
 800454c:	bfb8      	it	lt
 800454e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004552:	4b7f      	ldr	r3, [pc, #508]	@ (8004750 <_printf_float+0x2dc>)
 8004554:	e7d3      	b.n	80044fe <_printf_float+0x8a>
 8004556:	6863      	ldr	r3, [r4, #4]
 8004558:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	d13f      	bne.n	80045e0 <_printf_float+0x16c>
 8004560:	2306      	movs	r3, #6
 8004562:	6063      	str	r3, [r4, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800456a:	6023      	str	r3, [r4, #0]
 800456c:	9206      	str	r2, [sp, #24]
 800456e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004570:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004574:	aa0d      	add	r2, sp, #52	@ 0x34
 8004576:	9203      	str	r2, [sp, #12]
 8004578:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800457c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004580:	6863      	ldr	r3, [r4, #4]
 8004582:	4642      	mov	r2, r8
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	4628      	mov	r0, r5
 8004588:	464b      	mov	r3, r9
 800458a:	910a      	str	r1, [sp, #40]	@ 0x28
 800458c:	f7ff fed4 	bl	8004338 <__cvt>
 8004590:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004592:	4680      	mov	r8, r0
 8004594:	2947      	cmp	r1, #71	@ 0x47
 8004596:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004598:	d128      	bne.n	80045ec <_printf_float+0x178>
 800459a:	1cc8      	adds	r0, r1, #3
 800459c:	db02      	blt.n	80045a4 <_printf_float+0x130>
 800459e:	6863      	ldr	r3, [r4, #4]
 80045a0:	4299      	cmp	r1, r3
 80045a2:	dd40      	ble.n	8004626 <_printf_float+0x1b2>
 80045a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80045a8:	fa5f fa8a 	uxtb.w	sl, sl
 80045ac:	4652      	mov	r2, sl
 80045ae:	3901      	subs	r1, #1
 80045b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80045b4:	910d      	str	r1, [sp, #52]	@ 0x34
 80045b6:	f7ff ff23 	bl	8004400 <__exponent>
 80045ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80045bc:	4681      	mov	r9, r0
 80045be:	1813      	adds	r3, r2, r0
 80045c0:	2a01      	cmp	r2, #1
 80045c2:	6123      	str	r3, [r4, #16]
 80045c4:	dc02      	bgt.n	80045cc <_printf_float+0x158>
 80045c6:	6822      	ldr	r2, [r4, #0]
 80045c8:	07d2      	lsls	r2, r2, #31
 80045ca:	d501      	bpl.n	80045d0 <_printf_float+0x15c>
 80045cc:	3301      	adds	r3, #1
 80045ce:	6123      	str	r3, [r4, #16]
 80045d0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d09e      	beq.n	8004516 <_printf_float+0xa2>
 80045d8:	232d      	movs	r3, #45	@ 0x2d
 80045da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045de:	e79a      	b.n	8004516 <_printf_float+0xa2>
 80045e0:	2947      	cmp	r1, #71	@ 0x47
 80045e2:	d1bf      	bne.n	8004564 <_printf_float+0xf0>
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1bd      	bne.n	8004564 <_printf_float+0xf0>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e7ba      	b.n	8004562 <_printf_float+0xee>
 80045ec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045f0:	d9dc      	bls.n	80045ac <_printf_float+0x138>
 80045f2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80045f6:	d118      	bne.n	800462a <_printf_float+0x1b6>
 80045f8:	2900      	cmp	r1, #0
 80045fa:	6863      	ldr	r3, [r4, #4]
 80045fc:	dd0b      	ble.n	8004616 <_printf_float+0x1a2>
 80045fe:	6121      	str	r1, [r4, #16]
 8004600:	b913      	cbnz	r3, 8004608 <_printf_float+0x194>
 8004602:	6822      	ldr	r2, [r4, #0]
 8004604:	07d0      	lsls	r0, r2, #31
 8004606:	d502      	bpl.n	800460e <_printf_float+0x19a>
 8004608:	3301      	adds	r3, #1
 800460a:	440b      	add	r3, r1
 800460c:	6123      	str	r3, [r4, #16]
 800460e:	f04f 0900 	mov.w	r9, #0
 8004612:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004614:	e7dc      	b.n	80045d0 <_printf_float+0x15c>
 8004616:	b913      	cbnz	r3, 800461e <_printf_float+0x1aa>
 8004618:	6822      	ldr	r2, [r4, #0]
 800461a:	07d2      	lsls	r2, r2, #31
 800461c:	d501      	bpl.n	8004622 <_printf_float+0x1ae>
 800461e:	3302      	adds	r3, #2
 8004620:	e7f4      	b.n	800460c <_printf_float+0x198>
 8004622:	2301      	movs	r3, #1
 8004624:	e7f2      	b.n	800460c <_printf_float+0x198>
 8004626:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800462a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800462c:	4299      	cmp	r1, r3
 800462e:	db05      	blt.n	800463c <_printf_float+0x1c8>
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	6121      	str	r1, [r4, #16]
 8004634:	07d8      	lsls	r0, r3, #31
 8004636:	d5ea      	bpl.n	800460e <_printf_float+0x19a>
 8004638:	1c4b      	adds	r3, r1, #1
 800463a:	e7e7      	b.n	800460c <_printf_float+0x198>
 800463c:	2900      	cmp	r1, #0
 800463e:	bfcc      	ite	gt
 8004640:	2201      	movgt	r2, #1
 8004642:	f1c1 0202 	rsble	r2, r1, #2
 8004646:	4413      	add	r3, r2
 8004648:	e7e0      	b.n	800460c <_printf_float+0x198>
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	055a      	lsls	r2, r3, #21
 800464e:	d407      	bmi.n	8004660 <_printf_float+0x1ec>
 8004650:	6923      	ldr	r3, [r4, #16]
 8004652:	4642      	mov	r2, r8
 8004654:	4631      	mov	r1, r6
 8004656:	4628      	mov	r0, r5
 8004658:	47b8      	blx	r7
 800465a:	3001      	adds	r0, #1
 800465c:	d12b      	bne.n	80046b6 <_printf_float+0x242>
 800465e:	e764      	b.n	800452a <_printf_float+0xb6>
 8004660:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004664:	f240 80dc 	bls.w	8004820 <_printf_float+0x3ac>
 8004668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800466c:	2200      	movs	r2, #0
 800466e:	2300      	movs	r3, #0
 8004670:	f7fc f99a 	bl	80009a8 <__aeabi_dcmpeq>
 8004674:	2800      	cmp	r0, #0
 8004676:	d033      	beq.n	80046e0 <_printf_float+0x26c>
 8004678:	2301      	movs	r3, #1
 800467a:	4631      	mov	r1, r6
 800467c:	4628      	mov	r0, r5
 800467e:	4a35      	ldr	r2, [pc, #212]	@ (8004754 <_printf_float+0x2e0>)
 8004680:	47b8      	blx	r7
 8004682:	3001      	adds	r0, #1
 8004684:	f43f af51 	beq.w	800452a <_printf_float+0xb6>
 8004688:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800468c:	4543      	cmp	r3, r8
 800468e:	db02      	blt.n	8004696 <_printf_float+0x222>
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	07d8      	lsls	r0, r3, #31
 8004694:	d50f      	bpl.n	80046b6 <_printf_float+0x242>
 8004696:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800469a:	4631      	mov	r1, r6
 800469c:	4628      	mov	r0, r5
 800469e:	47b8      	blx	r7
 80046a0:	3001      	adds	r0, #1
 80046a2:	f43f af42 	beq.w	800452a <_printf_float+0xb6>
 80046a6:	f04f 0900 	mov.w	r9, #0
 80046aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80046ae:	f104 0a1a 	add.w	sl, r4, #26
 80046b2:	45c8      	cmp	r8, r9
 80046b4:	dc09      	bgt.n	80046ca <_printf_float+0x256>
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	079b      	lsls	r3, r3, #30
 80046ba:	f100 8102 	bmi.w	80048c2 <_printf_float+0x44e>
 80046be:	68e0      	ldr	r0, [r4, #12]
 80046c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046c2:	4298      	cmp	r0, r3
 80046c4:	bfb8      	it	lt
 80046c6:	4618      	movlt	r0, r3
 80046c8:	e731      	b.n	800452e <_printf_float+0xba>
 80046ca:	2301      	movs	r3, #1
 80046cc:	4652      	mov	r2, sl
 80046ce:	4631      	mov	r1, r6
 80046d0:	4628      	mov	r0, r5
 80046d2:	47b8      	blx	r7
 80046d4:	3001      	adds	r0, #1
 80046d6:	f43f af28 	beq.w	800452a <_printf_float+0xb6>
 80046da:	f109 0901 	add.w	r9, r9, #1
 80046de:	e7e8      	b.n	80046b2 <_printf_float+0x23e>
 80046e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	dc38      	bgt.n	8004758 <_printf_float+0x2e4>
 80046e6:	2301      	movs	r3, #1
 80046e8:	4631      	mov	r1, r6
 80046ea:	4628      	mov	r0, r5
 80046ec:	4a19      	ldr	r2, [pc, #100]	@ (8004754 <_printf_float+0x2e0>)
 80046ee:	47b8      	blx	r7
 80046f0:	3001      	adds	r0, #1
 80046f2:	f43f af1a 	beq.w	800452a <_printf_float+0xb6>
 80046f6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80046fa:	ea59 0303 	orrs.w	r3, r9, r3
 80046fe:	d102      	bne.n	8004706 <_printf_float+0x292>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	07d9      	lsls	r1, r3, #31
 8004704:	d5d7      	bpl.n	80046b6 <_printf_float+0x242>
 8004706:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800470a:	4631      	mov	r1, r6
 800470c:	4628      	mov	r0, r5
 800470e:	47b8      	blx	r7
 8004710:	3001      	adds	r0, #1
 8004712:	f43f af0a 	beq.w	800452a <_printf_float+0xb6>
 8004716:	f04f 0a00 	mov.w	sl, #0
 800471a:	f104 0b1a 	add.w	fp, r4, #26
 800471e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004720:	425b      	negs	r3, r3
 8004722:	4553      	cmp	r3, sl
 8004724:	dc01      	bgt.n	800472a <_printf_float+0x2b6>
 8004726:	464b      	mov	r3, r9
 8004728:	e793      	b.n	8004652 <_printf_float+0x1de>
 800472a:	2301      	movs	r3, #1
 800472c:	465a      	mov	r2, fp
 800472e:	4631      	mov	r1, r6
 8004730:	4628      	mov	r0, r5
 8004732:	47b8      	blx	r7
 8004734:	3001      	adds	r0, #1
 8004736:	f43f aef8 	beq.w	800452a <_printf_float+0xb6>
 800473a:	f10a 0a01 	add.w	sl, sl, #1
 800473e:	e7ee      	b.n	800471e <_printf_float+0x2aa>
 8004740:	7fefffff 	.word	0x7fefffff
 8004744:	080097e2 	.word	0x080097e2
 8004748:	080097e6 	.word	0x080097e6
 800474c:	080097ea 	.word	0x080097ea
 8004750:	080097ee 	.word	0x080097ee
 8004754:	080097f2 	.word	0x080097f2
 8004758:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800475a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800475e:	4553      	cmp	r3, sl
 8004760:	bfa8      	it	ge
 8004762:	4653      	movge	r3, sl
 8004764:	2b00      	cmp	r3, #0
 8004766:	4699      	mov	r9, r3
 8004768:	dc36      	bgt.n	80047d8 <_printf_float+0x364>
 800476a:	f04f 0b00 	mov.w	fp, #0
 800476e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004772:	f104 021a 	add.w	r2, r4, #26
 8004776:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004778:	930a      	str	r3, [sp, #40]	@ 0x28
 800477a:	eba3 0309 	sub.w	r3, r3, r9
 800477e:	455b      	cmp	r3, fp
 8004780:	dc31      	bgt.n	80047e6 <_printf_float+0x372>
 8004782:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004784:	459a      	cmp	sl, r3
 8004786:	dc3a      	bgt.n	80047fe <_printf_float+0x38a>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	07da      	lsls	r2, r3, #31
 800478c:	d437      	bmi.n	80047fe <_printf_float+0x38a>
 800478e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004790:	ebaa 0903 	sub.w	r9, sl, r3
 8004794:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004796:	ebaa 0303 	sub.w	r3, sl, r3
 800479a:	4599      	cmp	r9, r3
 800479c:	bfa8      	it	ge
 800479e:	4699      	movge	r9, r3
 80047a0:	f1b9 0f00 	cmp.w	r9, #0
 80047a4:	dc33      	bgt.n	800480e <_printf_float+0x39a>
 80047a6:	f04f 0800 	mov.w	r8, #0
 80047aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047ae:	f104 0b1a 	add.w	fp, r4, #26
 80047b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047b4:	ebaa 0303 	sub.w	r3, sl, r3
 80047b8:	eba3 0309 	sub.w	r3, r3, r9
 80047bc:	4543      	cmp	r3, r8
 80047be:	f77f af7a 	ble.w	80046b6 <_printf_float+0x242>
 80047c2:	2301      	movs	r3, #1
 80047c4:	465a      	mov	r2, fp
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f aeac 	beq.w	800452a <_printf_float+0xb6>
 80047d2:	f108 0801 	add.w	r8, r8, #1
 80047d6:	e7ec      	b.n	80047b2 <_printf_float+0x33e>
 80047d8:	4642      	mov	r2, r8
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	47b8      	blx	r7
 80047e0:	3001      	adds	r0, #1
 80047e2:	d1c2      	bne.n	800476a <_printf_float+0x2f6>
 80047e4:	e6a1      	b.n	800452a <_printf_float+0xb6>
 80047e6:	2301      	movs	r3, #1
 80047e8:	4631      	mov	r1, r6
 80047ea:	4628      	mov	r0, r5
 80047ec:	920a      	str	r2, [sp, #40]	@ 0x28
 80047ee:	47b8      	blx	r7
 80047f0:	3001      	adds	r0, #1
 80047f2:	f43f ae9a 	beq.w	800452a <_printf_float+0xb6>
 80047f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80047f8:	f10b 0b01 	add.w	fp, fp, #1
 80047fc:	e7bb      	b.n	8004776 <_printf_float+0x302>
 80047fe:	4631      	mov	r1, r6
 8004800:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004804:	4628      	mov	r0, r5
 8004806:	47b8      	blx	r7
 8004808:	3001      	adds	r0, #1
 800480a:	d1c0      	bne.n	800478e <_printf_float+0x31a>
 800480c:	e68d      	b.n	800452a <_printf_float+0xb6>
 800480e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004810:	464b      	mov	r3, r9
 8004812:	4631      	mov	r1, r6
 8004814:	4628      	mov	r0, r5
 8004816:	4442      	add	r2, r8
 8004818:	47b8      	blx	r7
 800481a:	3001      	adds	r0, #1
 800481c:	d1c3      	bne.n	80047a6 <_printf_float+0x332>
 800481e:	e684      	b.n	800452a <_printf_float+0xb6>
 8004820:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004824:	f1ba 0f01 	cmp.w	sl, #1
 8004828:	dc01      	bgt.n	800482e <_printf_float+0x3ba>
 800482a:	07db      	lsls	r3, r3, #31
 800482c:	d536      	bpl.n	800489c <_printf_float+0x428>
 800482e:	2301      	movs	r3, #1
 8004830:	4642      	mov	r2, r8
 8004832:	4631      	mov	r1, r6
 8004834:	4628      	mov	r0, r5
 8004836:	47b8      	blx	r7
 8004838:	3001      	adds	r0, #1
 800483a:	f43f ae76 	beq.w	800452a <_printf_float+0xb6>
 800483e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004842:	4631      	mov	r1, r6
 8004844:	4628      	mov	r0, r5
 8004846:	47b8      	blx	r7
 8004848:	3001      	adds	r0, #1
 800484a:	f43f ae6e 	beq.w	800452a <_printf_float+0xb6>
 800484e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004852:	2200      	movs	r2, #0
 8004854:	2300      	movs	r3, #0
 8004856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800485a:	f7fc f8a5 	bl	80009a8 <__aeabi_dcmpeq>
 800485e:	b9c0      	cbnz	r0, 8004892 <_printf_float+0x41e>
 8004860:	4653      	mov	r3, sl
 8004862:	f108 0201 	add.w	r2, r8, #1
 8004866:	4631      	mov	r1, r6
 8004868:	4628      	mov	r0, r5
 800486a:	47b8      	blx	r7
 800486c:	3001      	adds	r0, #1
 800486e:	d10c      	bne.n	800488a <_printf_float+0x416>
 8004870:	e65b      	b.n	800452a <_printf_float+0xb6>
 8004872:	2301      	movs	r3, #1
 8004874:	465a      	mov	r2, fp
 8004876:	4631      	mov	r1, r6
 8004878:	4628      	mov	r0, r5
 800487a:	47b8      	blx	r7
 800487c:	3001      	adds	r0, #1
 800487e:	f43f ae54 	beq.w	800452a <_printf_float+0xb6>
 8004882:	f108 0801 	add.w	r8, r8, #1
 8004886:	45d0      	cmp	r8, sl
 8004888:	dbf3      	blt.n	8004872 <_printf_float+0x3fe>
 800488a:	464b      	mov	r3, r9
 800488c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004890:	e6e0      	b.n	8004654 <_printf_float+0x1e0>
 8004892:	f04f 0800 	mov.w	r8, #0
 8004896:	f104 0b1a 	add.w	fp, r4, #26
 800489a:	e7f4      	b.n	8004886 <_printf_float+0x412>
 800489c:	2301      	movs	r3, #1
 800489e:	4642      	mov	r2, r8
 80048a0:	e7e1      	b.n	8004866 <_printf_float+0x3f2>
 80048a2:	2301      	movs	r3, #1
 80048a4:	464a      	mov	r2, r9
 80048a6:	4631      	mov	r1, r6
 80048a8:	4628      	mov	r0, r5
 80048aa:	47b8      	blx	r7
 80048ac:	3001      	adds	r0, #1
 80048ae:	f43f ae3c 	beq.w	800452a <_printf_float+0xb6>
 80048b2:	f108 0801 	add.w	r8, r8, #1
 80048b6:	68e3      	ldr	r3, [r4, #12]
 80048b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80048ba:	1a5b      	subs	r3, r3, r1
 80048bc:	4543      	cmp	r3, r8
 80048be:	dcf0      	bgt.n	80048a2 <_printf_float+0x42e>
 80048c0:	e6fd      	b.n	80046be <_printf_float+0x24a>
 80048c2:	f04f 0800 	mov.w	r8, #0
 80048c6:	f104 0919 	add.w	r9, r4, #25
 80048ca:	e7f4      	b.n	80048b6 <_printf_float+0x442>

080048cc <_printf_common>:
 80048cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d0:	4616      	mov	r6, r2
 80048d2:	4698      	mov	r8, r3
 80048d4:	688a      	ldr	r2, [r1, #8]
 80048d6:	690b      	ldr	r3, [r1, #16]
 80048d8:	4607      	mov	r7, r0
 80048da:	4293      	cmp	r3, r2
 80048dc:	bfb8      	it	lt
 80048de:	4613      	movlt	r3, r2
 80048e0:	6033      	str	r3, [r6, #0]
 80048e2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80048e6:	460c      	mov	r4, r1
 80048e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048ec:	b10a      	cbz	r2, 80048f2 <_printf_common+0x26>
 80048ee:	3301      	adds	r3, #1
 80048f0:	6033      	str	r3, [r6, #0]
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	0699      	lsls	r1, r3, #26
 80048f6:	bf42      	ittt	mi
 80048f8:	6833      	ldrmi	r3, [r6, #0]
 80048fa:	3302      	addmi	r3, #2
 80048fc:	6033      	strmi	r3, [r6, #0]
 80048fe:	6825      	ldr	r5, [r4, #0]
 8004900:	f015 0506 	ands.w	r5, r5, #6
 8004904:	d106      	bne.n	8004914 <_printf_common+0x48>
 8004906:	f104 0a19 	add.w	sl, r4, #25
 800490a:	68e3      	ldr	r3, [r4, #12]
 800490c:	6832      	ldr	r2, [r6, #0]
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	42ab      	cmp	r3, r5
 8004912:	dc2b      	bgt.n	800496c <_printf_common+0xa0>
 8004914:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004918:	6822      	ldr	r2, [r4, #0]
 800491a:	3b00      	subs	r3, #0
 800491c:	bf18      	it	ne
 800491e:	2301      	movne	r3, #1
 8004920:	0692      	lsls	r2, r2, #26
 8004922:	d430      	bmi.n	8004986 <_printf_common+0xba>
 8004924:	4641      	mov	r1, r8
 8004926:	4638      	mov	r0, r7
 8004928:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800492c:	47c8      	blx	r9
 800492e:	3001      	adds	r0, #1
 8004930:	d023      	beq.n	800497a <_printf_common+0xae>
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	6922      	ldr	r2, [r4, #16]
 8004936:	f003 0306 	and.w	r3, r3, #6
 800493a:	2b04      	cmp	r3, #4
 800493c:	bf14      	ite	ne
 800493e:	2500      	movne	r5, #0
 8004940:	6833      	ldreq	r3, [r6, #0]
 8004942:	f04f 0600 	mov.w	r6, #0
 8004946:	bf08      	it	eq
 8004948:	68e5      	ldreq	r5, [r4, #12]
 800494a:	f104 041a 	add.w	r4, r4, #26
 800494e:	bf08      	it	eq
 8004950:	1aed      	subeq	r5, r5, r3
 8004952:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004956:	bf08      	it	eq
 8004958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800495c:	4293      	cmp	r3, r2
 800495e:	bfc4      	itt	gt
 8004960:	1a9b      	subgt	r3, r3, r2
 8004962:	18ed      	addgt	r5, r5, r3
 8004964:	42b5      	cmp	r5, r6
 8004966:	d11a      	bne.n	800499e <_printf_common+0xd2>
 8004968:	2000      	movs	r0, #0
 800496a:	e008      	b.n	800497e <_printf_common+0xb2>
 800496c:	2301      	movs	r3, #1
 800496e:	4652      	mov	r2, sl
 8004970:	4641      	mov	r1, r8
 8004972:	4638      	mov	r0, r7
 8004974:	47c8      	blx	r9
 8004976:	3001      	adds	r0, #1
 8004978:	d103      	bne.n	8004982 <_printf_common+0xb6>
 800497a:	f04f 30ff 	mov.w	r0, #4294967295
 800497e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004982:	3501      	adds	r5, #1
 8004984:	e7c1      	b.n	800490a <_printf_common+0x3e>
 8004986:	2030      	movs	r0, #48	@ 0x30
 8004988:	18e1      	adds	r1, r4, r3
 800498a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800498e:	1c5a      	adds	r2, r3, #1
 8004990:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004994:	4422      	add	r2, r4
 8004996:	3302      	adds	r3, #2
 8004998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800499c:	e7c2      	b.n	8004924 <_printf_common+0x58>
 800499e:	2301      	movs	r3, #1
 80049a0:	4622      	mov	r2, r4
 80049a2:	4641      	mov	r1, r8
 80049a4:	4638      	mov	r0, r7
 80049a6:	47c8      	blx	r9
 80049a8:	3001      	adds	r0, #1
 80049aa:	d0e6      	beq.n	800497a <_printf_common+0xae>
 80049ac:	3601      	adds	r6, #1
 80049ae:	e7d9      	b.n	8004964 <_printf_common+0x98>

080049b0 <_printf_i>:
 80049b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049b4:	7e0f      	ldrb	r7, [r1, #24]
 80049b6:	4691      	mov	r9, r2
 80049b8:	2f78      	cmp	r7, #120	@ 0x78
 80049ba:	4680      	mov	r8, r0
 80049bc:	460c      	mov	r4, r1
 80049be:	469a      	mov	sl, r3
 80049c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049c6:	d807      	bhi.n	80049d8 <_printf_i+0x28>
 80049c8:	2f62      	cmp	r7, #98	@ 0x62
 80049ca:	d80a      	bhi.n	80049e2 <_printf_i+0x32>
 80049cc:	2f00      	cmp	r7, #0
 80049ce:	f000 80d3 	beq.w	8004b78 <_printf_i+0x1c8>
 80049d2:	2f58      	cmp	r7, #88	@ 0x58
 80049d4:	f000 80ba 	beq.w	8004b4c <_printf_i+0x19c>
 80049d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80049e0:	e03a      	b.n	8004a58 <_printf_i+0xa8>
 80049e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80049e6:	2b15      	cmp	r3, #21
 80049e8:	d8f6      	bhi.n	80049d8 <_printf_i+0x28>
 80049ea:	a101      	add	r1, pc, #4	@ (adr r1, 80049f0 <_printf_i+0x40>)
 80049ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049f0:	08004a49 	.word	0x08004a49
 80049f4:	08004a5d 	.word	0x08004a5d
 80049f8:	080049d9 	.word	0x080049d9
 80049fc:	080049d9 	.word	0x080049d9
 8004a00:	080049d9 	.word	0x080049d9
 8004a04:	080049d9 	.word	0x080049d9
 8004a08:	08004a5d 	.word	0x08004a5d
 8004a0c:	080049d9 	.word	0x080049d9
 8004a10:	080049d9 	.word	0x080049d9
 8004a14:	080049d9 	.word	0x080049d9
 8004a18:	080049d9 	.word	0x080049d9
 8004a1c:	08004b5f 	.word	0x08004b5f
 8004a20:	08004a87 	.word	0x08004a87
 8004a24:	08004b19 	.word	0x08004b19
 8004a28:	080049d9 	.word	0x080049d9
 8004a2c:	080049d9 	.word	0x080049d9
 8004a30:	08004b81 	.word	0x08004b81
 8004a34:	080049d9 	.word	0x080049d9
 8004a38:	08004a87 	.word	0x08004a87
 8004a3c:	080049d9 	.word	0x080049d9
 8004a40:	080049d9 	.word	0x080049d9
 8004a44:	08004b21 	.word	0x08004b21
 8004a48:	6833      	ldr	r3, [r6, #0]
 8004a4a:	1d1a      	adds	r2, r3, #4
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6032      	str	r2, [r6, #0]
 8004a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e09e      	b.n	8004b9a <_printf_i+0x1ea>
 8004a5c:	6833      	ldr	r3, [r6, #0]
 8004a5e:	6820      	ldr	r0, [r4, #0]
 8004a60:	1d19      	adds	r1, r3, #4
 8004a62:	6031      	str	r1, [r6, #0]
 8004a64:	0606      	lsls	r6, r0, #24
 8004a66:	d501      	bpl.n	8004a6c <_printf_i+0xbc>
 8004a68:	681d      	ldr	r5, [r3, #0]
 8004a6a:	e003      	b.n	8004a74 <_printf_i+0xc4>
 8004a6c:	0645      	lsls	r5, r0, #25
 8004a6e:	d5fb      	bpl.n	8004a68 <_printf_i+0xb8>
 8004a70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a74:	2d00      	cmp	r5, #0
 8004a76:	da03      	bge.n	8004a80 <_printf_i+0xd0>
 8004a78:	232d      	movs	r3, #45	@ 0x2d
 8004a7a:	426d      	negs	r5, r5
 8004a7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a80:	230a      	movs	r3, #10
 8004a82:	4859      	ldr	r0, [pc, #356]	@ (8004be8 <_printf_i+0x238>)
 8004a84:	e011      	b.n	8004aaa <_printf_i+0xfa>
 8004a86:	6821      	ldr	r1, [r4, #0]
 8004a88:	6833      	ldr	r3, [r6, #0]
 8004a8a:	0608      	lsls	r0, r1, #24
 8004a8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a90:	d402      	bmi.n	8004a98 <_printf_i+0xe8>
 8004a92:	0649      	lsls	r1, r1, #25
 8004a94:	bf48      	it	mi
 8004a96:	b2ad      	uxthmi	r5, r5
 8004a98:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a9a:	6033      	str	r3, [r6, #0]
 8004a9c:	bf14      	ite	ne
 8004a9e:	230a      	movne	r3, #10
 8004aa0:	2308      	moveq	r3, #8
 8004aa2:	4851      	ldr	r0, [pc, #324]	@ (8004be8 <_printf_i+0x238>)
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004aaa:	6866      	ldr	r6, [r4, #4]
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	bfa8      	it	ge
 8004ab0:	6821      	ldrge	r1, [r4, #0]
 8004ab2:	60a6      	str	r6, [r4, #8]
 8004ab4:	bfa4      	itt	ge
 8004ab6:	f021 0104 	bicge.w	r1, r1, #4
 8004aba:	6021      	strge	r1, [r4, #0]
 8004abc:	b90d      	cbnz	r5, 8004ac2 <_printf_i+0x112>
 8004abe:	2e00      	cmp	r6, #0
 8004ac0:	d04b      	beq.n	8004b5a <_printf_i+0x1aa>
 8004ac2:	4616      	mov	r6, r2
 8004ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8004acc:	5dc7      	ldrb	r7, [r0, r7]
 8004ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ad2:	462f      	mov	r7, r5
 8004ad4:	42bb      	cmp	r3, r7
 8004ad6:	460d      	mov	r5, r1
 8004ad8:	d9f4      	bls.n	8004ac4 <_printf_i+0x114>
 8004ada:	2b08      	cmp	r3, #8
 8004adc:	d10b      	bne.n	8004af6 <_printf_i+0x146>
 8004ade:	6823      	ldr	r3, [r4, #0]
 8004ae0:	07df      	lsls	r7, r3, #31
 8004ae2:	d508      	bpl.n	8004af6 <_printf_i+0x146>
 8004ae4:	6923      	ldr	r3, [r4, #16]
 8004ae6:	6861      	ldr	r1, [r4, #4]
 8004ae8:	4299      	cmp	r1, r3
 8004aea:	bfde      	ittt	le
 8004aec:	2330      	movle	r3, #48	@ 0x30
 8004aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004af2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004af6:	1b92      	subs	r2, r2, r6
 8004af8:	6122      	str	r2, [r4, #16]
 8004afa:	464b      	mov	r3, r9
 8004afc:	4621      	mov	r1, r4
 8004afe:	4640      	mov	r0, r8
 8004b00:	f8cd a000 	str.w	sl, [sp]
 8004b04:	aa03      	add	r2, sp, #12
 8004b06:	f7ff fee1 	bl	80048cc <_printf_common>
 8004b0a:	3001      	adds	r0, #1
 8004b0c:	d14a      	bne.n	8004ba4 <_printf_i+0x1f4>
 8004b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b12:	b004      	add	sp, #16
 8004b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	f043 0320 	orr.w	r3, r3, #32
 8004b1e:	6023      	str	r3, [r4, #0]
 8004b20:	2778      	movs	r7, #120	@ 0x78
 8004b22:	4832      	ldr	r0, [pc, #200]	@ (8004bec <_printf_i+0x23c>)
 8004b24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	6831      	ldr	r1, [r6, #0]
 8004b2c:	061f      	lsls	r7, r3, #24
 8004b2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b32:	d402      	bmi.n	8004b3a <_printf_i+0x18a>
 8004b34:	065f      	lsls	r7, r3, #25
 8004b36:	bf48      	it	mi
 8004b38:	b2ad      	uxthmi	r5, r5
 8004b3a:	6031      	str	r1, [r6, #0]
 8004b3c:	07d9      	lsls	r1, r3, #31
 8004b3e:	bf44      	itt	mi
 8004b40:	f043 0320 	orrmi.w	r3, r3, #32
 8004b44:	6023      	strmi	r3, [r4, #0]
 8004b46:	b11d      	cbz	r5, 8004b50 <_printf_i+0x1a0>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	e7ab      	b.n	8004aa4 <_printf_i+0xf4>
 8004b4c:	4826      	ldr	r0, [pc, #152]	@ (8004be8 <_printf_i+0x238>)
 8004b4e:	e7e9      	b.n	8004b24 <_printf_i+0x174>
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	f023 0320 	bic.w	r3, r3, #32
 8004b56:	6023      	str	r3, [r4, #0]
 8004b58:	e7f6      	b.n	8004b48 <_printf_i+0x198>
 8004b5a:	4616      	mov	r6, r2
 8004b5c:	e7bd      	b.n	8004ada <_printf_i+0x12a>
 8004b5e:	6833      	ldr	r3, [r6, #0]
 8004b60:	6825      	ldr	r5, [r4, #0]
 8004b62:	1d18      	adds	r0, r3, #4
 8004b64:	6961      	ldr	r1, [r4, #20]
 8004b66:	6030      	str	r0, [r6, #0]
 8004b68:	062e      	lsls	r6, r5, #24
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	d501      	bpl.n	8004b72 <_printf_i+0x1c2>
 8004b6e:	6019      	str	r1, [r3, #0]
 8004b70:	e002      	b.n	8004b78 <_printf_i+0x1c8>
 8004b72:	0668      	lsls	r0, r5, #25
 8004b74:	d5fb      	bpl.n	8004b6e <_printf_i+0x1be>
 8004b76:	8019      	strh	r1, [r3, #0]
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4616      	mov	r6, r2
 8004b7c:	6123      	str	r3, [r4, #16]
 8004b7e:	e7bc      	b.n	8004afa <_printf_i+0x14a>
 8004b80:	6833      	ldr	r3, [r6, #0]
 8004b82:	2100      	movs	r1, #0
 8004b84:	1d1a      	adds	r2, r3, #4
 8004b86:	6032      	str	r2, [r6, #0]
 8004b88:	681e      	ldr	r6, [r3, #0]
 8004b8a:	6862      	ldr	r2, [r4, #4]
 8004b8c:	4630      	mov	r0, r6
 8004b8e:	f000 fbfe 	bl	800538e <memchr>
 8004b92:	b108      	cbz	r0, 8004b98 <_printf_i+0x1e8>
 8004b94:	1b80      	subs	r0, r0, r6
 8004b96:	6060      	str	r0, [r4, #4]
 8004b98:	6863      	ldr	r3, [r4, #4]
 8004b9a:	6123      	str	r3, [r4, #16]
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ba2:	e7aa      	b.n	8004afa <_printf_i+0x14a>
 8004ba4:	4632      	mov	r2, r6
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	4640      	mov	r0, r8
 8004baa:	6923      	ldr	r3, [r4, #16]
 8004bac:	47d0      	blx	sl
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d0ad      	beq.n	8004b0e <_printf_i+0x15e>
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	079b      	lsls	r3, r3, #30
 8004bb6:	d413      	bmi.n	8004be0 <_printf_i+0x230>
 8004bb8:	68e0      	ldr	r0, [r4, #12]
 8004bba:	9b03      	ldr	r3, [sp, #12]
 8004bbc:	4298      	cmp	r0, r3
 8004bbe:	bfb8      	it	lt
 8004bc0:	4618      	movlt	r0, r3
 8004bc2:	e7a6      	b.n	8004b12 <_printf_i+0x162>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	4632      	mov	r2, r6
 8004bc8:	4649      	mov	r1, r9
 8004bca:	4640      	mov	r0, r8
 8004bcc:	47d0      	blx	sl
 8004bce:	3001      	adds	r0, #1
 8004bd0:	d09d      	beq.n	8004b0e <_printf_i+0x15e>
 8004bd2:	3501      	adds	r5, #1
 8004bd4:	68e3      	ldr	r3, [r4, #12]
 8004bd6:	9903      	ldr	r1, [sp, #12]
 8004bd8:	1a5b      	subs	r3, r3, r1
 8004bda:	42ab      	cmp	r3, r5
 8004bdc:	dcf2      	bgt.n	8004bc4 <_printf_i+0x214>
 8004bde:	e7eb      	b.n	8004bb8 <_printf_i+0x208>
 8004be0:	2500      	movs	r5, #0
 8004be2:	f104 0619 	add.w	r6, r4, #25
 8004be6:	e7f5      	b.n	8004bd4 <_printf_i+0x224>
 8004be8:	080097f4 	.word	0x080097f4
 8004bec:	08009805 	.word	0x08009805

08004bf0 <_scanf_float>:
 8004bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf4:	b087      	sub	sp, #28
 8004bf6:	9303      	str	r3, [sp, #12]
 8004bf8:	688b      	ldr	r3, [r1, #8]
 8004bfa:	4617      	mov	r7, r2
 8004bfc:	1e5a      	subs	r2, r3, #1
 8004bfe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004c02:	bf82      	ittt	hi
 8004c04:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004c08:	eb03 0b05 	addhi.w	fp, r3, r5
 8004c0c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004c10:	460a      	mov	r2, r1
 8004c12:	f04f 0500 	mov.w	r5, #0
 8004c16:	bf88      	it	hi
 8004c18:	608b      	strhi	r3, [r1, #8]
 8004c1a:	680b      	ldr	r3, [r1, #0]
 8004c1c:	4680      	mov	r8, r0
 8004c1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004c22:	f842 3b1c 	str.w	r3, [r2], #28
 8004c26:	460c      	mov	r4, r1
 8004c28:	bf98      	it	ls
 8004c2a:	f04f 0b00 	movls.w	fp, #0
 8004c2e:	4616      	mov	r6, r2
 8004c30:	46aa      	mov	sl, r5
 8004c32:	46a9      	mov	r9, r5
 8004c34:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c38:	9201      	str	r2, [sp, #4]
 8004c3a:	9502      	str	r5, [sp, #8]
 8004c3c:	68a2      	ldr	r2, [r4, #8]
 8004c3e:	b152      	cbz	r2, 8004c56 <_scanf_float+0x66>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	2b4e      	cmp	r3, #78	@ 0x4e
 8004c46:	d865      	bhi.n	8004d14 <_scanf_float+0x124>
 8004c48:	2b40      	cmp	r3, #64	@ 0x40
 8004c4a:	d83d      	bhi.n	8004cc8 <_scanf_float+0xd8>
 8004c4c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004c50:	b2c8      	uxtb	r0, r1
 8004c52:	280e      	cmp	r0, #14
 8004c54:	d93b      	bls.n	8004cce <_scanf_float+0xde>
 8004c56:	f1b9 0f00 	cmp.w	r9, #0
 8004c5a:	d003      	beq.n	8004c64 <_scanf_float+0x74>
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c62:	6023      	str	r3, [r4, #0]
 8004c64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c68:	f1ba 0f01 	cmp.w	sl, #1
 8004c6c:	f200 8118 	bhi.w	8004ea0 <_scanf_float+0x2b0>
 8004c70:	9b01      	ldr	r3, [sp, #4]
 8004c72:	429e      	cmp	r6, r3
 8004c74:	f200 8109 	bhi.w	8004e8a <_scanf_float+0x29a>
 8004c78:	2001      	movs	r0, #1
 8004c7a:	b007      	add	sp, #28
 8004c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c80:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004c84:	2a0d      	cmp	r2, #13
 8004c86:	d8e6      	bhi.n	8004c56 <_scanf_float+0x66>
 8004c88:	a101      	add	r1, pc, #4	@ (adr r1, 8004c90 <_scanf_float+0xa0>)
 8004c8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004c8e:	bf00      	nop
 8004c90:	08004dd7 	.word	0x08004dd7
 8004c94:	08004c57 	.word	0x08004c57
 8004c98:	08004c57 	.word	0x08004c57
 8004c9c:	08004c57 	.word	0x08004c57
 8004ca0:	08004e37 	.word	0x08004e37
 8004ca4:	08004e0f 	.word	0x08004e0f
 8004ca8:	08004c57 	.word	0x08004c57
 8004cac:	08004c57 	.word	0x08004c57
 8004cb0:	08004de5 	.word	0x08004de5
 8004cb4:	08004c57 	.word	0x08004c57
 8004cb8:	08004c57 	.word	0x08004c57
 8004cbc:	08004c57 	.word	0x08004c57
 8004cc0:	08004c57 	.word	0x08004c57
 8004cc4:	08004d9d 	.word	0x08004d9d
 8004cc8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004ccc:	e7da      	b.n	8004c84 <_scanf_float+0x94>
 8004cce:	290e      	cmp	r1, #14
 8004cd0:	d8c1      	bhi.n	8004c56 <_scanf_float+0x66>
 8004cd2:	a001      	add	r0, pc, #4	@ (adr r0, 8004cd8 <_scanf_float+0xe8>)
 8004cd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cd8:	08004d8d 	.word	0x08004d8d
 8004cdc:	08004c57 	.word	0x08004c57
 8004ce0:	08004d8d 	.word	0x08004d8d
 8004ce4:	08004e23 	.word	0x08004e23
 8004ce8:	08004c57 	.word	0x08004c57
 8004cec:	08004d35 	.word	0x08004d35
 8004cf0:	08004d73 	.word	0x08004d73
 8004cf4:	08004d73 	.word	0x08004d73
 8004cf8:	08004d73 	.word	0x08004d73
 8004cfc:	08004d73 	.word	0x08004d73
 8004d00:	08004d73 	.word	0x08004d73
 8004d04:	08004d73 	.word	0x08004d73
 8004d08:	08004d73 	.word	0x08004d73
 8004d0c:	08004d73 	.word	0x08004d73
 8004d10:	08004d73 	.word	0x08004d73
 8004d14:	2b6e      	cmp	r3, #110	@ 0x6e
 8004d16:	d809      	bhi.n	8004d2c <_scanf_float+0x13c>
 8004d18:	2b60      	cmp	r3, #96	@ 0x60
 8004d1a:	d8b1      	bhi.n	8004c80 <_scanf_float+0x90>
 8004d1c:	2b54      	cmp	r3, #84	@ 0x54
 8004d1e:	d07b      	beq.n	8004e18 <_scanf_float+0x228>
 8004d20:	2b59      	cmp	r3, #89	@ 0x59
 8004d22:	d198      	bne.n	8004c56 <_scanf_float+0x66>
 8004d24:	2d07      	cmp	r5, #7
 8004d26:	d196      	bne.n	8004c56 <_scanf_float+0x66>
 8004d28:	2508      	movs	r5, #8
 8004d2a:	e02c      	b.n	8004d86 <_scanf_float+0x196>
 8004d2c:	2b74      	cmp	r3, #116	@ 0x74
 8004d2e:	d073      	beq.n	8004e18 <_scanf_float+0x228>
 8004d30:	2b79      	cmp	r3, #121	@ 0x79
 8004d32:	e7f6      	b.n	8004d22 <_scanf_float+0x132>
 8004d34:	6821      	ldr	r1, [r4, #0]
 8004d36:	05c8      	lsls	r0, r1, #23
 8004d38:	d51b      	bpl.n	8004d72 <_scanf_float+0x182>
 8004d3a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004d3e:	6021      	str	r1, [r4, #0]
 8004d40:	f109 0901 	add.w	r9, r9, #1
 8004d44:	f1bb 0f00 	cmp.w	fp, #0
 8004d48:	d003      	beq.n	8004d52 <_scanf_float+0x162>
 8004d4a:	3201      	adds	r2, #1
 8004d4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d50:	60a2      	str	r2, [r4, #8]
 8004d52:	68a3      	ldr	r3, [r4, #8]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	60a3      	str	r3, [r4, #8]
 8004d58:	6923      	ldr	r3, [r4, #16]
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	6123      	str	r3, [r4, #16]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	607b      	str	r3, [r7, #4]
 8004d66:	f340 8087 	ble.w	8004e78 <_scanf_float+0x288>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	603b      	str	r3, [r7, #0]
 8004d70:	e764      	b.n	8004c3c <_scanf_float+0x4c>
 8004d72:	eb1a 0105 	adds.w	r1, sl, r5
 8004d76:	f47f af6e 	bne.w	8004c56 <_scanf_float+0x66>
 8004d7a:	460d      	mov	r5, r1
 8004d7c:	468a      	mov	sl, r1
 8004d7e:	6822      	ldr	r2, [r4, #0]
 8004d80:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	f806 3b01 	strb.w	r3, [r6], #1
 8004d8a:	e7e2      	b.n	8004d52 <_scanf_float+0x162>
 8004d8c:	6822      	ldr	r2, [r4, #0]
 8004d8e:	0610      	lsls	r0, r2, #24
 8004d90:	f57f af61 	bpl.w	8004c56 <_scanf_float+0x66>
 8004d94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d98:	6022      	str	r2, [r4, #0]
 8004d9a:	e7f4      	b.n	8004d86 <_scanf_float+0x196>
 8004d9c:	f1ba 0f00 	cmp.w	sl, #0
 8004da0:	d10e      	bne.n	8004dc0 <_scanf_float+0x1d0>
 8004da2:	f1b9 0f00 	cmp.w	r9, #0
 8004da6:	d10e      	bne.n	8004dc6 <_scanf_float+0x1d6>
 8004da8:	6822      	ldr	r2, [r4, #0]
 8004daa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004dae:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004db2:	d108      	bne.n	8004dc6 <_scanf_float+0x1d6>
 8004db4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004db8:	f04f 0a01 	mov.w	sl, #1
 8004dbc:	6022      	str	r2, [r4, #0]
 8004dbe:	e7e2      	b.n	8004d86 <_scanf_float+0x196>
 8004dc0:	f1ba 0f02 	cmp.w	sl, #2
 8004dc4:	d055      	beq.n	8004e72 <_scanf_float+0x282>
 8004dc6:	2d01      	cmp	r5, #1
 8004dc8:	d002      	beq.n	8004dd0 <_scanf_float+0x1e0>
 8004dca:	2d04      	cmp	r5, #4
 8004dcc:	f47f af43 	bne.w	8004c56 <_scanf_float+0x66>
 8004dd0:	3501      	adds	r5, #1
 8004dd2:	b2ed      	uxtb	r5, r5
 8004dd4:	e7d7      	b.n	8004d86 <_scanf_float+0x196>
 8004dd6:	f1ba 0f01 	cmp.w	sl, #1
 8004dda:	f47f af3c 	bne.w	8004c56 <_scanf_float+0x66>
 8004dde:	f04f 0a02 	mov.w	sl, #2
 8004de2:	e7d0      	b.n	8004d86 <_scanf_float+0x196>
 8004de4:	b97d      	cbnz	r5, 8004e06 <_scanf_float+0x216>
 8004de6:	f1b9 0f00 	cmp.w	r9, #0
 8004dea:	f47f af37 	bne.w	8004c5c <_scanf_float+0x6c>
 8004dee:	6822      	ldr	r2, [r4, #0]
 8004df0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004df4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004df8:	f040 8103 	bne.w	8005002 <_scanf_float+0x412>
 8004dfc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e00:	2501      	movs	r5, #1
 8004e02:	6022      	str	r2, [r4, #0]
 8004e04:	e7bf      	b.n	8004d86 <_scanf_float+0x196>
 8004e06:	2d03      	cmp	r5, #3
 8004e08:	d0e2      	beq.n	8004dd0 <_scanf_float+0x1e0>
 8004e0a:	2d05      	cmp	r5, #5
 8004e0c:	e7de      	b.n	8004dcc <_scanf_float+0x1dc>
 8004e0e:	2d02      	cmp	r5, #2
 8004e10:	f47f af21 	bne.w	8004c56 <_scanf_float+0x66>
 8004e14:	2503      	movs	r5, #3
 8004e16:	e7b6      	b.n	8004d86 <_scanf_float+0x196>
 8004e18:	2d06      	cmp	r5, #6
 8004e1a:	f47f af1c 	bne.w	8004c56 <_scanf_float+0x66>
 8004e1e:	2507      	movs	r5, #7
 8004e20:	e7b1      	b.n	8004d86 <_scanf_float+0x196>
 8004e22:	6822      	ldr	r2, [r4, #0]
 8004e24:	0591      	lsls	r1, r2, #22
 8004e26:	f57f af16 	bpl.w	8004c56 <_scanf_float+0x66>
 8004e2a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004e2e:	6022      	str	r2, [r4, #0]
 8004e30:	f8cd 9008 	str.w	r9, [sp, #8]
 8004e34:	e7a7      	b.n	8004d86 <_scanf_float+0x196>
 8004e36:	6822      	ldr	r2, [r4, #0]
 8004e38:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004e3c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004e40:	d006      	beq.n	8004e50 <_scanf_float+0x260>
 8004e42:	0550      	lsls	r0, r2, #21
 8004e44:	f57f af07 	bpl.w	8004c56 <_scanf_float+0x66>
 8004e48:	f1b9 0f00 	cmp.w	r9, #0
 8004e4c:	f000 80d9 	beq.w	8005002 <_scanf_float+0x412>
 8004e50:	0591      	lsls	r1, r2, #22
 8004e52:	bf58      	it	pl
 8004e54:	9902      	ldrpl	r1, [sp, #8]
 8004e56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e5a:	bf58      	it	pl
 8004e5c:	eba9 0101 	subpl.w	r1, r9, r1
 8004e60:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004e64:	f04f 0900 	mov.w	r9, #0
 8004e68:	bf58      	it	pl
 8004e6a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e6e:	6022      	str	r2, [r4, #0]
 8004e70:	e789      	b.n	8004d86 <_scanf_float+0x196>
 8004e72:	f04f 0a03 	mov.w	sl, #3
 8004e76:	e786      	b.n	8004d86 <_scanf_float+0x196>
 8004e78:	4639      	mov	r1, r7
 8004e7a:	4640      	mov	r0, r8
 8004e7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004e80:	4798      	blx	r3
 8004e82:	2800      	cmp	r0, #0
 8004e84:	f43f aeda 	beq.w	8004c3c <_scanf_float+0x4c>
 8004e88:	e6e5      	b.n	8004c56 <_scanf_float+0x66>
 8004e8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e8e:	463a      	mov	r2, r7
 8004e90:	4640      	mov	r0, r8
 8004e92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e96:	4798      	blx	r3
 8004e98:	6923      	ldr	r3, [r4, #16]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	6123      	str	r3, [r4, #16]
 8004e9e:	e6e7      	b.n	8004c70 <_scanf_float+0x80>
 8004ea0:	1e6b      	subs	r3, r5, #1
 8004ea2:	2b06      	cmp	r3, #6
 8004ea4:	d824      	bhi.n	8004ef0 <_scanf_float+0x300>
 8004ea6:	2d02      	cmp	r5, #2
 8004ea8:	d836      	bhi.n	8004f18 <_scanf_float+0x328>
 8004eaa:	9b01      	ldr	r3, [sp, #4]
 8004eac:	429e      	cmp	r6, r3
 8004eae:	f67f aee3 	bls.w	8004c78 <_scanf_float+0x88>
 8004eb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eb6:	463a      	mov	r2, r7
 8004eb8:	4640      	mov	r0, r8
 8004eba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ebe:	4798      	blx	r3
 8004ec0:	6923      	ldr	r3, [r4, #16]
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	6123      	str	r3, [r4, #16]
 8004ec6:	e7f0      	b.n	8004eaa <_scanf_float+0x2ba>
 8004ec8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ecc:	463a      	mov	r2, r7
 8004ece:	4640      	mov	r0, r8
 8004ed0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004ed4:	4798      	blx	r3
 8004ed6:	6923      	ldr	r3, [r4, #16]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	6123      	str	r3, [r4, #16]
 8004edc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ee0:	fa5f fa8a 	uxtb.w	sl, sl
 8004ee4:	f1ba 0f02 	cmp.w	sl, #2
 8004ee8:	d1ee      	bne.n	8004ec8 <_scanf_float+0x2d8>
 8004eea:	3d03      	subs	r5, #3
 8004eec:	b2ed      	uxtb	r5, r5
 8004eee:	1b76      	subs	r6, r6, r5
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	05da      	lsls	r2, r3, #23
 8004ef4:	d530      	bpl.n	8004f58 <_scanf_float+0x368>
 8004ef6:	055b      	lsls	r3, r3, #21
 8004ef8:	d511      	bpl.n	8004f1e <_scanf_float+0x32e>
 8004efa:	9b01      	ldr	r3, [sp, #4]
 8004efc:	429e      	cmp	r6, r3
 8004efe:	f67f aebb 	bls.w	8004c78 <_scanf_float+0x88>
 8004f02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f06:	463a      	mov	r2, r7
 8004f08:	4640      	mov	r0, r8
 8004f0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f0e:	4798      	blx	r3
 8004f10:	6923      	ldr	r3, [r4, #16]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	6123      	str	r3, [r4, #16]
 8004f16:	e7f0      	b.n	8004efa <_scanf_float+0x30a>
 8004f18:	46aa      	mov	sl, r5
 8004f1a:	46b3      	mov	fp, r6
 8004f1c:	e7de      	b.n	8004edc <_scanf_float+0x2ec>
 8004f1e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f22:	6923      	ldr	r3, [r4, #16]
 8004f24:	2965      	cmp	r1, #101	@ 0x65
 8004f26:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f2a:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	d00c      	beq.n	8004f4c <_scanf_float+0x35c>
 8004f32:	2945      	cmp	r1, #69	@ 0x45
 8004f34:	d00a      	beq.n	8004f4c <_scanf_float+0x35c>
 8004f36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f3a:	463a      	mov	r2, r7
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	4798      	blx	r3
 8004f40:	6923      	ldr	r3, [r4, #16]
 8004f42:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	1eb5      	subs	r5, r6, #2
 8004f4a:	6123      	str	r3, [r4, #16]
 8004f4c:	463a      	mov	r2, r7
 8004f4e:	4640      	mov	r0, r8
 8004f50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f54:	4798      	blx	r3
 8004f56:	462e      	mov	r6, r5
 8004f58:	6822      	ldr	r2, [r4, #0]
 8004f5a:	f012 0210 	ands.w	r2, r2, #16
 8004f5e:	d001      	beq.n	8004f64 <_scanf_float+0x374>
 8004f60:	2000      	movs	r0, #0
 8004f62:	e68a      	b.n	8004c7a <_scanf_float+0x8a>
 8004f64:	7032      	strb	r2, [r6, #0]
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f70:	d11c      	bne.n	8004fac <_scanf_float+0x3bc>
 8004f72:	9b02      	ldr	r3, [sp, #8]
 8004f74:	454b      	cmp	r3, r9
 8004f76:	eba3 0209 	sub.w	r2, r3, r9
 8004f7a:	d123      	bne.n	8004fc4 <_scanf_float+0x3d4>
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	4640      	mov	r0, r8
 8004f80:	9901      	ldr	r1, [sp, #4]
 8004f82:	f002 fc15 	bl	80077b0 <_strtod_r>
 8004f86:	9b03      	ldr	r3, [sp, #12]
 8004f88:	6825      	ldr	r5, [r4, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f015 0f02 	tst.w	r5, #2
 8004f90:	4606      	mov	r6, r0
 8004f92:	460f      	mov	r7, r1
 8004f94:	f103 0204 	add.w	r2, r3, #4
 8004f98:	d01f      	beq.n	8004fda <_scanf_float+0x3ea>
 8004f9a:	9903      	ldr	r1, [sp, #12]
 8004f9c:	600a      	str	r2, [r1, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	e9c3 6700 	strd	r6, r7, [r3]
 8004fa4:	68e3      	ldr	r3, [r4, #12]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	60e3      	str	r3, [r4, #12]
 8004faa:	e7d9      	b.n	8004f60 <_scanf_float+0x370>
 8004fac:	9b04      	ldr	r3, [sp, #16]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0e4      	beq.n	8004f7c <_scanf_float+0x38c>
 8004fb2:	9905      	ldr	r1, [sp, #20]
 8004fb4:	230a      	movs	r3, #10
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	3101      	adds	r1, #1
 8004fba:	f002 fc79 	bl	80078b0 <_strtol_r>
 8004fbe:	9b04      	ldr	r3, [sp, #16]
 8004fc0:	9e05      	ldr	r6, [sp, #20]
 8004fc2:	1ac2      	subs	r2, r0, r3
 8004fc4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004fc8:	429e      	cmp	r6, r3
 8004fca:	bf28      	it	cs
 8004fcc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004fd0:	4630      	mov	r0, r6
 8004fd2:	490d      	ldr	r1, [pc, #52]	@ (8005008 <_scanf_float+0x418>)
 8004fd4:	f000 f8de 	bl	8005194 <siprintf>
 8004fd8:	e7d0      	b.n	8004f7c <_scanf_float+0x38c>
 8004fda:	076d      	lsls	r5, r5, #29
 8004fdc:	d4dd      	bmi.n	8004f9a <_scanf_float+0x3aa>
 8004fde:	9d03      	ldr	r5, [sp, #12]
 8004fe0:	602a      	str	r2, [r5, #0]
 8004fe2:	681d      	ldr	r5, [r3, #0]
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	f7fb fd10 	bl	8000a0c <__aeabi_dcmpun>
 8004fec:	b120      	cbz	r0, 8004ff8 <_scanf_float+0x408>
 8004fee:	4807      	ldr	r0, [pc, #28]	@ (800500c <_scanf_float+0x41c>)
 8004ff0:	f000 f9ea 	bl	80053c8 <nanf>
 8004ff4:	6028      	str	r0, [r5, #0]
 8004ff6:	e7d5      	b.n	8004fa4 <_scanf_float+0x3b4>
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	4639      	mov	r1, r7
 8004ffc:	f7fb fd64 	bl	8000ac8 <__aeabi_d2f>
 8005000:	e7f8      	b.n	8004ff4 <_scanf_float+0x404>
 8005002:	f04f 0900 	mov.w	r9, #0
 8005006:	e62d      	b.n	8004c64 <_scanf_float+0x74>
 8005008:	08009816 	.word	0x08009816
 800500c:	08009bad 	.word	0x08009bad

08005010 <std>:
 8005010:	2300      	movs	r3, #0
 8005012:	b510      	push	{r4, lr}
 8005014:	4604      	mov	r4, r0
 8005016:	e9c0 3300 	strd	r3, r3, [r0]
 800501a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800501e:	6083      	str	r3, [r0, #8]
 8005020:	8181      	strh	r1, [r0, #12]
 8005022:	6643      	str	r3, [r0, #100]	@ 0x64
 8005024:	81c2      	strh	r2, [r0, #14]
 8005026:	6183      	str	r3, [r0, #24]
 8005028:	4619      	mov	r1, r3
 800502a:	2208      	movs	r2, #8
 800502c:	305c      	adds	r0, #92	@ 0x5c
 800502e:	f000 f92e 	bl	800528e <memset>
 8005032:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <std+0x58>)
 8005034:	6224      	str	r4, [r4, #32]
 8005036:	6263      	str	r3, [r4, #36]	@ 0x24
 8005038:	4b0c      	ldr	r3, [pc, #48]	@ (800506c <std+0x5c>)
 800503a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800503c:	4b0c      	ldr	r3, [pc, #48]	@ (8005070 <std+0x60>)
 800503e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005040:	4b0c      	ldr	r3, [pc, #48]	@ (8005074 <std+0x64>)
 8005042:	6323      	str	r3, [r4, #48]	@ 0x30
 8005044:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <std+0x68>)
 8005046:	429c      	cmp	r4, r3
 8005048:	d006      	beq.n	8005058 <std+0x48>
 800504a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800504e:	4294      	cmp	r4, r2
 8005050:	d002      	beq.n	8005058 <std+0x48>
 8005052:	33d0      	adds	r3, #208	@ 0xd0
 8005054:	429c      	cmp	r4, r3
 8005056:	d105      	bne.n	8005064 <std+0x54>
 8005058:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800505c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005060:	f000 b992 	b.w	8005388 <__retarget_lock_init_recursive>
 8005064:	bd10      	pop	{r4, pc}
 8005066:	bf00      	nop
 8005068:	080051d5 	.word	0x080051d5
 800506c:	080051f7 	.word	0x080051f7
 8005070:	0800522f 	.word	0x0800522f
 8005074:	08005253 	.word	0x08005253
 8005078:	20000770 	.word	0x20000770

0800507c <stdio_exit_handler>:
 800507c:	4a02      	ldr	r2, [pc, #8]	@ (8005088 <stdio_exit_handler+0xc>)
 800507e:	4903      	ldr	r1, [pc, #12]	@ (800508c <stdio_exit_handler+0x10>)
 8005080:	4803      	ldr	r0, [pc, #12]	@ (8005090 <stdio_exit_handler+0x14>)
 8005082:	f000 b869 	b.w	8005158 <_fwalk_sglue>
 8005086:	bf00      	nop
 8005088:	2000009c 	.word	0x2000009c
 800508c:	08007c65 	.word	0x08007c65
 8005090:	200000ac 	.word	0x200000ac

08005094 <cleanup_stdio>:
 8005094:	6841      	ldr	r1, [r0, #4]
 8005096:	4b0c      	ldr	r3, [pc, #48]	@ (80050c8 <cleanup_stdio+0x34>)
 8005098:	b510      	push	{r4, lr}
 800509a:	4299      	cmp	r1, r3
 800509c:	4604      	mov	r4, r0
 800509e:	d001      	beq.n	80050a4 <cleanup_stdio+0x10>
 80050a0:	f002 fde0 	bl	8007c64 <_fflush_r>
 80050a4:	68a1      	ldr	r1, [r4, #8]
 80050a6:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <cleanup_stdio+0x38>)
 80050a8:	4299      	cmp	r1, r3
 80050aa:	d002      	beq.n	80050b2 <cleanup_stdio+0x1e>
 80050ac:	4620      	mov	r0, r4
 80050ae:	f002 fdd9 	bl	8007c64 <_fflush_r>
 80050b2:	68e1      	ldr	r1, [r4, #12]
 80050b4:	4b06      	ldr	r3, [pc, #24]	@ (80050d0 <cleanup_stdio+0x3c>)
 80050b6:	4299      	cmp	r1, r3
 80050b8:	d004      	beq.n	80050c4 <cleanup_stdio+0x30>
 80050ba:	4620      	mov	r0, r4
 80050bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c0:	f002 bdd0 	b.w	8007c64 <_fflush_r>
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	bf00      	nop
 80050c8:	20000770 	.word	0x20000770
 80050cc:	200007d8 	.word	0x200007d8
 80050d0:	20000840 	.word	0x20000840

080050d4 <global_stdio_init.part.0>:
 80050d4:	b510      	push	{r4, lr}
 80050d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005104 <global_stdio_init.part.0+0x30>)
 80050d8:	4c0b      	ldr	r4, [pc, #44]	@ (8005108 <global_stdio_init.part.0+0x34>)
 80050da:	4a0c      	ldr	r2, [pc, #48]	@ (800510c <global_stdio_init.part.0+0x38>)
 80050dc:	4620      	mov	r0, r4
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	2104      	movs	r1, #4
 80050e2:	2200      	movs	r2, #0
 80050e4:	f7ff ff94 	bl	8005010 <std>
 80050e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050ec:	2201      	movs	r2, #1
 80050ee:	2109      	movs	r1, #9
 80050f0:	f7ff ff8e 	bl	8005010 <std>
 80050f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050f8:	2202      	movs	r2, #2
 80050fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050fe:	2112      	movs	r1, #18
 8005100:	f7ff bf86 	b.w	8005010 <std>
 8005104:	200008a8 	.word	0x200008a8
 8005108:	20000770 	.word	0x20000770
 800510c:	0800507d 	.word	0x0800507d

08005110 <__sfp_lock_acquire>:
 8005110:	4801      	ldr	r0, [pc, #4]	@ (8005118 <__sfp_lock_acquire+0x8>)
 8005112:	f000 b93a 	b.w	800538a <__retarget_lock_acquire_recursive>
 8005116:	bf00      	nop
 8005118:	200008b1 	.word	0x200008b1

0800511c <__sfp_lock_release>:
 800511c:	4801      	ldr	r0, [pc, #4]	@ (8005124 <__sfp_lock_release+0x8>)
 800511e:	f000 b935 	b.w	800538c <__retarget_lock_release_recursive>
 8005122:	bf00      	nop
 8005124:	200008b1 	.word	0x200008b1

08005128 <__sinit>:
 8005128:	b510      	push	{r4, lr}
 800512a:	4604      	mov	r4, r0
 800512c:	f7ff fff0 	bl	8005110 <__sfp_lock_acquire>
 8005130:	6a23      	ldr	r3, [r4, #32]
 8005132:	b11b      	cbz	r3, 800513c <__sinit+0x14>
 8005134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005138:	f7ff bff0 	b.w	800511c <__sfp_lock_release>
 800513c:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <__sinit+0x28>)
 800513e:	6223      	str	r3, [r4, #32]
 8005140:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <__sinit+0x2c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1f5      	bne.n	8005134 <__sinit+0xc>
 8005148:	f7ff ffc4 	bl	80050d4 <global_stdio_init.part.0>
 800514c:	e7f2      	b.n	8005134 <__sinit+0xc>
 800514e:	bf00      	nop
 8005150:	08005095 	.word	0x08005095
 8005154:	200008a8 	.word	0x200008a8

08005158 <_fwalk_sglue>:
 8005158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800515c:	4607      	mov	r7, r0
 800515e:	4688      	mov	r8, r1
 8005160:	4614      	mov	r4, r2
 8005162:	2600      	movs	r6, #0
 8005164:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005168:	f1b9 0901 	subs.w	r9, r9, #1
 800516c:	d505      	bpl.n	800517a <_fwalk_sglue+0x22>
 800516e:	6824      	ldr	r4, [r4, #0]
 8005170:	2c00      	cmp	r4, #0
 8005172:	d1f7      	bne.n	8005164 <_fwalk_sglue+0xc>
 8005174:	4630      	mov	r0, r6
 8005176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800517a:	89ab      	ldrh	r3, [r5, #12]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d907      	bls.n	8005190 <_fwalk_sglue+0x38>
 8005180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005184:	3301      	adds	r3, #1
 8005186:	d003      	beq.n	8005190 <_fwalk_sglue+0x38>
 8005188:	4629      	mov	r1, r5
 800518a:	4638      	mov	r0, r7
 800518c:	47c0      	blx	r8
 800518e:	4306      	orrs	r6, r0
 8005190:	3568      	adds	r5, #104	@ 0x68
 8005192:	e7e9      	b.n	8005168 <_fwalk_sglue+0x10>

08005194 <siprintf>:
 8005194:	b40e      	push	{r1, r2, r3}
 8005196:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800519a:	b500      	push	{lr}
 800519c:	b09c      	sub	sp, #112	@ 0x70
 800519e:	ab1d      	add	r3, sp, #116	@ 0x74
 80051a0:	9002      	str	r0, [sp, #8]
 80051a2:	9006      	str	r0, [sp, #24]
 80051a4:	9107      	str	r1, [sp, #28]
 80051a6:	9104      	str	r1, [sp, #16]
 80051a8:	4808      	ldr	r0, [pc, #32]	@ (80051cc <siprintf+0x38>)
 80051aa:	4909      	ldr	r1, [pc, #36]	@ (80051d0 <siprintf+0x3c>)
 80051ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80051b0:	9105      	str	r1, [sp, #20]
 80051b2:	6800      	ldr	r0, [r0, #0]
 80051b4:	a902      	add	r1, sp, #8
 80051b6:	9301      	str	r3, [sp, #4]
 80051b8:	f002 fbd8 	bl	800796c <_svfiprintf_r>
 80051bc:	2200      	movs	r2, #0
 80051be:	9b02      	ldr	r3, [sp, #8]
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	b01c      	add	sp, #112	@ 0x70
 80051c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80051c8:	b003      	add	sp, #12
 80051ca:	4770      	bx	lr
 80051cc:	200000a8 	.word	0x200000a8
 80051d0:	ffff0208 	.word	0xffff0208

080051d4 <__sread>:
 80051d4:	b510      	push	{r4, lr}
 80051d6:	460c      	mov	r4, r1
 80051d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051dc:	f000 f886 	bl	80052ec <_read_r>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	bfab      	itete	ge
 80051e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051e6:	89a3      	ldrhlt	r3, [r4, #12]
 80051e8:	181b      	addge	r3, r3, r0
 80051ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051ee:	bfac      	ite	ge
 80051f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051f2:	81a3      	strhlt	r3, [r4, #12]
 80051f4:	bd10      	pop	{r4, pc}

080051f6 <__swrite>:
 80051f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051fa:	461f      	mov	r7, r3
 80051fc:	898b      	ldrh	r3, [r1, #12]
 80051fe:	4605      	mov	r5, r0
 8005200:	05db      	lsls	r3, r3, #23
 8005202:	460c      	mov	r4, r1
 8005204:	4616      	mov	r6, r2
 8005206:	d505      	bpl.n	8005214 <__swrite+0x1e>
 8005208:	2302      	movs	r3, #2
 800520a:	2200      	movs	r2, #0
 800520c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005210:	f000 f85a 	bl	80052c8 <_lseek_r>
 8005214:	89a3      	ldrh	r3, [r4, #12]
 8005216:	4632      	mov	r2, r6
 8005218:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800521c:	81a3      	strh	r3, [r4, #12]
 800521e:	4628      	mov	r0, r5
 8005220:	463b      	mov	r3, r7
 8005222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800522a:	f000 b871 	b.w	8005310 <_write_r>

0800522e <__sseek>:
 800522e:	b510      	push	{r4, lr}
 8005230:	460c      	mov	r4, r1
 8005232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005236:	f000 f847 	bl	80052c8 <_lseek_r>
 800523a:	1c43      	adds	r3, r0, #1
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	bf15      	itete	ne
 8005240:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005242:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005246:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800524a:	81a3      	strheq	r3, [r4, #12]
 800524c:	bf18      	it	ne
 800524e:	81a3      	strhne	r3, [r4, #12]
 8005250:	bd10      	pop	{r4, pc}

08005252 <__sclose>:
 8005252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005256:	f000 b827 	b.w	80052a8 <_close_r>

0800525a <memmove>:
 800525a:	4288      	cmp	r0, r1
 800525c:	b510      	push	{r4, lr}
 800525e:	eb01 0402 	add.w	r4, r1, r2
 8005262:	d902      	bls.n	800526a <memmove+0x10>
 8005264:	4284      	cmp	r4, r0
 8005266:	4623      	mov	r3, r4
 8005268:	d807      	bhi.n	800527a <memmove+0x20>
 800526a:	1e43      	subs	r3, r0, #1
 800526c:	42a1      	cmp	r1, r4
 800526e:	d008      	beq.n	8005282 <memmove+0x28>
 8005270:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005274:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005278:	e7f8      	b.n	800526c <memmove+0x12>
 800527a:	4601      	mov	r1, r0
 800527c:	4402      	add	r2, r0
 800527e:	428a      	cmp	r2, r1
 8005280:	d100      	bne.n	8005284 <memmove+0x2a>
 8005282:	bd10      	pop	{r4, pc}
 8005284:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005288:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800528c:	e7f7      	b.n	800527e <memmove+0x24>

0800528e <memset>:
 800528e:	4603      	mov	r3, r0
 8005290:	4402      	add	r2, r0
 8005292:	4293      	cmp	r3, r2
 8005294:	d100      	bne.n	8005298 <memset+0xa>
 8005296:	4770      	bx	lr
 8005298:	f803 1b01 	strb.w	r1, [r3], #1
 800529c:	e7f9      	b.n	8005292 <memset+0x4>
	...

080052a0 <_localeconv_r>:
 80052a0:	4800      	ldr	r0, [pc, #0]	@ (80052a4 <_localeconv_r+0x4>)
 80052a2:	4770      	bx	lr
 80052a4:	200001e8 	.word	0x200001e8

080052a8 <_close_r>:
 80052a8:	b538      	push	{r3, r4, r5, lr}
 80052aa:	2300      	movs	r3, #0
 80052ac:	4d05      	ldr	r5, [pc, #20]	@ (80052c4 <_close_r+0x1c>)
 80052ae:	4604      	mov	r4, r0
 80052b0:	4608      	mov	r0, r1
 80052b2:	602b      	str	r3, [r5, #0]
 80052b4:	f7fc fef7 	bl	80020a6 <_close>
 80052b8:	1c43      	adds	r3, r0, #1
 80052ba:	d102      	bne.n	80052c2 <_close_r+0x1a>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	b103      	cbz	r3, 80052c2 <_close_r+0x1a>
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	bd38      	pop	{r3, r4, r5, pc}
 80052c4:	200008ac 	.word	0x200008ac

080052c8 <_lseek_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4604      	mov	r4, r0
 80052cc:	4608      	mov	r0, r1
 80052ce:	4611      	mov	r1, r2
 80052d0:	2200      	movs	r2, #0
 80052d2:	4d05      	ldr	r5, [pc, #20]	@ (80052e8 <_lseek_r+0x20>)
 80052d4:	602a      	str	r2, [r5, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	f7fc ff09 	bl	80020ee <_lseek>
 80052dc:	1c43      	adds	r3, r0, #1
 80052de:	d102      	bne.n	80052e6 <_lseek_r+0x1e>
 80052e0:	682b      	ldr	r3, [r5, #0]
 80052e2:	b103      	cbz	r3, 80052e6 <_lseek_r+0x1e>
 80052e4:	6023      	str	r3, [r4, #0]
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
 80052e8:	200008ac 	.word	0x200008ac

080052ec <_read_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	4604      	mov	r4, r0
 80052f0:	4608      	mov	r0, r1
 80052f2:	4611      	mov	r1, r2
 80052f4:	2200      	movs	r2, #0
 80052f6:	4d05      	ldr	r5, [pc, #20]	@ (800530c <_read_r+0x20>)
 80052f8:	602a      	str	r2, [r5, #0]
 80052fa:	461a      	mov	r2, r3
 80052fc:	f7fc fe9a 	bl	8002034 <_read>
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	d102      	bne.n	800530a <_read_r+0x1e>
 8005304:	682b      	ldr	r3, [r5, #0]
 8005306:	b103      	cbz	r3, 800530a <_read_r+0x1e>
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	bd38      	pop	{r3, r4, r5, pc}
 800530c:	200008ac 	.word	0x200008ac

08005310 <_write_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	4604      	mov	r4, r0
 8005314:	4608      	mov	r0, r1
 8005316:	4611      	mov	r1, r2
 8005318:	2200      	movs	r2, #0
 800531a:	4d05      	ldr	r5, [pc, #20]	@ (8005330 <_write_r+0x20>)
 800531c:	602a      	str	r2, [r5, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	f7fc fea5 	bl	800206e <_write>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	d102      	bne.n	800532e <_write_r+0x1e>
 8005328:	682b      	ldr	r3, [r5, #0]
 800532a:	b103      	cbz	r3, 800532e <_write_r+0x1e>
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	bd38      	pop	{r3, r4, r5, pc}
 8005330:	200008ac 	.word	0x200008ac

08005334 <__errno>:
 8005334:	4b01      	ldr	r3, [pc, #4]	@ (800533c <__errno+0x8>)
 8005336:	6818      	ldr	r0, [r3, #0]
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	200000a8 	.word	0x200000a8

08005340 <__libc_init_array>:
 8005340:	b570      	push	{r4, r5, r6, lr}
 8005342:	2600      	movs	r6, #0
 8005344:	4d0c      	ldr	r5, [pc, #48]	@ (8005378 <__libc_init_array+0x38>)
 8005346:	4c0d      	ldr	r4, [pc, #52]	@ (800537c <__libc_init_array+0x3c>)
 8005348:	1b64      	subs	r4, r4, r5
 800534a:	10a4      	asrs	r4, r4, #2
 800534c:	42a6      	cmp	r6, r4
 800534e:	d109      	bne.n	8005364 <__libc_init_array+0x24>
 8005350:	f003 feb0 	bl	80090b4 <_init>
 8005354:	2600      	movs	r6, #0
 8005356:	4d0a      	ldr	r5, [pc, #40]	@ (8005380 <__libc_init_array+0x40>)
 8005358:	4c0a      	ldr	r4, [pc, #40]	@ (8005384 <__libc_init_array+0x44>)
 800535a:	1b64      	subs	r4, r4, r5
 800535c:	10a4      	asrs	r4, r4, #2
 800535e:	42a6      	cmp	r6, r4
 8005360:	d105      	bne.n	800536e <__libc_init_array+0x2e>
 8005362:	bd70      	pop	{r4, r5, r6, pc}
 8005364:	f855 3b04 	ldr.w	r3, [r5], #4
 8005368:	4798      	blx	r3
 800536a:	3601      	adds	r6, #1
 800536c:	e7ee      	b.n	800534c <__libc_init_array+0xc>
 800536e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005372:	4798      	blx	r3
 8005374:	3601      	adds	r6, #1
 8005376:	e7f2      	b.n	800535e <__libc_init_array+0x1e>
 8005378:	08009c88 	.word	0x08009c88
 800537c:	08009c88 	.word	0x08009c88
 8005380:	08009c88 	.word	0x08009c88
 8005384:	08009c8c 	.word	0x08009c8c

08005388 <__retarget_lock_init_recursive>:
 8005388:	4770      	bx	lr

0800538a <__retarget_lock_acquire_recursive>:
 800538a:	4770      	bx	lr

0800538c <__retarget_lock_release_recursive>:
 800538c:	4770      	bx	lr

0800538e <memchr>:
 800538e:	4603      	mov	r3, r0
 8005390:	b510      	push	{r4, lr}
 8005392:	b2c9      	uxtb	r1, r1
 8005394:	4402      	add	r2, r0
 8005396:	4293      	cmp	r3, r2
 8005398:	4618      	mov	r0, r3
 800539a:	d101      	bne.n	80053a0 <memchr+0x12>
 800539c:	2000      	movs	r0, #0
 800539e:	e003      	b.n	80053a8 <memchr+0x1a>
 80053a0:	7804      	ldrb	r4, [r0, #0]
 80053a2:	3301      	adds	r3, #1
 80053a4:	428c      	cmp	r4, r1
 80053a6:	d1f6      	bne.n	8005396 <memchr+0x8>
 80053a8:	bd10      	pop	{r4, pc}

080053aa <memcpy>:
 80053aa:	440a      	add	r2, r1
 80053ac:	4291      	cmp	r1, r2
 80053ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80053b2:	d100      	bne.n	80053b6 <memcpy+0xc>
 80053b4:	4770      	bx	lr
 80053b6:	b510      	push	{r4, lr}
 80053b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053bc:	4291      	cmp	r1, r2
 80053be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053c2:	d1f9      	bne.n	80053b8 <memcpy+0xe>
 80053c4:	bd10      	pop	{r4, pc}
	...

080053c8 <nanf>:
 80053c8:	4800      	ldr	r0, [pc, #0]	@ (80053cc <nanf+0x4>)
 80053ca:	4770      	bx	lr
 80053cc:	7fc00000 	.word	0x7fc00000

080053d0 <quorem>:
 80053d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d4:	6903      	ldr	r3, [r0, #16]
 80053d6:	690c      	ldr	r4, [r1, #16]
 80053d8:	4607      	mov	r7, r0
 80053da:	42a3      	cmp	r3, r4
 80053dc:	db7e      	blt.n	80054dc <quorem+0x10c>
 80053de:	3c01      	subs	r4, #1
 80053e0:	00a3      	lsls	r3, r4, #2
 80053e2:	f100 0514 	add.w	r5, r0, #20
 80053e6:	f101 0814 	add.w	r8, r1, #20
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053f0:	9301      	str	r3, [sp, #4]
 80053f2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053fa:	3301      	adds	r3, #1
 80053fc:	429a      	cmp	r2, r3
 80053fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8005402:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005406:	d32e      	bcc.n	8005466 <quorem+0x96>
 8005408:	f04f 0a00 	mov.w	sl, #0
 800540c:	46c4      	mov	ip, r8
 800540e:	46ae      	mov	lr, r5
 8005410:	46d3      	mov	fp, sl
 8005412:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005416:	b298      	uxth	r0, r3
 8005418:	fb06 a000 	mla	r0, r6, r0, sl
 800541c:	0c1b      	lsrs	r3, r3, #16
 800541e:	0c02      	lsrs	r2, r0, #16
 8005420:	fb06 2303 	mla	r3, r6, r3, r2
 8005424:	f8de 2000 	ldr.w	r2, [lr]
 8005428:	b280      	uxth	r0, r0
 800542a:	b292      	uxth	r2, r2
 800542c:	1a12      	subs	r2, r2, r0
 800542e:	445a      	add	r2, fp
 8005430:	f8de 0000 	ldr.w	r0, [lr]
 8005434:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005438:	b29b      	uxth	r3, r3
 800543a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800543e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005442:	b292      	uxth	r2, r2
 8005444:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005448:	45e1      	cmp	r9, ip
 800544a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800544e:	f84e 2b04 	str.w	r2, [lr], #4
 8005452:	d2de      	bcs.n	8005412 <quorem+0x42>
 8005454:	9b00      	ldr	r3, [sp, #0]
 8005456:	58eb      	ldr	r3, [r5, r3]
 8005458:	b92b      	cbnz	r3, 8005466 <quorem+0x96>
 800545a:	9b01      	ldr	r3, [sp, #4]
 800545c:	3b04      	subs	r3, #4
 800545e:	429d      	cmp	r5, r3
 8005460:	461a      	mov	r2, r3
 8005462:	d32f      	bcc.n	80054c4 <quorem+0xf4>
 8005464:	613c      	str	r4, [r7, #16]
 8005466:	4638      	mov	r0, r7
 8005468:	f001 f9c2 	bl	80067f0 <__mcmp>
 800546c:	2800      	cmp	r0, #0
 800546e:	db25      	blt.n	80054bc <quorem+0xec>
 8005470:	4629      	mov	r1, r5
 8005472:	2000      	movs	r0, #0
 8005474:	f858 2b04 	ldr.w	r2, [r8], #4
 8005478:	f8d1 c000 	ldr.w	ip, [r1]
 800547c:	fa1f fe82 	uxth.w	lr, r2
 8005480:	fa1f f38c 	uxth.w	r3, ip
 8005484:	eba3 030e 	sub.w	r3, r3, lr
 8005488:	4403      	add	r3, r0
 800548a:	0c12      	lsrs	r2, r2, #16
 800548c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005490:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005494:	b29b      	uxth	r3, r3
 8005496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800549a:	45c1      	cmp	r9, r8
 800549c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80054a0:	f841 3b04 	str.w	r3, [r1], #4
 80054a4:	d2e6      	bcs.n	8005474 <quorem+0xa4>
 80054a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054ae:	b922      	cbnz	r2, 80054ba <quorem+0xea>
 80054b0:	3b04      	subs	r3, #4
 80054b2:	429d      	cmp	r5, r3
 80054b4:	461a      	mov	r2, r3
 80054b6:	d30b      	bcc.n	80054d0 <quorem+0x100>
 80054b8:	613c      	str	r4, [r7, #16]
 80054ba:	3601      	adds	r6, #1
 80054bc:	4630      	mov	r0, r6
 80054be:	b003      	add	sp, #12
 80054c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	3b04      	subs	r3, #4
 80054c8:	2a00      	cmp	r2, #0
 80054ca:	d1cb      	bne.n	8005464 <quorem+0x94>
 80054cc:	3c01      	subs	r4, #1
 80054ce:	e7c6      	b.n	800545e <quorem+0x8e>
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	3b04      	subs	r3, #4
 80054d4:	2a00      	cmp	r2, #0
 80054d6:	d1ef      	bne.n	80054b8 <quorem+0xe8>
 80054d8:	3c01      	subs	r4, #1
 80054da:	e7ea      	b.n	80054b2 <quorem+0xe2>
 80054dc:	2000      	movs	r0, #0
 80054de:	e7ee      	b.n	80054be <quorem+0xee>

080054e0 <_dtoa_r>:
 80054e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e4:	4614      	mov	r4, r2
 80054e6:	461d      	mov	r5, r3
 80054e8:	69c7      	ldr	r7, [r0, #28]
 80054ea:	b097      	sub	sp, #92	@ 0x5c
 80054ec:	4683      	mov	fp, r0
 80054ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80054f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80054f4:	b97f      	cbnz	r7, 8005516 <_dtoa_r+0x36>
 80054f6:	2010      	movs	r0, #16
 80054f8:	f000 fe02 	bl	8006100 <malloc>
 80054fc:	4602      	mov	r2, r0
 80054fe:	f8cb 001c 	str.w	r0, [fp, #28]
 8005502:	b920      	cbnz	r0, 800550e <_dtoa_r+0x2e>
 8005504:	21ef      	movs	r1, #239	@ 0xef
 8005506:	4ba8      	ldr	r3, [pc, #672]	@ (80057a8 <_dtoa_r+0x2c8>)
 8005508:	48a8      	ldr	r0, [pc, #672]	@ (80057ac <_dtoa_r+0x2cc>)
 800550a:	f002 fbfb 	bl	8007d04 <__assert_func>
 800550e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005512:	6007      	str	r7, [r0, #0]
 8005514:	60c7      	str	r7, [r0, #12]
 8005516:	f8db 301c 	ldr.w	r3, [fp, #28]
 800551a:	6819      	ldr	r1, [r3, #0]
 800551c:	b159      	cbz	r1, 8005536 <_dtoa_r+0x56>
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	2301      	movs	r3, #1
 8005522:	4093      	lsls	r3, r2
 8005524:	604a      	str	r2, [r1, #4]
 8005526:	608b      	str	r3, [r1, #8]
 8005528:	4658      	mov	r0, fp
 800552a:	f000 fedf 	bl	80062ec <_Bfree>
 800552e:	2200      	movs	r2, #0
 8005530:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	1e2b      	subs	r3, r5, #0
 8005538:	bfaf      	iteee	ge
 800553a:	2300      	movge	r3, #0
 800553c:	2201      	movlt	r2, #1
 800553e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005542:	9303      	strlt	r3, [sp, #12]
 8005544:	bfa8      	it	ge
 8005546:	6033      	strge	r3, [r6, #0]
 8005548:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800554c:	4b98      	ldr	r3, [pc, #608]	@ (80057b0 <_dtoa_r+0x2d0>)
 800554e:	bfb8      	it	lt
 8005550:	6032      	strlt	r2, [r6, #0]
 8005552:	ea33 0308 	bics.w	r3, r3, r8
 8005556:	d112      	bne.n	800557e <_dtoa_r+0x9e>
 8005558:	f242 730f 	movw	r3, #9999	@ 0x270f
 800555c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800555e:	6013      	str	r3, [r2, #0]
 8005560:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005564:	4323      	orrs	r3, r4
 8005566:	f000 8550 	beq.w	800600a <_dtoa_r+0xb2a>
 800556a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800556c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80057b4 <_dtoa_r+0x2d4>
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8552 	beq.w	800601a <_dtoa_r+0xb3a>
 8005576:	f10a 0303 	add.w	r3, sl, #3
 800557a:	f000 bd4c 	b.w	8006016 <_dtoa_r+0xb36>
 800557e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005582:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005586:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800558a:	2200      	movs	r2, #0
 800558c:	2300      	movs	r3, #0
 800558e:	f7fb fa0b 	bl	80009a8 <__aeabi_dcmpeq>
 8005592:	4607      	mov	r7, r0
 8005594:	b158      	cbz	r0, 80055ae <_dtoa_r+0xce>
 8005596:	2301      	movs	r3, #1
 8005598:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800559e:	b113      	cbz	r3, 80055a6 <_dtoa_r+0xc6>
 80055a0:	4b85      	ldr	r3, [pc, #532]	@ (80057b8 <_dtoa_r+0x2d8>)
 80055a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80057bc <_dtoa_r+0x2dc>
 80055aa:	f000 bd36 	b.w	800601a <_dtoa_r+0xb3a>
 80055ae:	ab14      	add	r3, sp, #80	@ 0x50
 80055b0:	9301      	str	r3, [sp, #4]
 80055b2:	ab15      	add	r3, sp, #84	@ 0x54
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	4658      	mov	r0, fp
 80055b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80055bc:	f001 fa30 	bl	8006a20 <__d2b>
 80055c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80055c4:	4681      	mov	r9, r0
 80055c6:	2e00      	cmp	r6, #0
 80055c8:	d077      	beq.n	80056ba <_dtoa_r+0x1da>
 80055ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80055e2:	4619      	mov	r1, r3
 80055e4:	2200      	movs	r2, #0
 80055e6:	4b76      	ldr	r3, [pc, #472]	@ (80057c0 <_dtoa_r+0x2e0>)
 80055e8:	f7fa fdbe 	bl	8000168 <__aeabi_dsub>
 80055ec:	a368      	add	r3, pc, #416	@ (adr r3, 8005790 <_dtoa_r+0x2b0>)
 80055ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f2:	f7fa ff71 	bl	80004d8 <__aeabi_dmul>
 80055f6:	a368      	add	r3, pc, #416	@ (adr r3, 8005798 <_dtoa_r+0x2b8>)
 80055f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fc:	f7fa fdb6 	bl	800016c <__adddf3>
 8005600:	4604      	mov	r4, r0
 8005602:	4630      	mov	r0, r6
 8005604:	460d      	mov	r5, r1
 8005606:	f7fa fefd 	bl	8000404 <__aeabi_i2d>
 800560a:	a365      	add	r3, pc, #404	@ (adr r3, 80057a0 <_dtoa_r+0x2c0>)
 800560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005610:	f7fa ff62 	bl	80004d8 <__aeabi_dmul>
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	4620      	mov	r0, r4
 800561a:	4629      	mov	r1, r5
 800561c:	f7fa fda6 	bl	800016c <__adddf3>
 8005620:	4604      	mov	r4, r0
 8005622:	460d      	mov	r5, r1
 8005624:	f7fb fa08 	bl	8000a38 <__aeabi_d2iz>
 8005628:	2200      	movs	r2, #0
 800562a:	4607      	mov	r7, r0
 800562c:	2300      	movs	r3, #0
 800562e:	4620      	mov	r0, r4
 8005630:	4629      	mov	r1, r5
 8005632:	f7fb f9c3 	bl	80009bc <__aeabi_dcmplt>
 8005636:	b140      	cbz	r0, 800564a <_dtoa_r+0x16a>
 8005638:	4638      	mov	r0, r7
 800563a:	f7fa fee3 	bl	8000404 <__aeabi_i2d>
 800563e:	4622      	mov	r2, r4
 8005640:	462b      	mov	r3, r5
 8005642:	f7fb f9b1 	bl	80009a8 <__aeabi_dcmpeq>
 8005646:	b900      	cbnz	r0, 800564a <_dtoa_r+0x16a>
 8005648:	3f01      	subs	r7, #1
 800564a:	2f16      	cmp	r7, #22
 800564c:	d853      	bhi.n	80056f6 <_dtoa_r+0x216>
 800564e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005652:	4b5c      	ldr	r3, [pc, #368]	@ (80057c4 <_dtoa_r+0x2e4>)
 8005654:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565c:	f7fb f9ae 	bl	80009bc <__aeabi_dcmplt>
 8005660:	2800      	cmp	r0, #0
 8005662:	d04a      	beq.n	80056fa <_dtoa_r+0x21a>
 8005664:	2300      	movs	r3, #0
 8005666:	3f01      	subs	r7, #1
 8005668:	930f      	str	r3, [sp, #60]	@ 0x3c
 800566a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800566c:	1b9b      	subs	r3, r3, r6
 800566e:	1e5a      	subs	r2, r3, #1
 8005670:	bf46      	itte	mi
 8005672:	f1c3 0801 	rsbmi	r8, r3, #1
 8005676:	2300      	movmi	r3, #0
 8005678:	f04f 0800 	movpl.w	r8, #0
 800567c:	9209      	str	r2, [sp, #36]	@ 0x24
 800567e:	bf48      	it	mi
 8005680:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005682:	2f00      	cmp	r7, #0
 8005684:	db3b      	blt.n	80056fe <_dtoa_r+0x21e>
 8005686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005688:	970e      	str	r7, [sp, #56]	@ 0x38
 800568a:	443b      	add	r3, r7
 800568c:	9309      	str	r3, [sp, #36]	@ 0x24
 800568e:	2300      	movs	r3, #0
 8005690:	930a      	str	r3, [sp, #40]	@ 0x28
 8005692:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005694:	2b09      	cmp	r3, #9
 8005696:	d866      	bhi.n	8005766 <_dtoa_r+0x286>
 8005698:	2b05      	cmp	r3, #5
 800569a:	bfc4      	itt	gt
 800569c:	3b04      	subgt	r3, #4
 800569e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80056a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056a2:	bfc8      	it	gt
 80056a4:	2400      	movgt	r4, #0
 80056a6:	f1a3 0302 	sub.w	r3, r3, #2
 80056aa:	bfd8      	it	le
 80056ac:	2401      	movle	r4, #1
 80056ae:	2b03      	cmp	r3, #3
 80056b0:	d864      	bhi.n	800577c <_dtoa_r+0x29c>
 80056b2:	e8df f003 	tbb	[pc, r3]
 80056b6:	382b      	.short	0x382b
 80056b8:	5636      	.short	0x5636
 80056ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80056be:	441e      	add	r6, r3
 80056c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80056c4:	2b20      	cmp	r3, #32
 80056c6:	bfc1      	itttt	gt
 80056c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80056cc:	fa08 f803 	lslgt.w	r8, r8, r3
 80056d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80056d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056d8:	bfd6      	itet	le
 80056da:	f1c3 0320 	rsble	r3, r3, #32
 80056de:	ea48 0003 	orrgt.w	r0, r8, r3
 80056e2:	fa04 f003 	lslle.w	r0, r4, r3
 80056e6:	f7fa fe7d 	bl	80003e4 <__aeabi_ui2d>
 80056ea:	2201      	movs	r2, #1
 80056ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80056f0:	3e01      	subs	r6, #1
 80056f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80056f4:	e775      	b.n	80055e2 <_dtoa_r+0x102>
 80056f6:	2301      	movs	r3, #1
 80056f8:	e7b6      	b.n	8005668 <_dtoa_r+0x188>
 80056fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80056fc:	e7b5      	b.n	800566a <_dtoa_r+0x18a>
 80056fe:	427b      	negs	r3, r7
 8005700:	930a      	str	r3, [sp, #40]	@ 0x28
 8005702:	2300      	movs	r3, #0
 8005704:	eba8 0807 	sub.w	r8, r8, r7
 8005708:	930e      	str	r3, [sp, #56]	@ 0x38
 800570a:	e7c2      	b.n	8005692 <_dtoa_r+0x1b2>
 800570c:	2300      	movs	r3, #0
 800570e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005710:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005712:	2b00      	cmp	r3, #0
 8005714:	dc35      	bgt.n	8005782 <_dtoa_r+0x2a2>
 8005716:	2301      	movs	r3, #1
 8005718:	461a      	mov	r2, r3
 800571a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800571e:	9221      	str	r2, [sp, #132]	@ 0x84
 8005720:	e00b      	b.n	800573a <_dtoa_r+0x25a>
 8005722:	2301      	movs	r3, #1
 8005724:	e7f3      	b.n	800570e <_dtoa_r+0x22e>
 8005726:	2300      	movs	r3, #0
 8005728:	930b      	str	r3, [sp, #44]	@ 0x2c
 800572a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	9308      	str	r3, [sp, #32]
 8005730:	3301      	adds	r3, #1
 8005732:	2b01      	cmp	r3, #1
 8005734:	9307      	str	r3, [sp, #28]
 8005736:	bfb8      	it	lt
 8005738:	2301      	movlt	r3, #1
 800573a:	2100      	movs	r1, #0
 800573c:	2204      	movs	r2, #4
 800573e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005742:	f102 0514 	add.w	r5, r2, #20
 8005746:	429d      	cmp	r5, r3
 8005748:	d91f      	bls.n	800578a <_dtoa_r+0x2aa>
 800574a:	6041      	str	r1, [r0, #4]
 800574c:	4658      	mov	r0, fp
 800574e:	f000 fd8d 	bl	800626c <_Balloc>
 8005752:	4682      	mov	sl, r0
 8005754:	2800      	cmp	r0, #0
 8005756:	d139      	bne.n	80057cc <_dtoa_r+0x2ec>
 8005758:	4602      	mov	r2, r0
 800575a:	f240 11af 	movw	r1, #431	@ 0x1af
 800575e:	4b1a      	ldr	r3, [pc, #104]	@ (80057c8 <_dtoa_r+0x2e8>)
 8005760:	e6d2      	b.n	8005508 <_dtoa_r+0x28>
 8005762:	2301      	movs	r3, #1
 8005764:	e7e0      	b.n	8005728 <_dtoa_r+0x248>
 8005766:	2401      	movs	r4, #1
 8005768:	2300      	movs	r3, #0
 800576a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800576c:	9320      	str	r3, [sp, #128]	@ 0x80
 800576e:	f04f 33ff 	mov.w	r3, #4294967295
 8005772:	2200      	movs	r2, #0
 8005774:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005778:	2312      	movs	r3, #18
 800577a:	e7d0      	b.n	800571e <_dtoa_r+0x23e>
 800577c:	2301      	movs	r3, #1
 800577e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005780:	e7f5      	b.n	800576e <_dtoa_r+0x28e>
 8005782:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005784:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005788:	e7d7      	b.n	800573a <_dtoa_r+0x25a>
 800578a:	3101      	adds	r1, #1
 800578c:	0052      	lsls	r2, r2, #1
 800578e:	e7d8      	b.n	8005742 <_dtoa_r+0x262>
 8005790:	636f4361 	.word	0x636f4361
 8005794:	3fd287a7 	.word	0x3fd287a7
 8005798:	8b60c8b3 	.word	0x8b60c8b3
 800579c:	3fc68a28 	.word	0x3fc68a28
 80057a0:	509f79fb 	.word	0x509f79fb
 80057a4:	3fd34413 	.word	0x3fd34413
 80057a8:	08009828 	.word	0x08009828
 80057ac:	0800983f 	.word	0x0800983f
 80057b0:	7ff00000 	.word	0x7ff00000
 80057b4:	08009824 	.word	0x08009824
 80057b8:	080097f3 	.word	0x080097f3
 80057bc:	080097f2 	.word	0x080097f2
 80057c0:	3ff80000 	.word	0x3ff80000
 80057c4:	08009938 	.word	0x08009938
 80057c8:	08009897 	.word	0x08009897
 80057cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057d0:	6018      	str	r0, [r3, #0]
 80057d2:	9b07      	ldr	r3, [sp, #28]
 80057d4:	2b0e      	cmp	r3, #14
 80057d6:	f200 80a4 	bhi.w	8005922 <_dtoa_r+0x442>
 80057da:	2c00      	cmp	r4, #0
 80057dc:	f000 80a1 	beq.w	8005922 <_dtoa_r+0x442>
 80057e0:	2f00      	cmp	r7, #0
 80057e2:	dd33      	ble.n	800584c <_dtoa_r+0x36c>
 80057e4:	4b86      	ldr	r3, [pc, #536]	@ (8005a00 <_dtoa_r+0x520>)
 80057e6:	f007 020f 	and.w	r2, r7, #15
 80057ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057ee:	05f8      	lsls	r0, r7, #23
 80057f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80057f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80057f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80057fc:	d516      	bpl.n	800582c <_dtoa_r+0x34c>
 80057fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005802:	4b80      	ldr	r3, [pc, #512]	@ (8005a04 <_dtoa_r+0x524>)
 8005804:	2603      	movs	r6, #3
 8005806:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800580a:	f7fa ff8f 	bl	800072c <__aeabi_ddiv>
 800580e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005812:	f004 040f 	and.w	r4, r4, #15
 8005816:	4d7b      	ldr	r5, [pc, #492]	@ (8005a04 <_dtoa_r+0x524>)
 8005818:	b954      	cbnz	r4, 8005830 <_dtoa_r+0x350>
 800581a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800581e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005822:	f7fa ff83 	bl	800072c <__aeabi_ddiv>
 8005826:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800582a:	e028      	b.n	800587e <_dtoa_r+0x39e>
 800582c:	2602      	movs	r6, #2
 800582e:	e7f2      	b.n	8005816 <_dtoa_r+0x336>
 8005830:	07e1      	lsls	r1, r4, #31
 8005832:	d508      	bpl.n	8005846 <_dtoa_r+0x366>
 8005834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005838:	e9d5 2300 	ldrd	r2, r3, [r5]
 800583c:	f7fa fe4c 	bl	80004d8 <__aeabi_dmul>
 8005840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005844:	3601      	adds	r6, #1
 8005846:	1064      	asrs	r4, r4, #1
 8005848:	3508      	adds	r5, #8
 800584a:	e7e5      	b.n	8005818 <_dtoa_r+0x338>
 800584c:	f000 80d2 	beq.w	80059f4 <_dtoa_r+0x514>
 8005850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005854:	427c      	negs	r4, r7
 8005856:	4b6a      	ldr	r3, [pc, #424]	@ (8005a00 <_dtoa_r+0x520>)
 8005858:	f004 020f 	and.w	r2, r4, #15
 800585c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005864:	f7fa fe38 	bl	80004d8 <__aeabi_dmul>
 8005868:	2602      	movs	r6, #2
 800586a:	2300      	movs	r3, #0
 800586c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005870:	4d64      	ldr	r5, [pc, #400]	@ (8005a04 <_dtoa_r+0x524>)
 8005872:	1124      	asrs	r4, r4, #4
 8005874:	2c00      	cmp	r4, #0
 8005876:	f040 80b2 	bne.w	80059de <_dtoa_r+0x4fe>
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1d3      	bne.n	8005826 <_dtoa_r+0x346>
 800587e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005882:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005884:	2b00      	cmp	r3, #0
 8005886:	f000 80b7 	beq.w	80059f8 <_dtoa_r+0x518>
 800588a:	2200      	movs	r2, #0
 800588c:	4620      	mov	r0, r4
 800588e:	4629      	mov	r1, r5
 8005890:	4b5d      	ldr	r3, [pc, #372]	@ (8005a08 <_dtoa_r+0x528>)
 8005892:	f7fb f893 	bl	80009bc <__aeabi_dcmplt>
 8005896:	2800      	cmp	r0, #0
 8005898:	f000 80ae 	beq.w	80059f8 <_dtoa_r+0x518>
 800589c:	9b07      	ldr	r3, [sp, #28]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 80aa 	beq.w	80059f8 <_dtoa_r+0x518>
 80058a4:	9b08      	ldr	r3, [sp, #32]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	dd37      	ble.n	800591a <_dtoa_r+0x43a>
 80058aa:	1e7b      	subs	r3, r7, #1
 80058ac:	4620      	mov	r0, r4
 80058ae:	9304      	str	r3, [sp, #16]
 80058b0:	2200      	movs	r2, #0
 80058b2:	4629      	mov	r1, r5
 80058b4:	4b55      	ldr	r3, [pc, #340]	@ (8005a0c <_dtoa_r+0x52c>)
 80058b6:	f7fa fe0f 	bl	80004d8 <__aeabi_dmul>
 80058ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058be:	9c08      	ldr	r4, [sp, #32]
 80058c0:	3601      	adds	r6, #1
 80058c2:	4630      	mov	r0, r6
 80058c4:	f7fa fd9e 	bl	8000404 <__aeabi_i2d>
 80058c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058cc:	f7fa fe04 	bl	80004d8 <__aeabi_dmul>
 80058d0:	2200      	movs	r2, #0
 80058d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005a10 <_dtoa_r+0x530>)
 80058d4:	f7fa fc4a 	bl	800016c <__adddf3>
 80058d8:	4605      	mov	r5, r0
 80058da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058de:	2c00      	cmp	r4, #0
 80058e0:	f040 809a 	bne.w	8005a18 <_dtoa_r+0x538>
 80058e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005a14 <_dtoa_r+0x534>)
 80058ec:	f7fa fc3c 	bl	8000168 <__aeabi_dsub>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058f8:	462a      	mov	r2, r5
 80058fa:	4633      	mov	r3, r6
 80058fc:	f7fb f87c 	bl	80009f8 <__aeabi_dcmpgt>
 8005900:	2800      	cmp	r0, #0
 8005902:	f040 828e 	bne.w	8005e22 <_dtoa_r+0x942>
 8005906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800590a:	462a      	mov	r2, r5
 800590c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005910:	f7fb f854 	bl	80009bc <__aeabi_dcmplt>
 8005914:	2800      	cmp	r0, #0
 8005916:	f040 8127 	bne.w	8005b68 <_dtoa_r+0x688>
 800591a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800591e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005922:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005924:	2b00      	cmp	r3, #0
 8005926:	f2c0 8163 	blt.w	8005bf0 <_dtoa_r+0x710>
 800592a:	2f0e      	cmp	r7, #14
 800592c:	f300 8160 	bgt.w	8005bf0 <_dtoa_r+0x710>
 8005930:	4b33      	ldr	r3, [pc, #204]	@ (8005a00 <_dtoa_r+0x520>)
 8005932:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005936:	e9d3 3400 	ldrd	r3, r4, [r3]
 800593a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800593e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005940:	2b00      	cmp	r3, #0
 8005942:	da03      	bge.n	800594c <_dtoa_r+0x46c>
 8005944:	9b07      	ldr	r3, [sp, #28]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f340 8100 	ble.w	8005b4c <_dtoa_r+0x66c>
 800594c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005950:	4656      	mov	r6, sl
 8005952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005956:	4620      	mov	r0, r4
 8005958:	4629      	mov	r1, r5
 800595a:	f7fa fee7 	bl	800072c <__aeabi_ddiv>
 800595e:	f7fb f86b 	bl	8000a38 <__aeabi_d2iz>
 8005962:	4680      	mov	r8, r0
 8005964:	f7fa fd4e 	bl	8000404 <__aeabi_i2d>
 8005968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800596c:	f7fa fdb4 	bl	80004d8 <__aeabi_dmul>
 8005970:	4602      	mov	r2, r0
 8005972:	460b      	mov	r3, r1
 8005974:	4620      	mov	r0, r4
 8005976:	4629      	mov	r1, r5
 8005978:	f7fa fbf6 	bl	8000168 <__aeabi_dsub>
 800597c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005980:	9d07      	ldr	r5, [sp, #28]
 8005982:	f806 4b01 	strb.w	r4, [r6], #1
 8005986:	eba6 040a 	sub.w	r4, r6, sl
 800598a:	42a5      	cmp	r5, r4
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	f040 8116 	bne.w	8005bc0 <_dtoa_r+0x6e0>
 8005994:	f7fa fbea 	bl	800016c <__adddf3>
 8005998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800599c:	4604      	mov	r4, r0
 800599e:	460d      	mov	r5, r1
 80059a0:	f7fb f82a 	bl	80009f8 <__aeabi_dcmpgt>
 80059a4:	2800      	cmp	r0, #0
 80059a6:	f040 80f8 	bne.w	8005b9a <_dtoa_r+0x6ba>
 80059aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059ae:	4620      	mov	r0, r4
 80059b0:	4629      	mov	r1, r5
 80059b2:	f7fa fff9 	bl	80009a8 <__aeabi_dcmpeq>
 80059b6:	b118      	cbz	r0, 80059c0 <_dtoa_r+0x4e0>
 80059b8:	f018 0f01 	tst.w	r8, #1
 80059bc:	f040 80ed 	bne.w	8005b9a <_dtoa_r+0x6ba>
 80059c0:	4649      	mov	r1, r9
 80059c2:	4658      	mov	r0, fp
 80059c4:	f000 fc92 	bl	80062ec <_Bfree>
 80059c8:	2300      	movs	r3, #0
 80059ca:	7033      	strb	r3, [r6, #0]
 80059cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80059ce:	3701      	adds	r7, #1
 80059d0:	601f      	str	r7, [r3, #0]
 80059d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 8320 	beq.w	800601a <_dtoa_r+0xb3a>
 80059da:	601e      	str	r6, [r3, #0]
 80059dc:	e31d      	b.n	800601a <_dtoa_r+0xb3a>
 80059de:	07e2      	lsls	r2, r4, #31
 80059e0:	d505      	bpl.n	80059ee <_dtoa_r+0x50e>
 80059e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059e6:	f7fa fd77 	bl	80004d8 <__aeabi_dmul>
 80059ea:	2301      	movs	r3, #1
 80059ec:	3601      	adds	r6, #1
 80059ee:	1064      	asrs	r4, r4, #1
 80059f0:	3508      	adds	r5, #8
 80059f2:	e73f      	b.n	8005874 <_dtoa_r+0x394>
 80059f4:	2602      	movs	r6, #2
 80059f6:	e742      	b.n	800587e <_dtoa_r+0x39e>
 80059f8:	9c07      	ldr	r4, [sp, #28]
 80059fa:	9704      	str	r7, [sp, #16]
 80059fc:	e761      	b.n	80058c2 <_dtoa_r+0x3e2>
 80059fe:	bf00      	nop
 8005a00:	08009938 	.word	0x08009938
 8005a04:	08009910 	.word	0x08009910
 8005a08:	3ff00000 	.word	0x3ff00000
 8005a0c:	40240000 	.word	0x40240000
 8005a10:	401c0000 	.word	0x401c0000
 8005a14:	40140000 	.word	0x40140000
 8005a18:	4b70      	ldr	r3, [pc, #448]	@ (8005bdc <_dtoa_r+0x6fc>)
 8005a1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a24:	4454      	add	r4, sl
 8005a26:	2900      	cmp	r1, #0
 8005a28:	d045      	beq.n	8005ab6 <_dtoa_r+0x5d6>
 8005a2a:	2000      	movs	r0, #0
 8005a2c:	496c      	ldr	r1, [pc, #432]	@ (8005be0 <_dtoa_r+0x700>)
 8005a2e:	f7fa fe7d 	bl	800072c <__aeabi_ddiv>
 8005a32:	4633      	mov	r3, r6
 8005a34:	462a      	mov	r2, r5
 8005a36:	f7fa fb97 	bl	8000168 <__aeabi_dsub>
 8005a3a:	4656      	mov	r6, sl
 8005a3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a44:	f7fa fff8 	bl	8000a38 <__aeabi_d2iz>
 8005a48:	4605      	mov	r5, r0
 8005a4a:	f7fa fcdb 	bl	8000404 <__aeabi_i2d>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a56:	f7fa fb87 	bl	8000168 <__aeabi_dsub>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	3530      	adds	r5, #48	@ 0x30
 8005a60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a68:	f806 5b01 	strb.w	r5, [r6], #1
 8005a6c:	f7fa ffa6 	bl	80009bc <__aeabi_dcmplt>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	d163      	bne.n	8005b3c <_dtoa_r+0x65c>
 8005a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a78:	2000      	movs	r0, #0
 8005a7a:	495a      	ldr	r1, [pc, #360]	@ (8005be4 <_dtoa_r+0x704>)
 8005a7c:	f7fa fb74 	bl	8000168 <__aeabi_dsub>
 8005a80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a84:	f7fa ff9a 	bl	80009bc <__aeabi_dcmplt>
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	f040 8087 	bne.w	8005b9c <_dtoa_r+0x6bc>
 8005a8e:	42a6      	cmp	r6, r4
 8005a90:	f43f af43 	beq.w	800591a <_dtoa_r+0x43a>
 8005a94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a98:	2200      	movs	r2, #0
 8005a9a:	4b53      	ldr	r3, [pc, #332]	@ (8005be8 <_dtoa_r+0x708>)
 8005a9c:	f7fa fd1c 	bl	80004d8 <__aeabi_dmul>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8005be8 <_dtoa_r+0x708>)
 8005aac:	f7fa fd14 	bl	80004d8 <__aeabi_dmul>
 8005ab0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ab4:	e7c4      	b.n	8005a40 <_dtoa_r+0x560>
 8005ab6:	4631      	mov	r1, r6
 8005ab8:	4628      	mov	r0, r5
 8005aba:	f7fa fd0d 	bl	80004d8 <__aeabi_dmul>
 8005abe:	4656      	mov	r6, sl
 8005ac0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ac4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aca:	f7fa ffb5 	bl	8000a38 <__aeabi_d2iz>
 8005ace:	4605      	mov	r5, r0
 8005ad0:	f7fa fc98 	bl	8000404 <__aeabi_i2d>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005adc:	f7fa fb44 	bl	8000168 <__aeabi_dsub>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	3530      	adds	r5, #48	@ 0x30
 8005ae6:	f806 5b01 	strb.w	r5, [r6], #1
 8005aea:	42a6      	cmp	r6, r4
 8005aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005af0:	f04f 0200 	mov.w	r2, #0
 8005af4:	d124      	bne.n	8005b40 <_dtoa_r+0x660>
 8005af6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005afa:	4b39      	ldr	r3, [pc, #228]	@ (8005be0 <_dtoa_r+0x700>)
 8005afc:	f7fa fb36 	bl	800016c <__adddf3>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b08:	f7fa ff76 	bl	80009f8 <__aeabi_dcmpgt>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d145      	bne.n	8005b9c <_dtoa_r+0x6bc>
 8005b10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b14:	2000      	movs	r0, #0
 8005b16:	4932      	ldr	r1, [pc, #200]	@ (8005be0 <_dtoa_r+0x700>)
 8005b18:	f7fa fb26 	bl	8000168 <__aeabi_dsub>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b24:	f7fa ff4a 	bl	80009bc <__aeabi_dcmplt>
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	f43f aef6 	beq.w	800591a <_dtoa_r+0x43a>
 8005b2e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005b30:	1e73      	subs	r3, r6, #1
 8005b32:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b38:	2b30      	cmp	r3, #48	@ 0x30
 8005b3a:	d0f8      	beq.n	8005b2e <_dtoa_r+0x64e>
 8005b3c:	9f04      	ldr	r7, [sp, #16]
 8005b3e:	e73f      	b.n	80059c0 <_dtoa_r+0x4e0>
 8005b40:	4b29      	ldr	r3, [pc, #164]	@ (8005be8 <_dtoa_r+0x708>)
 8005b42:	f7fa fcc9 	bl	80004d8 <__aeabi_dmul>
 8005b46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b4a:	e7bc      	b.n	8005ac6 <_dtoa_r+0x5e6>
 8005b4c:	d10c      	bne.n	8005b68 <_dtoa_r+0x688>
 8005b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b52:	2200      	movs	r2, #0
 8005b54:	4b25      	ldr	r3, [pc, #148]	@ (8005bec <_dtoa_r+0x70c>)
 8005b56:	f7fa fcbf 	bl	80004d8 <__aeabi_dmul>
 8005b5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b5e:	f7fa ff41 	bl	80009e4 <__aeabi_dcmpge>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	f000 815b 	beq.w	8005e1e <_dtoa_r+0x93e>
 8005b68:	2400      	movs	r4, #0
 8005b6a:	4625      	mov	r5, r4
 8005b6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b6e:	4656      	mov	r6, sl
 8005b70:	43db      	mvns	r3, r3
 8005b72:	9304      	str	r3, [sp, #16]
 8005b74:	2700      	movs	r7, #0
 8005b76:	4621      	mov	r1, r4
 8005b78:	4658      	mov	r0, fp
 8005b7a:	f000 fbb7 	bl	80062ec <_Bfree>
 8005b7e:	2d00      	cmp	r5, #0
 8005b80:	d0dc      	beq.n	8005b3c <_dtoa_r+0x65c>
 8005b82:	b12f      	cbz	r7, 8005b90 <_dtoa_r+0x6b0>
 8005b84:	42af      	cmp	r7, r5
 8005b86:	d003      	beq.n	8005b90 <_dtoa_r+0x6b0>
 8005b88:	4639      	mov	r1, r7
 8005b8a:	4658      	mov	r0, fp
 8005b8c:	f000 fbae 	bl	80062ec <_Bfree>
 8005b90:	4629      	mov	r1, r5
 8005b92:	4658      	mov	r0, fp
 8005b94:	f000 fbaa 	bl	80062ec <_Bfree>
 8005b98:	e7d0      	b.n	8005b3c <_dtoa_r+0x65c>
 8005b9a:	9704      	str	r7, [sp, #16]
 8005b9c:	4633      	mov	r3, r6
 8005b9e:	461e      	mov	r6, r3
 8005ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ba4:	2a39      	cmp	r2, #57	@ 0x39
 8005ba6:	d107      	bne.n	8005bb8 <_dtoa_r+0x6d8>
 8005ba8:	459a      	cmp	sl, r3
 8005baa:	d1f8      	bne.n	8005b9e <_dtoa_r+0x6be>
 8005bac:	9a04      	ldr	r2, [sp, #16]
 8005bae:	3201      	adds	r2, #1
 8005bb0:	9204      	str	r2, [sp, #16]
 8005bb2:	2230      	movs	r2, #48	@ 0x30
 8005bb4:	f88a 2000 	strb.w	r2, [sl]
 8005bb8:	781a      	ldrb	r2, [r3, #0]
 8005bba:	3201      	adds	r2, #1
 8005bbc:	701a      	strb	r2, [r3, #0]
 8005bbe:	e7bd      	b.n	8005b3c <_dtoa_r+0x65c>
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	4b09      	ldr	r3, [pc, #36]	@ (8005be8 <_dtoa_r+0x708>)
 8005bc4:	f7fa fc88 	bl	80004d8 <__aeabi_dmul>
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2300      	movs	r3, #0
 8005bcc:	4604      	mov	r4, r0
 8005bce:	460d      	mov	r5, r1
 8005bd0:	f7fa feea 	bl	80009a8 <__aeabi_dcmpeq>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	f43f aebc 	beq.w	8005952 <_dtoa_r+0x472>
 8005bda:	e6f1      	b.n	80059c0 <_dtoa_r+0x4e0>
 8005bdc:	08009938 	.word	0x08009938
 8005be0:	3fe00000 	.word	0x3fe00000
 8005be4:	3ff00000 	.word	0x3ff00000
 8005be8:	40240000 	.word	0x40240000
 8005bec:	40140000 	.word	0x40140000
 8005bf0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bf2:	2a00      	cmp	r2, #0
 8005bf4:	f000 80db 	beq.w	8005dae <_dtoa_r+0x8ce>
 8005bf8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005bfa:	2a01      	cmp	r2, #1
 8005bfc:	f300 80bf 	bgt.w	8005d7e <_dtoa_r+0x89e>
 8005c00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c02:	2a00      	cmp	r2, #0
 8005c04:	f000 80b7 	beq.w	8005d76 <_dtoa_r+0x896>
 8005c08:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005c0c:	4646      	mov	r6, r8
 8005c0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c12:	2101      	movs	r1, #1
 8005c14:	441a      	add	r2, r3
 8005c16:	4658      	mov	r0, fp
 8005c18:	4498      	add	r8, r3
 8005c1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c1c:	f000 fc64 	bl	80064e8 <__i2b>
 8005c20:	4605      	mov	r5, r0
 8005c22:	b15e      	cbz	r6, 8005c3c <_dtoa_r+0x75c>
 8005c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	dd08      	ble.n	8005c3c <_dtoa_r+0x75c>
 8005c2a:	42b3      	cmp	r3, r6
 8005c2c:	bfa8      	it	ge
 8005c2e:	4633      	movge	r3, r6
 8005c30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c32:	eba8 0803 	sub.w	r8, r8, r3
 8005c36:	1af6      	subs	r6, r6, r3
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c3e:	b1f3      	cbz	r3, 8005c7e <_dtoa_r+0x79e>
 8005c40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f000 80b7 	beq.w	8005db6 <_dtoa_r+0x8d6>
 8005c48:	b18c      	cbz	r4, 8005c6e <_dtoa_r+0x78e>
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	4622      	mov	r2, r4
 8005c4e:	4658      	mov	r0, fp
 8005c50:	f000 fd08 	bl	8006664 <__pow5mult>
 8005c54:	464a      	mov	r2, r9
 8005c56:	4601      	mov	r1, r0
 8005c58:	4605      	mov	r5, r0
 8005c5a:	4658      	mov	r0, fp
 8005c5c:	f000 fc5a 	bl	8006514 <__multiply>
 8005c60:	4649      	mov	r1, r9
 8005c62:	9004      	str	r0, [sp, #16]
 8005c64:	4658      	mov	r0, fp
 8005c66:	f000 fb41 	bl	80062ec <_Bfree>
 8005c6a:	9b04      	ldr	r3, [sp, #16]
 8005c6c:	4699      	mov	r9, r3
 8005c6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c70:	1b1a      	subs	r2, r3, r4
 8005c72:	d004      	beq.n	8005c7e <_dtoa_r+0x79e>
 8005c74:	4649      	mov	r1, r9
 8005c76:	4658      	mov	r0, fp
 8005c78:	f000 fcf4 	bl	8006664 <__pow5mult>
 8005c7c:	4681      	mov	r9, r0
 8005c7e:	2101      	movs	r1, #1
 8005c80:	4658      	mov	r0, fp
 8005c82:	f000 fc31 	bl	80064e8 <__i2b>
 8005c86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c88:	4604      	mov	r4, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 81c9 	beq.w	8006022 <_dtoa_r+0xb42>
 8005c90:	461a      	mov	r2, r3
 8005c92:	4601      	mov	r1, r0
 8005c94:	4658      	mov	r0, fp
 8005c96:	f000 fce5 	bl	8006664 <__pow5mult>
 8005c9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c9c:	4604      	mov	r4, r0
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	f300 808f 	bgt.w	8005dc2 <_dtoa_r+0x8e2>
 8005ca4:	9b02      	ldr	r3, [sp, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f040 8087 	bne.w	8005dba <_dtoa_r+0x8da>
 8005cac:	9b03      	ldr	r3, [sp, #12]
 8005cae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f040 8083 	bne.w	8005dbe <_dtoa_r+0x8de>
 8005cb8:	9b03      	ldr	r3, [sp, #12]
 8005cba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005cbe:	0d1b      	lsrs	r3, r3, #20
 8005cc0:	051b      	lsls	r3, r3, #20
 8005cc2:	b12b      	cbz	r3, 8005cd0 <_dtoa_r+0x7f0>
 8005cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cc6:	f108 0801 	add.w	r8, r8, #1
 8005cca:	3301      	adds	r3, #1
 8005ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cce:	2301      	movs	r3, #1
 8005cd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f000 81aa 	beq.w	800602e <_dtoa_r+0xb4e>
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ce0:	6918      	ldr	r0, [r3, #16]
 8005ce2:	f000 fbb5 	bl	8006450 <__hi0bits>
 8005ce6:	f1c0 0020 	rsb	r0, r0, #32
 8005cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cec:	4418      	add	r0, r3
 8005cee:	f010 001f 	ands.w	r0, r0, #31
 8005cf2:	d071      	beq.n	8005dd8 <_dtoa_r+0x8f8>
 8005cf4:	f1c0 0320 	rsb	r3, r0, #32
 8005cf8:	2b04      	cmp	r3, #4
 8005cfa:	dd65      	ble.n	8005dc8 <_dtoa_r+0x8e8>
 8005cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cfe:	f1c0 001c 	rsb	r0, r0, #28
 8005d02:	4403      	add	r3, r0
 8005d04:	4480      	add	r8, r0
 8005d06:	4406      	add	r6, r0
 8005d08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d0a:	f1b8 0f00 	cmp.w	r8, #0
 8005d0e:	dd05      	ble.n	8005d1c <_dtoa_r+0x83c>
 8005d10:	4649      	mov	r1, r9
 8005d12:	4642      	mov	r2, r8
 8005d14:	4658      	mov	r0, fp
 8005d16:	f000 fcff 	bl	8006718 <__lshift>
 8005d1a:	4681      	mov	r9, r0
 8005d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	dd05      	ble.n	8005d2e <_dtoa_r+0x84e>
 8005d22:	4621      	mov	r1, r4
 8005d24:	461a      	mov	r2, r3
 8005d26:	4658      	mov	r0, fp
 8005d28:	f000 fcf6 	bl	8006718 <__lshift>
 8005d2c:	4604      	mov	r4, r0
 8005d2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d053      	beq.n	8005ddc <_dtoa_r+0x8fc>
 8005d34:	4621      	mov	r1, r4
 8005d36:	4648      	mov	r0, r9
 8005d38:	f000 fd5a 	bl	80067f0 <__mcmp>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	da4d      	bge.n	8005ddc <_dtoa_r+0x8fc>
 8005d40:	1e7b      	subs	r3, r7, #1
 8005d42:	4649      	mov	r1, r9
 8005d44:	9304      	str	r3, [sp, #16]
 8005d46:	220a      	movs	r2, #10
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4658      	mov	r0, fp
 8005d4c:	f000 faf0 	bl	8006330 <__multadd>
 8005d50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d52:	4681      	mov	r9, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f000 816c 	beq.w	8006032 <_dtoa_r+0xb52>
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	4629      	mov	r1, r5
 8005d5e:	220a      	movs	r2, #10
 8005d60:	4658      	mov	r0, fp
 8005d62:	f000 fae5 	bl	8006330 <__multadd>
 8005d66:	9b08      	ldr	r3, [sp, #32]
 8005d68:	4605      	mov	r5, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	dc61      	bgt.n	8005e32 <_dtoa_r+0x952>
 8005d6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	dc3b      	bgt.n	8005dec <_dtoa_r+0x90c>
 8005d74:	e05d      	b.n	8005e32 <_dtoa_r+0x952>
 8005d76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d78:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d7c:	e746      	b.n	8005c0c <_dtoa_r+0x72c>
 8005d7e:	9b07      	ldr	r3, [sp, #28]
 8005d80:	1e5c      	subs	r4, r3, #1
 8005d82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d84:	42a3      	cmp	r3, r4
 8005d86:	bfbf      	itttt	lt
 8005d88:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d8a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005d8c:	1ae3      	sublt	r3, r4, r3
 8005d8e:	18d2      	addlt	r2, r2, r3
 8005d90:	bfa8      	it	ge
 8005d92:	1b1c      	subge	r4, r3, r4
 8005d94:	9b07      	ldr	r3, [sp, #28]
 8005d96:	bfbe      	ittt	lt
 8005d98:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d9a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005d9c:	2400      	movlt	r4, #0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	bfb5      	itete	lt
 8005da2:	eba8 0603 	sublt.w	r6, r8, r3
 8005da6:	4646      	movge	r6, r8
 8005da8:	2300      	movlt	r3, #0
 8005daa:	9b07      	ldrge	r3, [sp, #28]
 8005dac:	e730      	b.n	8005c10 <_dtoa_r+0x730>
 8005dae:	4646      	mov	r6, r8
 8005db0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005db2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005db4:	e735      	b.n	8005c22 <_dtoa_r+0x742>
 8005db6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005db8:	e75c      	b.n	8005c74 <_dtoa_r+0x794>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e788      	b.n	8005cd0 <_dtoa_r+0x7f0>
 8005dbe:	9b02      	ldr	r3, [sp, #8]
 8005dc0:	e786      	b.n	8005cd0 <_dtoa_r+0x7f0>
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dc6:	e788      	b.n	8005cda <_dtoa_r+0x7fa>
 8005dc8:	d09f      	beq.n	8005d0a <_dtoa_r+0x82a>
 8005dca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dcc:	331c      	adds	r3, #28
 8005dce:	441a      	add	r2, r3
 8005dd0:	4498      	add	r8, r3
 8005dd2:	441e      	add	r6, r3
 8005dd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dd6:	e798      	b.n	8005d0a <_dtoa_r+0x82a>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	e7f6      	b.n	8005dca <_dtoa_r+0x8ea>
 8005ddc:	9b07      	ldr	r3, [sp, #28]
 8005dde:	9704      	str	r7, [sp, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	dc20      	bgt.n	8005e26 <_dtoa_r+0x946>
 8005de4:	9308      	str	r3, [sp, #32]
 8005de6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	dd1e      	ble.n	8005e2a <_dtoa_r+0x94a>
 8005dec:	9b08      	ldr	r3, [sp, #32]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f47f aebc 	bne.w	8005b6c <_dtoa_r+0x68c>
 8005df4:	4621      	mov	r1, r4
 8005df6:	2205      	movs	r2, #5
 8005df8:	4658      	mov	r0, fp
 8005dfa:	f000 fa99 	bl	8006330 <__multadd>
 8005dfe:	4601      	mov	r1, r0
 8005e00:	4604      	mov	r4, r0
 8005e02:	4648      	mov	r0, r9
 8005e04:	f000 fcf4 	bl	80067f0 <__mcmp>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	f77f aeaf 	ble.w	8005b6c <_dtoa_r+0x68c>
 8005e0e:	2331      	movs	r3, #49	@ 0x31
 8005e10:	4656      	mov	r6, sl
 8005e12:	f806 3b01 	strb.w	r3, [r6], #1
 8005e16:	9b04      	ldr	r3, [sp, #16]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	9304      	str	r3, [sp, #16]
 8005e1c:	e6aa      	b.n	8005b74 <_dtoa_r+0x694>
 8005e1e:	9c07      	ldr	r4, [sp, #28]
 8005e20:	9704      	str	r7, [sp, #16]
 8005e22:	4625      	mov	r5, r4
 8005e24:	e7f3      	b.n	8005e0e <_dtoa_r+0x92e>
 8005e26:	9b07      	ldr	r3, [sp, #28]
 8005e28:	9308      	str	r3, [sp, #32]
 8005e2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 8104 	beq.w	800603a <_dtoa_r+0xb5a>
 8005e32:	2e00      	cmp	r6, #0
 8005e34:	dd05      	ble.n	8005e42 <_dtoa_r+0x962>
 8005e36:	4629      	mov	r1, r5
 8005e38:	4632      	mov	r2, r6
 8005e3a:	4658      	mov	r0, fp
 8005e3c:	f000 fc6c 	bl	8006718 <__lshift>
 8005e40:	4605      	mov	r5, r0
 8005e42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d05a      	beq.n	8005efe <_dtoa_r+0xa1e>
 8005e48:	4658      	mov	r0, fp
 8005e4a:	6869      	ldr	r1, [r5, #4]
 8005e4c:	f000 fa0e 	bl	800626c <_Balloc>
 8005e50:	4606      	mov	r6, r0
 8005e52:	b928      	cbnz	r0, 8005e60 <_dtoa_r+0x980>
 8005e54:	4602      	mov	r2, r0
 8005e56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e5a:	4b83      	ldr	r3, [pc, #524]	@ (8006068 <_dtoa_r+0xb88>)
 8005e5c:	f7ff bb54 	b.w	8005508 <_dtoa_r+0x28>
 8005e60:	692a      	ldr	r2, [r5, #16]
 8005e62:	f105 010c 	add.w	r1, r5, #12
 8005e66:	3202      	adds	r2, #2
 8005e68:	0092      	lsls	r2, r2, #2
 8005e6a:	300c      	adds	r0, #12
 8005e6c:	f7ff fa9d 	bl	80053aa <memcpy>
 8005e70:	2201      	movs	r2, #1
 8005e72:	4631      	mov	r1, r6
 8005e74:	4658      	mov	r0, fp
 8005e76:	f000 fc4f 	bl	8006718 <__lshift>
 8005e7a:	462f      	mov	r7, r5
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	f10a 0301 	add.w	r3, sl, #1
 8005e82:	9307      	str	r3, [sp, #28]
 8005e84:	9b08      	ldr	r3, [sp, #32]
 8005e86:	4453      	add	r3, sl
 8005e88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e8a:	9b02      	ldr	r3, [sp, #8]
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e92:	9b07      	ldr	r3, [sp, #28]
 8005e94:	4621      	mov	r1, r4
 8005e96:	3b01      	subs	r3, #1
 8005e98:	4648      	mov	r0, r9
 8005e9a:	9302      	str	r3, [sp, #8]
 8005e9c:	f7ff fa98 	bl	80053d0 <quorem>
 8005ea0:	4639      	mov	r1, r7
 8005ea2:	9008      	str	r0, [sp, #32]
 8005ea4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ea8:	4648      	mov	r0, r9
 8005eaa:	f000 fca1 	bl	80067f0 <__mcmp>
 8005eae:	462a      	mov	r2, r5
 8005eb0:	9009      	str	r0, [sp, #36]	@ 0x24
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	4658      	mov	r0, fp
 8005eb6:	f000 fcb7 	bl	8006828 <__mdiff>
 8005eba:	68c2      	ldr	r2, [r0, #12]
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	bb02      	cbnz	r2, 8005f02 <_dtoa_r+0xa22>
 8005ec0:	4601      	mov	r1, r0
 8005ec2:	4648      	mov	r0, r9
 8005ec4:	f000 fc94 	bl	80067f0 <__mcmp>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4658      	mov	r0, fp
 8005ece:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ed0:	f000 fa0c 	bl	80062ec <_Bfree>
 8005ed4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ed6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ed8:	9e07      	ldr	r6, [sp, #28]
 8005eda:	ea43 0102 	orr.w	r1, r3, r2
 8005ede:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ee0:	4319      	orrs	r1, r3
 8005ee2:	d110      	bne.n	8005f06 <_dtoa_r+0xa26>
 8005ee4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005ee8:	d029      	beq.n	8005f3e <_dtoa_r+0xa5e>
 8005eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	dd02      	ble.n	8005ef6 <_dtoa_r+0xa16>
 8005ef0:	9b08      	ldr	r3, [sp, #32]
 8005ef2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005ef6:	9b02      	ldr	r3, [sp, #8]
 8005ef8:	f883 8000 	strb.w	r8, [r3]
 8005efc:	e63b      	b.n	8005b76 <_dtoa_r+0x696>
 8005efe:	4628      	mov	r0, r5
 8005f00:	e7bb      	b.n	8005e7a <_dtoa_r+0x99a>
 8005f02:	2201      	movs	r2, #1
 8005f04:	e7e1      	b.n	8005eca <_dtoa_r+0x9ea>
 8005f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	db04      	blt.n	8005f16 <_dtoa_r+0xa36>
 8005f0c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005f0e:	430b      	orrs	r3, r1
 8005f10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f12:	430b      	orrs	r3, r1
 8005f14:	d120      	bne.n	8005f58 <_dtoa_r+0xa78>
 8005f16:	2a00      	cmp	r2, #0
 8005f18:	dded      	ble.n	8005ef6 <_dtoa_r+0xa16>
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	4658      	mov	r0, fp
 8005f20:	f000 fbfa 	bl	8006718 <__lshift>
 8005f24:	4621      	mov	r1, r4
 8005f26:	4681      	mov	r9, r0
 8005f28:	f000 fc62 	bl	80067f0 <__mcmp>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	dc03      	bgt.n	8005f38 <_dtoa_r+0xa58>
 8005f30:	d1e1      	bne.n	8005ef6 <_dtoa_r+0xa16>
 8005f32:	f018 0f01 	tst.w	r8, #1
 8005f36:	d0de      	beq.n	8005ef6 <_dtoa_r+0xa16>
 8005f38:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f3c:	d1d8      	bne.n	8005ef0 <_dtoa_r+0xa10>
 8005f3e:	2339      	movs	r3, #57	@ 0x39
 8005f40:	9a02      	ldr	r2, [sp, #8]
 8005f42:	7013      	strb	r3, [r2, #0]
 8005f44:	4633      	mov	r3, r6
 8005f46:	461e      	mov	r6, r3
 8005f48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	2a39      	cmp	r2, #57	@ 0x39
 8005f50:	d052      	beq.n	8005ff8 <_dtoa_r+0xb18>
 8005f52:	3201      	adds	r2, #1
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	e60e      	b.n	8005b76 <_dtoa_r+0x696>
 8005f58:	2a00      	cmp	r2, #0
 8005f5a:	dd07      	ble.n	8005f6c <_dtoa_r+0xa8c>
 8005f5c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f60:	d0ed      	beq.n	8005f3e <_dtoa_r+0xa5e>
 8005f62:	9a02      	ldr	r2, [sp, #8]
 8005f64:	f108 0301 	add.w	r3, r8, #1
 8005f68:	7013      	strb	r3, [r2, #0]
 8005f6a:	e604      	b.n	8005b76 <_dtoa_r+0x696>
 8005f6c:	9b07      	ldr	r3, [sp, #28]
 8005f6e:	9a07      	ldr	r2, [sp, #28]
 8005f70:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d028      	beq.n	8005fcc <_dtoa_r+0xaec>
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	220a      	movs	r2, #10
 8005f80:	4658      	mov	r0, fp
 8005f82:	f000 f9d5 	bl	8006330 <__multadd>
 8005f86:	42af      	cmp	r7, r5
 8005f88:	4681      	mov	r9, r0
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	f04f 020a 	mov.w	r2, #10
 8005f92:	4639      	mov	r1, r7
 8005f94:	4658      	mov	r0, fp
 8005f96:	d107      	bne.n	8005fa8 <_dtoa_r+0xac8>
 8005f98:	f000 f9ca 	bl	8006330 <__multadd>
 8005f9c:	4607      	mov	r7, r0
 8005f9e:	4605      	mov	r5, r0
 8005fa0:	9b07      	ldr	r3, [sp, #28]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	9307      	str	r3, [sp, #28]
 8005fa6:	e774      	b.n	8005e92 <_dtoa_r+0x9b2>
 8005fa8:	f000 f9c2 	bl	8006330 <__multadd>
 8005fac:	4629      	mov	r1, r5
 8005fae:	4607      	mov	r7, r0
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	220a      	movs	r2, #10
 8005fb4:	4658      	mov	r0, fp
 8005fb6:	f000 f9bb 	bl	8006330 <__multadd>
 8005fba:	4605      	mov	r5, r0
 8005fbc:	e7f0      	b.n	8005fa0 <_dtoa_r+0xac0>
 8005fbe:	9b08      	ldr	r3, [sp, #32]
 8005fc0:	2700      	movs	r7, #0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bfcc      	ite	gt
 8005fc6:	461e      	movgt	r6, r3
 8005fc8:	2601      	movle	r6, #1
 8005fca:	4456      	add	r6, sl
 8005fcc:	4649      	mov	r1, r9
 8005fce:	2201      	movs	r2, #1
 8005fd0:	4658      	mov	r0, fp
 8005fd2:	f000 fba1 	bl	8006718 <__lshift>
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	4681      	mov	r9, r0
 8005fda:	f000 fc09 	bl	80067f0 <__mcmp>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	dcb0      	bgt.n	8005f44 <_dtoa_r+0xa64>
 8005fe2:	d102      	bne.n	8005fea <_dtoa_r+0xb0a>
 8005fe4:	f018 0f01 	tst.w	r8, #1
 8005fe8:	d1ac      	bne.n	8005f44 <_dtoa_r+0xa64>
 8005fea:	4633      	mov	r3, r6
 8005fec:	461e      	mov	r6, r3
 8005fee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ff2:	2a30      	cmp	r2, #48	@ 0x30
 8005ff4:	d0fa      	beq.n	8005fec <_dtoa_r+0xb0c>
 8005ff6:	e5be      	b.n	8005b76 <_dtoa_r+0x696>
 8005ff8:	459a      	cmp	sl, r3
 8005ffa:	d1a4      	bne.n	8005f46 <_dtoa_r+0xa66>
 8005ffc:	9b04      	ldr	r3, [sp, #16]
 8005ffe:	3301      	adds	r3, #1
 8006000:	9304      	str	r3, [sp, #16]
 8006002:	2331      	movs	r3, #49	@ 0x31
 8006004:	f88a 3000 	strb.w	r3, [sl]
 8006008:	e5b5      	b.n	8005b76 <_dtoa_r+0x696>
 800600a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800600c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800606c <_dtoa_r+0xb8c>
 8006010:	b11b      	cbz	r3, 800601a <_dtoa_r+0xb3a>
 8006012:	f10a 0308 	add.w	r3, sl, #8
 8006016:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	4650      	mov	r0, sl
 800601c:	b017      	add	sp, #92	@ 0x5c
 800601e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006022:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006024:	2b01      	cmp	r3, #1
 8006026:	f77f ae3d 	ble.w	8005ca4 <_dtoa_r+0x7c4>
 800602a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800602c:	930a      	str	r3, [sp, #40]	@ 0x28
 800602e:	2001      	movs	r0, #1
 8006030:	e65b      	b.n	8005cea <_dtoa_r+0x80a>
 8006032:	9b08      	ldr	r3, [sp, #32]
 8006034:	2b00      	cmp	r3, #0
 8006036:	f77f aed6 	ble.w	8005de6 <_dtoa_r+0x906>
 800603a:	4656      	mov	r6, sl
 800603c:	4621      	mov	r1, r4
 800603e:	4648      	mov	r0, r9
 8006040:	f7ff f9c6 	bl	80053d0 <quorem>
 8006044:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006048:	9b08      	ldr	r3, [sp, #32]
 800604a:	f806 8b01 	strb.w	r8, [r6], #1
 800604e:	eba6 020a 	sub.w	r2, r6, sl
 8006052:	4293      	cmp	r3, r2
 8006054:	ddb3      	ble.n	8005fbe <_dtoa_r+0xade>
 8006056:	4649      	mov	r1, r9
 8006058:	2300      	movs	r3, #0
 800605a:	220a      	movs	r2, #10
 800605c:	4658      	mov	r0, fp
 800605e:	f000 f967 	bl	8006330 <__multadd>
 8006062:	4681      	mov	r9, r0
 8006064:	e7ea      	b.n	800603c <_dtoa_r+0xb5c>
 8006066:	bf00      	nop
 8006068:	08009897 	.word	0x08009897
 800606c:	0800981b 	.word	0x0800981b

08006070 <_free_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4605      	mov	r5, r0
 8006074:	2900      	cmp	r1, #0
 8006076:	d040      	beq.n	80060fa <_free_r+0x8a>
 8006078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800607c:	1f0c      	subs	r4, r1, #4
 800607e:	2b00      	cmp	r3, #0
 8006080:	bfb8      	it	lt
 8006082:	18e4      	addlt	r4, r4, r3
 8006084:	f000 f8e6 	bl	8006254 <__malloc_lock>
 8006088:	4a1c      	ldr	r2, [pc, #112]	@ (80060fc <_free_r+0x8c>)
 800608a:	6813      	ldr	r3, [r2, #0]
 800608c:	b933      	cbnz	r3, 800609c <_free_r+0x2c>
 800608e:	6063      	str	r3, [r4, #4]
 8006090:	6014      	str	r4, [r2, #0]
 8006092:	4628      	mov	r0, r5
 8006094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006098:	f000 b8e2 	b.w	8006260 <__malloc_unlock>
 800609c:	42a3      	cmp	r3, r4
 800609e:	d908      	bls.n	80060b2 <_free_r+0x42>
 80060a0:	6820      	ldr	r0, [r4, #0]
 80060a2:	1821      	adds	r1, r4, r0
 80060a4:	428b      	cmp	r3, r1
 80060a6:	bf01      	itttt	eq
 80060a8:	6819      	ldreq	r1, [r3, #0]
 80060aa:	685b      	ldreq	r3, [r3, #4]
 80060ac:	1809      	addeq	r1, r1, r0
 80060ae:	6021      	streq	r1, [r4, #0]
 80060b0:	e7ed      	b.n	800608e <_free_r+0x1e>
 80060b2:	461a      	mov	r2, r3
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	b10b      	cbz	r3, 80060bc <_free_r+0x4c>
 80060b8:	42a3      	cmp	r3, r4
 80060ba:	d9fa      	bls.n	80060b2 <_free_r+0x42>
 80060bc:	6811      	ldr	r1, [r2, #0]
 80060be:	1850      	adds	r0, r2, r1
 80060c0:	42a0      	cmp	r0, r4
 80060c2:	d10b      	bne.n	80060dc <_free_r+0x6c>
 80060c4:	6820      	ldr	r0, [r4, #0]
 80060c6:	4401      	add	r1, r0
 80060c8:	1850      	adds	r0, r2, r1
 80060ca:	4283      	cmp	r3, r0
 80060cc:	6011      	str	r1, [r2, #0]
 80060ce:	d1e0      	bne.n	8006092 <_free_r+0x22>
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	4408      	add	r0, r1
 80060d6:	6010      	str	r0, [r2, #0]
 80060d8:	6053      	str	r3, [r2, #4]
 80060da:	e7da      	b.n	8006092 <_free_r+0x22>
 80060dc:	d902      	bls.n	80060e4 <_free_r+0x74>
 80060de:	230c      	movs	r3, #12
 80060e0:	602b      	str	r3, [r5, #0]
 80060e2:	e7d6      	b.n	8006092 <_free_r+0x22>
 80060e4:	6820      	ldr	r0, [r4, #0]
 80060e6:	1821      	adds	r1, r4, r0
 80060e8:	428b      	cmp	r3, r1
 80060ea:	bf01      	itttt	eq
 80060ec:	6819      	ldreq	r1, [r3, #0]
 80060ee:	685b      	ldreq	r3, [r3, #4]
 80060f0:	1809      	addeq	r1, r1, r0
 80060f2:	6021      	streq	r1, [r4, #0]
 80060f4:	6063      	str	r3, [r4, #4]
 80060f6:	6054      	str	r4, [r2, #4]
 80060f8:	e7cb      	b.n	8006092 <_free_r+0x22>
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	200008b8 	.word	0x200008b8

08006100 <malloc>:
 8006100:	4b02      	ldr	r3, [pc, #8]	@ (800610c <malloc+0xc>)
 8006102:	4601      	mov	r1, r0
 8006104:	6818      	ldr	r0, [r3, #0]
 8006106:	f000 b825 	b.w	8006154 <_malloc_r>
 800610a:	bf00      	nop
 800610c:	200000a8 	.word	0x200000a8

08006110 <sbrk_aligned>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	4e0f      	ldr	r6, [pc, #60]	@ (8006150 <sbrk_aligned+0x40>)
 8006114:	460c      	mov	r4, r1
 8006116:	6831      	ldr	r1, [r6, #0]
 8006118:	4605      	mov	r5, r0
 800611a:	b911      	cbnz	r1, 8006122 <sbrk_aligned+0x12>
 800611c:	f001 fddc 	bl	8007cd8 <_sbrk_r>
 8006120:	6030      	str	r0, [r6, #0]
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
 8006126:	f001 fdd7 	bl	8007cd8 <_sbrk_r>
 800612a:	1c43      	adds	r3, r0, #1
 800612c:	d103      	bne.n	8006136 <sbrk_aligned+0x26>
 800612e:	f04f 34ff 	mov.w	r4, #4294967295
 8006132:	4620      	mov	r0, r4
 8006134:	bd70      	pop	{r4, r5, r6, pc}
 8006136:	1cc4      	adds	r4, r0, #3
 8006138:	f024 0403 	bic.w	r4, r4, #3
 800613c:	42a0      	cmp	r0, r4
 800613e:	d0f8      	beq.n	8006132 <sbrk_aligned+0x22>
 8006140:	1a21      	subs	r1, r4, r0
 8006142:	4628      	mov	r0, r5
 8006144:	f001 fdc8 	bl	8007cd8 <_sbrk_r>
 8006148:	3001      	adds	r0, #1
 800614a:	d1f2      	bne.n	8006132 <sbrk_aligned+0x22>
 800614c:	e7ef      	b.n	800612e <sbrk_aligned+0x1e>
 800614e:	bf00      	nop
 8006150:	200008b4 	.word	0x200008b4

08006154 <_malloc_r>:
 8006154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006158:	1ccd      	adds	r5, r1, #3
 800615a:	f025 0503 	bic.w	r5, r5, #3
 800615e:	3508      	adds	r5, #8
 8006160:	2d0c      	cmp	r5, #12
 8006162:	bf38      	it	cc
 8006164:	250c      	movcc	r5, #12
 8006166:	2d00      	cmp	r5, #0
 8006168:	4606      	mov	r6, r0
 800616a:	db01      	blt.n	8006170 <_malloc_r+0x1c>
 800616c:	42a9      	cmp	r1, r5
 800616e:	d904      	bls.n	800617a <_malloc_r+0x26>
 8006170:	230c      	movs	r3, #12
 8006172:	6033      	str	r3, [r6, #0]
 8006174:	2000      	movs	r0, #0
 8006176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800617a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006250 <_malloc_r+0xfc>
 800617e:	f000 f869 	bl	8006254 <__malloc_lock>
 8006182:	f8d8 3000 	ldr.w	r3, [r8]
 8006186:	461c      	mov	r4, r3
 8006188:	bb44      	cbnz	r4, 80061dc <_malloc_r+0x88>
 800618a:	4629      	mov	r1, r5
 800618c:	4630      	mov	r0, r6
 800618e:	f7ff ffbf 	bl	8006110 <sbrk_aligned>
 8006192:	1c43      	adds	r3, r0, #1
 8006194:	4604      	mov	r4, r0
 8006196:	d158      	bne.n	800624a <_malloc_r+0xf6>
 8006198:	f8d8 4000 	ldr.w	r4, [r8]
 800619c:	4627      	mov	r7, r4
 800619e:	2f00      	cmp	r7, #0
 80061a0:	d143      	bne.n	800622a <_malloc_r+0xd6>
 80061a2:	2c00      	cmp	r4, #0
 80061a4:	d04b      	beq.n	800623e <_malloc_r+0xea>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	4639      	mov	r1, r7
 80061aa:	4630      	mov	r0, r6
 80061ac:	eb04 0903 	add.w	r9, r4, r3
 80061b0:	f001 fd92 	bl	8007cd8 <_sbrk_r>
 80061b4:	4581      	cmp	r9, r0
 80061b6:	d142      	bne.n	800623e <_malloc_r+0xea>
 80061b8:	6821      	ldr	r1, [r4, #0]
 80061ba:	4630      	mov	r0, r6
 80061bc:	1a6d      	subs	r5, r5, r1
 80061be:	4629      	mov	r1, r5
 80061c0:	f7ff ffa6 	bl	8006110 <sbrk_aligned>
 80061c4:	3001      	adds	r0, #1
 80061c6:	d03a      	beq.n	800623e <_malloc_r+0xea>
 80061c8:	6823      	ldr	r3, [r4, #0]
 80061ca:	442b      	add	r3, r5
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	f8d8 3000 	ldr.w	r3, [r8]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	bb62      	cbnz	r2, 8006230 <_malloc_r+0xdc>
 80061d6:	f8c8 7000 	str.w	r7, [r8]
 80061da:	e00f      	b.n	80061fc <_malloc_r+0xa8>
 80061dc:	6822      	ldr	r2, [r4, #0]
 80061de:	1b52      	subs	r2, r2, r5
 80061e0:	d420      	bmi.n	8006224 <_malloc_r+0xd0>
 80061e2:	2a0b      	cmp	r2, #11
 80061e4:	d917      	bls.n	8006216 <_malloc_r+0xc2>
 80061e6:	1961      	adds	r1, r4, r5
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	6025      	str	r5, [r4, #0]
 80061ec:	bf18      	it	ne
 80061ee:	6059      	strne	r1, [r3, #4]
 80061f0:	6863      	ldr	r3, [r4, #4]
 80061f2:	bf08      	it	eq
 80061f4:	f8c8 1000 	streq.w	r1, [r8]
 80061f8:	5162      	str	r2, [r4, r5]
 80061fa:	604b      	str	r3, [r1, #4]
 80061fc:	4630      	mov	r0, r6
 80061fe:	f000 f82f 	bl	8006260 <__malloc_unlock>
 8006202:	f104 000b 	add.w	r0, r4, #11
 8006206:	1d23      	adds	r3, r4, #4
 8006208:	f020 0007 	bic.w	r0, r0, #7
 800620c:	1ac2      	subs	r2, r0, r3
 800620e:	bf1c      	itt	ne
 8006210:	1a1b      	subne	r3, r3, r0
 8006212:	50a3      	strne	r3, [r4, r2]
 8006214:	e7af      	b.n	8006176 <_malloc_r+0x22>
 8006216:	6862      	ldr	r2, [r4, #4]
 8006218:	42a3      	cmp	r3, r4
 800621a:	bf0c      	ite	eq
 800621c:	f8c8 2000 	streq.w	r2, [r8]
 8006220:	605a      	strne	r2, [r3, #4]
 8006222:	e7eb      	b.n	80061fc <_malloc_r+0xa8>
 8006224:	4623      	mov	r3, r4
 8006226:	6864      	ldr	r4, [r4, #4]
 8006228:	e7ae      	b.n	8006188 <_malloc_r+0x34>
 800622a:	463c      	mov	r4, r7
 800622c:	687f      	ldr	r7, [r7, #4]
 800622e:	e7b6      	b.n	800619e <_malloc_r+0x4a>
 8006230:	461a      	mov	r2, r3
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	42a3      	cmp	r3, r4
 8006236:	d1fb      	bne.n	8006230 <_malloc_r+0xdc>
 8006238:	2300      	movs	r3, #0
 800623a:	6053      	str	r3, [r2, #4]
 800623c:	e7de      	b.n	80061fc <_malloc_r+0xa8>
 800623e:	230c      	movs	r3, #12
 8006240:	4630      	mov	r0, r6
 8006242:	6033      	str	r3, [r6, #0]
 8006244:	f000 f80c 	bl	8006260 <__malloc_unlock>
 8006248:	e794      	b.n	8006174 <_malloc_r+0x20>
 800624a:	6005      	str	r5, [r0, #0]
 800624c:	e7d6      	b.n	80061fc <_malloc_r+0xa8>
 800624e:	bf00      	nop
 8006250:	200008b8 	.word	0x200008b8

08006254 <__malloc_lock>:
 8006254:	4801      	ldr	r0, [pc, #4]	@ (800625c <__malloc_lock+0x8>)
 8006256:	f7ff b898 	b.w	800538a <__retarget_lock_acquire_recursive>
 800625a:	bf00      	nop
 800625c:	200008b0 	.word	0x200008b0

08006260 <__malloc_unlock>:
 8006260:	4801      	ldr	r0, [pc, #4]	@ (8006268 <__malloc_unlock+0x8>)
 8006262:	f7ff b893 	b.w	800538c <__retarget_lock_release_recursive>
 8006266:	bf00      	nop
 8006268:	200008b0 	.word	0x200008b0

0800626c <_Balloc>:
 800626c:	b570      	push	{r4, r5, r6, lr}
 800626e:	69c6      	ldr	r6, [r0, #28]
 8006270:	4604      	mov	r4, r0
 8006272:	460d      	mov	r5, r1
 8006274:	b976      	cbnz	r6, 8006294 <_Balloc+0x28>
 8006276:	2010      	movs	r0, #16
 8006278:	f7ff ff42 	bl	8006100 <malloc>
 800627c:	4602      	mov	r2, r0
 800627e:	61e0      	str	r0, [r4, #28]
 8006280:	b920      	cbnz	r0, 800628c <_Balloc+0x20>
 8006282:	216b      	movs	r1, #107	@ 0x6b
 8006284:	4b17      	ldr	r3, [pc, #92]	@ (80062e4 <_Balloc+0x78>)
 8006286:	4818      	ldr	r0, [pc, #96]	@ (80062e8 <_Balloc+0x7c>)
 8006288:	f001 fd3c 	bl	8007d04 <__assert_func>
 800628c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006290:	6006      	str	r6, [r0, #0]
 8006292:	60c6      	str	r6, [r0, #12]
 8006294:	69e6      	ldr	r6, [r4, #28]
 8006296:	68f3      	ldr	r3, [r6, #12]
 8006298:	b183      	cbz	r3, 80062bc <_Balloc+0x50>
 800629a:	69e3      	ldr	r3, [r4, #28]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80062a2:	b9b8      	cbnz	r0, 80062d4 <_Balloc+0x68>
 80062a4:	2101      	movs	r1, #1
 80062a6:	fa01 f605 	lsl.w	r6, r1, r5
 80062aa:	1d72      	adds	r2, r6, #5
 80062ac:	4620      	mov	r0, r4
 80062ae:	0092      	lsls	r2, r2, #2
 80062b0:	f001 fd46 	bl	8007d40 <_calloc_r>
 80062b4:	b160      	cbz	r0, 80062d0 <_Balloc+0x64>
 80062b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80062ba:	e00e      	b.n	80062da <_Balloc+0x6e>
 80062bc:	2221      	movs	r2, #33	@ 0x21
 80062be:	2104      	movs	r1, #4
 80062c0:	4620      	mov	r0, r4
 80062c2:	f001 fd3d 	bl	8007d40 <_calloc_r>
 80062c6:	69e3      	ldr	r3, [r4, #28]
 80062c8:	60f0      	str	r0, [r6, #12]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e4      	bne.n	800629a <_Balloc+0x2e>
 80062d0:	2000      	movs	r0, #0
 80062d2:	bd70      	pop	{r4, r5, r6, pc}
 80062d4:	6802      	ldr	r2, [r0, #0]
 80062d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062da:	2300      	movs	r3, #0
 80062dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062e0:	e7f7      	b.n	80062d2 <_Balloc+0x66>
 80062e2:	bf00      	nop
 80062e4:	08009828 	.word	0x08009828
 80062e8:	080098a8 	.word	0x080098a8

080062ec <_Bfree>:
 80062ec:	b570      	push	{r4, r5, r6, lr}
 80062ee:	69c6      	ldr	r6, [r0, #28]
 80062f0:	4605      	mov	r5, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	b976      	cbnz	r6, 8006314 <_Bfree+0x28>
 80062f6:	2010      	movs	r0, #16
 80062f8:	f7ff ff02 	bl	8006100 <malloc>
 80062fc:	4602      	mov	r2, r0
 80062fe:	61e8      	str	r0, [r5, #28]
 8006300:	b920      	cbnz	r0, 800630c <_Bfree+0x20>
 8006302:	218f      	movs	r1, #143	@ 0x8f
 8006304:	4b08      	ldr	r3, [pc, #32]	@ (8006328 <_Bfree+0x3c>)
 8006306:	4809      	ldr	r0, [pc, #36]	@ (800632c <_Bfree+0x40>)
 8006308:	f001 fcfc 	bl	8007d04 <__assert_func>
 800630c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006310:	6006      	str	r6, [r0, #0]
 8006312:	60c6      	str	r6, [r0, #12]
 8006314:	b13c      	cbz	r4, 8006326 <_Bfree+0x3a>
 8006316:	69eb      	ldr	r3, [r5, #28]
 8006318:	6862      	ldr	r2, [r4, #4]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006320:	6021      	str	r1, [r4, #0]
 8006322:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006326:	bd70      	pop	{r4, r5, r6, pc}
 8006328:	08009828 	.word	0x08009828
 800632c:	080098a8 	.word	0x080098a8

08006330 <__multadd>:
 8006330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006334:	4607      	mov	r7, r0
 8006336:	460c      	mov	r4, r1
 8006338:	461e      	mov	r6, r3
 800633a:	2000      	movs	r0, #0
 800633c:	690d      	ldr	r5, [r1, #16]
 800633e:	f101 0c14 	add.w	ip, r1, #20
 8006342:	f8dc 3000 	ldr.w	r3, [ip]
 8006346:	3001      	adds	r0, #1
 8006348:	b299      	uxth	r1, r3
 800634a:	fb02 6101 	mla	r1, r2, r1, r6
 800634e:	0c1e      	lsrs	r6, r3, #16
 8006350:	0c0b      	lsrs	r3, r1, #16
 8006352:	fb02 3306 	mla	r3, r2, r6, r3
 8006356:	b289      	uxth	r1, r1
 8006358:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800635c:	4285      	cmp	r5, r0
 800635e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006362:	f84c 1b04 	str.w	r1, [ip], #4
 8006366:	dcec      	bgt.n	8006342 <__multadd+0x12>
 8006368:	b30e      	cbz	r6, 80063ae <__multadd+0x7e>
 800636a:	68a3      	ldr	r3, [r4, #8]
 800636c:	42ab      	cmp	r3, r5
 800636e:	dc19      	bgt.n	80063a4 <__multadd+0x74>
 8006370:	6861      	ldr	r1, [r4, #4]
 8006372:	4638      	mov	r0, r7
 8006374:	3101      	adds	r1, #1
 8006376:	f7ff ff79 	bl	800626c <_Balloc>
 800637a:	4680      	mov	r8, r0
 800637c:	b928      	cbnz	r0, 800638a <__multadd+0x5a>
 800637e:	4602      	mov	r2, r0
 8006380:	21ba      	movs	r1, #186	@ 0xba
 8006382:	4b0c      	ldr	r3, [pc, #48]	@ (80063b4 <__multadd+0x84>)
 8006384:	480c      	ldr	r0, [pc, #48]	@ (80063b8 <__multadd+0x88>)
 8006386:	f001 fcbd 	bl	8007d04 <__assert_func>
 800638a:	6922      	ldr	r2, [r4, #16]
 800638c:	f104 010c 	add.w	r1, r4, #12
 8006390:	3202      	adds	r2, #2
 8006392:	0092      	lsls	r2, r2, #2
 8006394:	300c      	adds	r0, #12
 8006396:	f7ff f808 	bl	80053aa <memcpy>
 800639a:	4621      	mov	r1, r4
 800639c:	4638      	mov	r0, r7
 800639e:	f7ff ffa5 	bl	80062ec <_Bfree>
 80063a2:	4644      	mov	r4, r8
 80063a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063a8:	3501      	adds	r5, #1
 80063aa:	615e      	str	r6, [r3, #20]
 80063ac:	6125      	str	r5, [r4, #16]
 80063ae:	4620      	mov	r0, r4
 80063b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b4:	08009897 	.word	0x08009897
 80063b8:	080098a8 	.word	0x080098a8

080063bc <__s2b>:
 80063bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063c0:	4615      	mov	r5, r2
 80063c2:	2209      	movs	r2, #9
 80063c4:	461f      	mov	r7, r3
 80063c6:	3308      	adds	r3, #8
 80063c8:	460c      	mov	r4, r1
 80063ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80063ce:	4606      	mov	r6, r0
 80063d0:	2201      	movs	r2, #1
 80063d2:	2100      	movs	r1, #0
 80063d4:	429a      	cmp	r2, r3
 80063d6:	db09      	blt.n	80063ec <__s2b+0x30>
 80063d8:	4630      	mov	r0, r6
 80063da:	f7ff ff47 	bl	800626c <_Balloc>
 80063de:	b940      	cbnz	r0, 80063f2 <__s2b+0x36>
 80063e0:	4602      	mov	r2, r0
 80063e2:	21d3      	movs	r1, #211	@ 0xd3
 80063e4:	4b18      	ldr	r3, [pc, #96]	@ (8006448 <__s2b+0x8c>)
 80063e6:	4819      	ldr	r0, [pc, #100]	@ (800644c <__s2b+0x90>)
 80063e8:	f001 fc8c 	bl	8007d04 <__assert_func>
 80063ec:	0052      	lsls	r2, r2, #1
 80063ee:	3101      	adds	r1, #1
 80063f0:	e7f0      	b.n	80063d4 <__s2b+0x18>
 80063f2:	9b08      	ldr	r3, [sp, #32]
 80063f4:	2d09      	cmp	r5, #9
 80063f6:	6143      	str	r3, [r0, #20]
 80063f8:	f04f 0301 	mov.w	r3, #1
 80063fc:	6103      	str	r3, [r0, #16]
 80063fe:	dd16      	ble.n	800642e <__s2b+0x72>
 8006400:	f104 0909 	add.w	r9, r4, #9
 8006404:	46c8      	mov	r8, r9
 8006406:	442c      	add	r4, r5
 8006408:	f818 3b01 	ldrb.w	r3, [r8], #1
 800640c:	4601      	mov	r1, r0
 800640e:	220a      	movs	r2, #10
 8006410:	4630      	mov	r0, r6
 8006412:	3b30      	subs	r3, #48	@ 0x30
 8006414:	f7ff ff8c 	bl	8006330 <__multadd>
 8006418:	45a0      	cmp	r8, r4
 800641a:	d1f5      	bne.n	8006408 <__s2b+0x4c>
 800641c:	f1a5 0408 	sub.w	r4, r5, #8
 8006420:	444c      	add	r4, r9
 8006422:	1b2d      	subs	r5, r5, r4
 8006424:	1963      	adds	r3, r4, r5
 8006426:	42bb      	cmp	r3, r7
 8006428:	db04      	blt.n	8006434 <__s2b+0x78>
 800642a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800642e:	2509      	movs	r5, #9
 8006430:	340a      	adds	r4, #10
 8006432:	e7f6      	b.n	8006422 <__s2b+0x66>
 8006434:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006438:	4601      	mov	r1, r0
 800643a:	220a      	movs	r2, #10
 800643c:	4630      	mov	r0, r6
 800643e:	3b30      	subs	r3, #48	@ 0x30
 8006440:	f7ff ff76 	bl	8006330 <__multadd>
 8006444:	e7ee      	b.n	8006424 <__s2b+0x68>
 8006446:	bf00      	nop
 8006448:	08009897 	.word	0x08009897
 800644c:	080098a8 	.word	0x080098a8

08006450 <__hi0bits>:
 8006450:	4603      	mov	r3, r0
 8006452:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006456:	bf3a      	itte	cc
 8006458:	0403      	lslcc	r3, r0, #16
 800645a:	2010      	movcc	r0, #16
 800645c:	2000      	movcs	r0, #0
 800645e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006462:	bf3c      	itt	cc
 8006464:	021b      	lslcc	r3, r3, #8
 8006466:	3008      	addcc	r0, #8
 8006468:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800646c:	bf3c      	itt	cc
 800646e:	011b      	lslcc	r3, r3, #4
 8006470:	3004      	addcc	r0, #4
 8006472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006476:	bf3c      	itt	cc
 8006478:	009b      	lslcc	r3, r3, #2
 800647a:	3002      	addcc	r0, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	db05      	blt.n	800648c <__hi0bits+0x3c>
 8006480:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006484:	f100 0001 	add.w	r0, r0, #1
 8006488:	bf08      	it	eq
 800648a:	2020      	moveq	r0, #32
 800648c:	4770      	bx	lr

0800648e <__lo0bits>:
 800648e:	6803      	ldr	r3, [r0, #0]
 8006490:	4602      	mov	r2, r0
 8006492:	f013 0007 	ands.w	r0, r3, #7
 8006496:	d00b      	beq.n	80064b0 <__lo0bits+0x22>
 8006498:	07d9      	lsls	r1, r3, #31
 800649a:	d421      	bmi.n	80064e0 <__lo0bits+0x52>
 800649c:	0798      	lsls	r0, r3, #30
 800649e:	bf49      	itett	mi
 80064a0:	085b      	lsrmi	r3, r3, #1
 80064a2:	089b      	lsrpl	r3, r3, #2
 80064a4:	2001      	movmi	r0, #1
 80064a6:	6013      	strmi	r3, [r2, #0]
 80064a8:	bf5c      	itt	pl
 80064aa:	2002      	movpl	r0, #2
 80064ac:	6013      	strpl	r3, [r2, #0]
 80064ae:	4770      	bx	lr
 80064b0:	b299      	uxth	r1, r3
 80064b2:	b909      	cbnz	r1, 80064b8 <__lo0bits+0x2a>
 80064b4:	2010      	movs	r0, #16
 80064b6:	0c1b      	lsrs	r3, r3, #16
 80064b8:	b2d9      	uxtb	r1, r3
 80064ba:	b909      	cbnz	r1, 80064c0 <__lo0bits+0x32>
 80064bc:	3008      	adds	r0, #8
 80064be:	0a1b      	lsrs	r3, r3, #8
 80064c0:	0719      	lsls	r1, r3, #28
 80064c2:	bf04      	itt	eq
 80064c4:	091b      	lsreq	r3, r3, #4
 80064c6:	3004      	addeq	r0, #4
 80064c8:	0799      	lsls	r1, r3, #30
 80064ca:	bf04      	itt	eq
 80064cc:	089b      	lsreq	r3, r3, #2
 80064ce:	3002      	addeq	r0, #2
 80064d0:	07d9      	lsls	r1, r3, #31
 80064d2:	d403      	bmi.n	80064dc <__lo0bits+0x4e>
 80064d4:	085b      	lsrs	r3, r3, #1
 80064d6:	f100 0001 	add.w	r0, r0, #1
 80064da:	d003      	beq.n	80064e4 <__lo0bits+0x56>
 80064dc:	6013      	str	r3, [r2, #0]
 80064de:	4770      	bx	lr
 80064e0:	2000      	movs	r0, #0
 80064e2:	4770      	bx	lr
 80064e4:	2020      	movs	r0, #32
 80064e6:	4770      	bx	lr

080064e8 <__i2b>:
 80064e8:	b510      	push	{r4, lr}
 80064ea:	460c      	mov	r4, r1
 80064ec:	2101      	movs	r1, #1
 80064ee:	f7ff febd 	bl	800626c <_Balloc>
 80064f2:	4602      	mov	r2, r0
 80064f4:	b928      	cbnz	r0, 8006502 <__i2b+0x1a>
 80064f6:	f240 1145 	movw	r1, #325	@ 0x145
 80064fa:	4b04      	ldr	r3, [pc, #16]	@ (800650c <__i2b+0x24>)
 80064fc:	4804      	ldr	r0, [pc, #16]	@ (8006510 <__i2b+0x28>)
 80064fe:	f001 fc01 	bl	8007d04 <__assert_func>
 8006502:	2301      	movs	r3, #1
 8006504:	6144      	str	r4, [r0, #20]
 8006506:	6103      	str	r3, [r0, #16]
 8006508:	bd10      	pop	{r4, pc}
 800650a:	bf00      	nop
 800650c:	08009897 	.word	0x08009897
 8006510:	080098a8 	.word	0x080098a8

08006514 <__multiply>:
 8006514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006518:	4614      	mov	r4, r2
 800651a:	690a      	ldr	r2, [r1, #16]
 800651c:	6923      	ldr	r3, [r4, #16]
 800651e:	460f      	mov	r7, r1
 8006520:	429a      	cmp	r2, r3
 8006522:	bfa2      	ittt	ge
 8006524:	4623      	movge	r3, r4
 8006526:	460c      	movge	r4, r1
 8006528:	461f      	movge	r7, r3
 800652a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800652e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006532:	68a3      	ldr	r3, [r4, #8]
 8006534:	6861      	ldr	r1, [r4, #4]
 8006536:	eb0a 0609 	add.w	r6, sl, r9
 800653a:	42b3      	cmp	r3, r6
 800653c:	b085      	sub	sp, #20
 800653e:	bfb8      	it	lt
 8006540:	3101      	addlt	r1, #1
 8006542:	f7ff fe93 	bl	800626c <_Balloc>
 8006546:	b930      	cbnz	r0, 8006556 <__multiply+0x42>
 8006548:	4602      	mov	r2, r0
 800654a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800654e:	4b43      	ldr	r3, [pc, #268]	@ (800665c <__multiply+0x148>)
 8006550:	4843      	ldr	r0, [pc, #268]	@ (8006660 <__multiply+0x14c>)
 8006552:	f001 fbd7 	bl	8007d04 <__assert_func>
 8006556:	f100 0514 	add.w	r5, r0, #20
 800655a:	462b      	mov	r3, r5
 800655c:	2200      	movs	r2, #0
 800655e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006562:	4543      	cmp	r3, r8
 8006564:	d321      	bcc.n	80065aa <__multiply+0x96>
 8006566:	f107 0114 	add.w	r1, r7, #20
 800656a:	f104 0214 	add.w	r2, r4, #20
 800656e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006572:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006576:	9302      	str	r3, [sp, #8]
 8006578:	1b13      	subs	r3, r2, r4
 800657a:	3b15      	subs	r3, #21
 800657c:	f023 0303 	bic.w	r3, r3, #3
 8006580:	3304      	adds	r3, #4
 8006582:	f104 0715 	add.w	r7, r4, #21
 8006586:	42ba      	cmp	r2, r7
 8006588:	bf38      	it	cc
 800658a:	2304      	movcc	r3, #4
 800658c:	9301      	str	r3, [sp, #4]
 800658e:	9b02      	ldr	r3, [sp, #8]
 8006590:	9103      	str	r1, [sp, #12]
 8006592:	428b      	cmp	r3, r1
 8006594:	d80c      	bhi.n	80065b0 <__multiply+0x9c>
 8006596:	2e00      	cmp	r6, #0
 8006598:	dd03      	ble.n	80065a2 <__multiply+0x8e>
 800659a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d05a      	beq.n	8006658 <__multiply+0x144>
 80065a2:	6106      	str	r6, [r0, #16]
 80065a4:	b005      	add	sp, #20
 80065a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065aa:	f843 2b04 	str.w	r2, [r3], #4
 80065ae:	e7d8      	b.n	8006562 <__multiply+0x4e>
 80065b0:	f8b1 a000 	ldrh.w	sl, [r1]
 80065b4:	f1ba 0f00 	cmp.w	sl, #0
 80065b8:	d023      	beq.n	8006602 <__multiply+0xee>
 80065ba:	46a9      	mov	r9, r5
 80065bc:	f04f 0c00 	mov.w	ip, #0
 80065c0:	f104 0e14 	add.w	lr, r4, #20
 80065c4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80065c8:	f8d9 3000 	ldr.w	r3, [r9]
 80065cc:	fa1f fb87 	uxth.w	fp, r7
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	fb0a 330b 	mla	r3, sl, fp, r3
 80065d6:	4463      	add	r3, ip
 80065d8:	f8d9 c000 	ldr.w	ip, [r9]
 80065dc:	0c3f      	lsrs	r7, r7, #16
 80065de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80065e2:	fb0a c707 	mla	r7, sl, r7, ip
 80065e6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80065f0:	4572      	cmp	r2, lr
 80065f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80065f6:	f849 3b04 	str.w	r3, [r9], #4
 80065fa:	d8e3      	bhi.n	80065c4 <__multiply+0xb0>
 80065fc:	9b01      	ldr	r3, [sp, #4]
 80065fe:	f845 c003 	str.w	ip, [r5, r3]
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	3104      	adds	r1, #4
 8006606:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800660a:	f1b9 0f00 	cmp.w	r9, #0
 800660e:	d021      	beq.n	8006654 <__multiply+0x140>
 8006610:	46ae      	mov	lr, r5
 8006612:	f04f 0a00 	mov.w	sl, #0
 8006616:	682b      	ldr	r3, [r5, #0]
 8006618:	f104 0c14 	add.w	ip, r4, #20
 800661c:	f8bc b000 	ldrh.w	fp, [ip]
 8006620:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006624:	b29b      	uxth	r3, r3
 8006626:	fb09 770b 	mla	r7, r9, fp, r7
 800662a:	4457      	add	r7, sl
 800662c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006630:	f84e 3b04 	str.w	r3, [lr], #4
 8006634:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006638:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800663c:	f8be 3000 	ldrh.w	r3, [lr]
 8006640:	4562      	cmp	r2, ip
 8006642:	fb09 330a 	mla	r3, r9, sl, r3
 8006646:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800664a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800664e:	d8e5      	bhi.n	800661c <__multiply+0x108>
 8006650:	9f01      	ldr	r7, [sp, #4]
 8006652:	51eb      	str	r3, [r5, r7]
 8006654:	3504      	adds	r5, #4
 8006656:	e79a      	b.n	800658e <__multiply+0x7a>
 8006658:	3e01      	subs	r6, #1
 800665a:	e79c      	b.n	8006596 <__multiply+0x82>
 800665c:	08009897 	.word	0x08009897
 8006660:	080098a8 	.word	0x080098a8

08006664 <__pow5mult>:
 8006664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006668:	4615      	mov	r5, r2
 800666a:	f012 0203 	ands.w	r2, r2, #3
 800666e:	4607      	mov	r7, r0
 8006670:	460e      	mov	r6, r1
 8006672:	d007      	beq.n	8006684 <__pow5mult+0x20>
 8006674:	4c25      	ldr	r4, [pc, #148]	@ (800670c <__pow5mult+0xa8>)
 8006676:	3a01      	subs	r2, #1
 8006678:	2300      	movs	r3, #0
 800667a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800667e:	f7ff fe57 	bl	8006330 <__multadd>
 8006682:	4606      	mov	r6, r0
 8006684:	10ad      	asrs	r5, r5, #2
 8006686:	d03d      	beq.n	8006704 <__pow5mult+0xa0>
 8006688:	69fc      	ldr	r4, [r7, #28]
 800668a:	b97c      	cbnz	r4, 80066ac <__pow5mult+0x48>
 800668c:	2010      	movs	r0, #16
 800668e:	f7ff fd37 	bl	8006100 <malloc>
 8006692:	4602      	mov	r2, r0
 8006694:	61f8      	str	r0, [r7, #28]
 8006696:	b928      	cbnz	r0, 80066a4 <__pow5mult+0x40>
 8006698:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800669c:	4b1c      	ldr	r3, [pc, #112]	@ (8006710 <__pow5mult+0xac>)
 800669e:	481d      	ldr	r0, [pc, #116]	@ (8006714 <__pow5mult+0xb0>)
 80066a0:	f001 fb30 	bl	8007d04 <__assert_func>
 80066a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066a8:	6004      	str	r4, [r0, #0]
 80066aa:	60c4      	str	r4, [r0, #12]
 80066ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80066b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80066b4:	b94c      	cbnz	r4, 80066ca <__pow5mult+0x66>
 80066b6:	f240 2171 	movw	r1, #625	@ 0x271
 80066ba:	4638      	mov	r0, r7
 80066bc:	f7ff ff14 	bl	80064e8 <__i2b>
 80066c0:	2300      	movs	r3, #0
 80066c2:	4604      	mov	r4, r0
 80066c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80066c8:	6003      	str	r3, [r0, #0]
 80066ca:	f04f 0900 	mov.w	r9, #0
 80066ce:	07eb      	lsls	r3, r5, #31
 80066d0:	d50a      	bpl.n	80066e8 <__pow5mult+0x84>
 80066d2:	4631      	mov	r1, r6
 80066d4:	4622      	mov	r2, r4
 80066d6:	4638      	mov	r0, r7
 80066d8:	f7ff ff1c 	bl	8006514 <__multiply>
 80066dc:	4680      	mov	r8, r0
 80066de:	4631      	mov	r1, r6
 80066e0:	4638      	mov	r0, r7
 80066e2:	f7ff fe03 	bl	80062ec <_Bfree>
 80066e6:	4646      	mov	r6, r8
 80066e8:	106d      	asrs	r5, r5, #1
 80066ea:	d00b      	beq.n	8006704 <__pow5mult+0xa0>
 80066ec:	6820      	ldr	r0, [r4, #0]
 80066ee:	b938      	cbnz	r0, 8006700 <__pow5mult+0x9c>
 80066f0:	4622      	mov	r2, r4
 80066f2:	4621      	mov	r1, r4
 80066f4:	4638      	mov	r0, r7
 80066f6:	f7ff ff0d 	bl	8006514 <__multiply>
 80066fa:	6020      	str	r0, [r4, #0]
 80066fc:	f8c0 9000 	str.w	r9, [r0]
 8006700:	4604      	mov	r4, r0
 8006702:	e7e4      	b.n	80066ce <__pow5mult+0x6a>
 8006704:	4630      	mov	r0, r6
 8006706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800670a:	bf00      	nop
 800670c:	08009904 	.word	0x08009904
 8006710:	08009828 	.word	0x08009828
 8006714:	080098a8 	.word	0x080098a8

08006718 <__lshift>:
 8006718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800671c:	460c      	mov	r4, r1
 800671e:	4607      	mov	r7, r0
 8006720:	4691      	mov	r9, r2
 8006722:	6923      	ldr	r3, [r4, #16]
 8006724:	6849      	ldr	r1, [r1, #4]
 8006726:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800672a:	68a3      	ldr	r3, [r4, #8]
 800672c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006730:	f108 0601 	add.w	r6, r8, #1
 8006734:	42b3      	cmp	r3, r6
 8006736:	db0b      	blt.n	8006750 <__lshift+0x38>
 8006738:	4638      	mov	r0, r7
 800673a:	f7ff fd97 	bl	800626c <_Balloc>
 800673e:	4605      	mov	r5, r0
 8006740:	b948      	cbnz	r0, 8006756 <__lshift+0x3e>
 8006742:	4602      	mov	r2, r0
 8006744:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006748:	4b27      	ldr	r3, [pc, #156]	@ (80067e8 <__lshift+0xd0>)
 800674a:	4828      	ldr	r0, [pc, #160]	@ (80067ec <__lshift+0xd4>)
 800674c:	f001 fada 	bl	8007d04 <__assert_func>
 8006750:	3101      	adds	r1, #1
 8006752:	005b      	lsls	r3, r3, #1
 8006754:	e7ee      	b.n	8006734 <__lshift+0x1c>
 8006756:	2300      	movs	r3, #0
 8006758:	f100 0114 	add.w	r1, r0, #20
 800675c:	f100 0210 	add.w	r2, r0, #16
 8006760:	4618      	mov	r0, r3
 8006762:	4553      	cmp	r3, sl
 8006764:	db33      	blt.n	80067ce <__lshift+0xb6>
 8006766:	6920      	ldr	r0, [r4, #16]
 8006768:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800676c:	f104 0314 	add.w	r3, r4, #20
 8006770:	f019 091f 	ands.w	r9, r9, #31
 8006774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800677c:	d02b      	beq.n	80067d6 <__lshift+0xbe>
 800677e:	468a      	mov	sl, r1
 8006780:	2200      	movs	r2, #0
 8006782:	f1c9 0e20 	rsb	lr, r9, #32
 8006786:	6818      	ldr	r0, [r3, #0]
 8006788:	fa00 f009 	lsl.w	r0, r0, r9
 800678c:	4310      	orrs	r0, r2
 800678e:	f84a 0b04 	str.w	r0, [sl], #4
 8006792:	f853 2b04 	ldr.w	r2, [r3], #4
 8006796:	459c      	cmp	ip, r3
 8006798:	fa22 f20e 	lsr.w	r2, r2, lr
 800679c:	d8f3      	bhi.n	8006786 <__lshift+0x6e>
 800679e:	ebac 0304 	sub.w	r3, ip, r4
 80067a2:	3b15      	subs	r3, #21
 80067a4:	f023 0303 	bic.w	r3, r3, #3
 80067a8:	3304      	adds	r3, #4
 80067aa:	f104 0015 	add.w	r0, r4, #21
 80067ae:	4584      	cmp	ip, r0
 80067b0:	bf38      	it	cc
 80067b2:	2304      	movcc	r3, #4
 80067b4:	50ca      	str	r2, [r1, r3]
 80067b6:	b10a      	cbz	r2, 80067bc <__lshift+0xa4>
 80067b8:	f108 0602 	add.w	r6, r8, #2
 80067bc:	3e01      	subs	r6, #1
 80067be:	4638      	mov	r0, r7
 80067c0:	4621      	mov	r1, r4
 80067c2:	612e      	str	r6, [r5, #16]
 80067c4:	f7ff fd92 	bl	80062ec <_Bfree>
 80067c8:	4628      	mov	r0, r5
 80067ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80067d2:	3301      	adds	r3, #1
 80067d4:	e7c5      	b.n	8006762 <__lshift+0x4a>
 80067d6:	3904      	subs	r1, #4
 80067d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80067dc:	459c      	cmp	ip, r3
 80067de:	f841 2f04 	str.w	r2, [r1, #4]!
 80067e2:	d8f9      	bhi.n	80067d8 <__lshift+0xc0>
 80067e4:	e7ea      	b.n	80067bc <__lshift+0xa4>
 80067e6:	bf00      	nop
 80067e8:	08009897 	.word	0x08009897
 80067ec:	080098a8 	.word	0x080098a8

080067f0 <__mcmp>:
 80067f0:	4603      	mov	r3, r0
 80067f2:	690a      	ldr	r2, [r1, #16]
 80067f4:	6900      	ldr	r0, [r0, #16]
 80067f6:	b530      	push	{r4, r5, lr}
 80067f8:	1a80      	subs	r0, r0, r2
 80067fa:	d10e      	bne.n	800681a <__mcmp+0x2a>
 80067fc:	3314      	adds	r3, #20
 80067fe:	3114      	adds	r1, #20
 8006800:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006804:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006808:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800680c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006810:	4295      	cmp	r5, r2
 8006812:	d003      	beq.n	800681c <__mcmp+0x2c>
 8006814:	d205      	bcs.n	8006822 <__mcmp+0x32>
 8006816:	f04f 30ff 	mov.w	r0, #4294967295
 800681a:	bd30      	pop	{r4, r5, pc}
 800681c:	42a3      	cmp	r3, r4
 800681e:	d3f3      	bcc.n	8006808 <__mcmp+0x18>
 8006820:	e7fb      	b.n	800681a <__mcmp+0x2a>
 8006822:	2001      	movs	r0, #1
 8006824:	e7f9      	b.n	800681a <__mcmp+0x2a>
	...

08006828 <__mdiff>:
 8006828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682c:	4689      	mov	r9, r1
 800682e:	4606      	mov	r6, r0
 8006830:	4611      	mov	r1, r2
 8006832:	4648      	mov	r0, r9
 8006834:	4614      	mov	r4, r2
 8006836:	f7ff ffdb 	bl	80067f0 <__mcmp>
 800683a:	1e05      	subs	r5, r0, #0
 800683c:	d112      	bne.n	8006864 <__mdiff+0x3c>
 800683e:	4629      	mov	r1, r5
 8006840:	4630      	mov	r0, r6
 8006842:	f7ff fd13 	bl	800626c <_Balloc>
 8006846:	4602      	mov	r2, r0
 8006848:	b928      	cbnz	r0, 8006856 <__mdiff+0x2e>
 800684a:	f240 2137 	movw	r1, #567	@ 0x237
 800684e:	4b3e      	ldr	r3, [pc, #248]	@ (8006948 <__mdiff+0x120>)
 8006850:	483e      	ldr	r0, [pc, #248]	@ (800694c <__mdiff+0x124>)
 8006852:	f001 fa57 	bl	8007d04 <__assert_func>
 8006856:	2301      	movs	r3, #1
 8006858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800685c:	4610      	mov	r0, r2
 800685e:	b003      	add	sp, #12
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006864:	bfbc      	itt	lt
 8006866:	464b      	movlt	r3, r9
 8006868:	46a1      	movlt	r9, r4
 800686a:	4630      	mov	r0, r6
 800686c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006870:	bfba      	itte	lt
 8006872:	461c      	movlt	r4, r3
 8006874:	2501      	movlt	r5, #1
 8006876:	2500      	movge	r5, #0
 8006878:	f7ff fcf8 	bl	800626c <_Balloc>
 800687c:	4602      	mov	r2, r0
 800687e:	b918      	cbnz	r0, 8006888 <__mdiff+0x60>
 8006880:	f240 2145 	movw	r1, #581	@ 0x245
 8006884:	4b30      	ldr	r3, [pc, #192]	@ (8006948 <__mdiff+0x120>)
 8006886:	e7e3      	b.n	8006850 <__mdiff+0x28>
 8006888:	f100 0b14 	add.w	fp, r0, #20
 800688c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006890:	f109 0310 	add.w	r3, r9, #16
 8006894:	60c5      	str	r5, [r0, #12]
 8006896:	f04f 0c00 	mov.w	ip, #0
 800689a:	f109 0514 	add.w	r5, r9, #20
 800689e:	46d9      	mov	r9, fp
 80068a0:	6926      	ldr	r6, [r4, #16]
 80068a2:	f104 0e14 	add.w	lr, r4, #20
 80068a6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80068aa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80068ae:	9301      	str	r3, [sp, #4]
 80068b0:	9b01      	ldr	r3, [sp, #4]
 80068b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80068b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80068ba:	b281      	uxth	r1, r0
 80068bc:	9301      	str	r3, [sp, #4]
 80068be:	fa1f f38a 	uxth.w	r3, sl
 80068c2:	1a5b      	subs	r3, r3, r1
 80068c4:	0c00      	lsrs	r0, r0, #16
 80068c6:	4463      	add	r3, ip
 80068c8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80068cc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80068d6:	4576      	cmp	r6, lr
 80068d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80068dc:	f849 3b04 	str.w	r3, [r9], #4
 80068e0:	d8e6      	bhi.n	80068b0 <__mdiff+0x88>
 80068e2:	1b33      	subs	r3, r6, r4
 80068e4:	3b15      	subs	r3, #21
 80068e6:	f023 0303 	bic.w	r3, r3, #3
 80068ea:	3415      	adds	r4, #21
 80068ec:	3304      	adds	r3, #4
 80068ee:	42a6      	cmp	r6, r4
 80068f0:	bf38      	it	cc
 80068f2:	2304      	movcc	r3, #4
 80068f4:	441d      	add	r5, r3
 80068f6:	445b      	add	r3, fp
 80068f8:	461e      	mov	r6, r3
 80068fa:	462c      	mov	r4, r5
 80068fc:	4544      	cmp	r4, r8
 80068fe:	d30e      	bcc.n	800691e <__mdiff+0xf6>
 8006900:	f108 0103 	add.w	r1, r8, #3
 8006904:	1b49      	subs	r1, r1, r5
 8006906:	f021 0103 	bic.w	r1, r1, #3
 800690a:	3d03      	subs	r5, #3
 800690c:	45a8      	cmp	r8, r5
 800690e:	bf38      	it	cc
 8006910:	2100      	movcc	r1, #0
 8006912:	440b      	add	r3, r1
 8006914:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006918:	b199      	cbz	r1, 8006942 <__mdiff+0x11a>
 800691a:	6117      	str	r7, [r2, #16]
 800691c:	e79e      	b.n	800685c <__mdiff+0x34>
 800691e:	46e6      	mov	lr, ip
 8006920:	f854 1b04 	ldr.w	r1, [r4], #4
 8006924:	fa1f fc81 	uxth.w	ip, r1
 8006928:	44f4      	add	ip, lr
 800692a:	0c08      	lsrs	r0, r1, #16
 800692c:	4471      	add	r1, lr
 800692e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006932:	b289      	uxth	r1, r1
 8006934:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006938:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800693c:	f846 1b04 	str.w	r1, [r6], #4
 8006940:	e7dc      	b.n	80068fc <__mdiff+0xd4>
 8006942:	3f01      	subs	r7, #1
 8006944:	e7e6      	b.n	8006914 <__mdiff+0xec>
 8006946:	bf00      	nop
 8006948:	08009897 	.word	0x08009897
 800694c:	080098a8 	.word	0x080098a8

08006950 <__ulp>:
 8006950:	4b0e      	ldr	r3, [pc, #56]	@ (800698c <__ulp+0x3c>)
 8006952:	400b      	ands	r3, r1
 8006954:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006958:	2b00      	cmp	r3, #0
 800695a:	dc08      	bgt.n	800696e <__ulp+0x1e>
 800695c:	425b      	negs	r3, r3
 800695e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006962:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006966:	da04      	bge.n	8006972 <__ulp+0x22>
 8006968:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800696c:	4113      	asrs	r3, r2
 800696e:	2200      	movs	r2, #0
 8006970:	e008      	b.n	8006984 <__ulp+0x34>
 8006972:	f1a2 0314 	sub.w	r3, r2, #20
 8006976:	2b1e      	cmp	r3, #30
 8006978:	bfd6      	itet	le
 800697a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800697e:	2201      	movgt	r2, #1
 8006980:	40da      	lsrle	r2, r3
 8006982:	2300      	movs	r3, #0
 8006984:	4619      	mov	r1, r3
 8006986:	4610      	mov	r0, r2
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	7ff00000 	.word	0x7ff00000

08006990 <__b2d>:
 8006990:	6902      	ldr	r2, [r0, #16]
 8006992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006994:	f100 0614 	add.w	r6, r0, #20
 8006998:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800699c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80069a0:	4f1e      	ldr	r7, [pc, #120]	@ (8006a1c <__b2d+0x8c>)
 80069a2:	4620      	mov	r0, r4
 80069a4:	f7ff fd54 	bl	8006450 <__hi0bits>
 80069a8:	4603      	mov	r3, r0
 80069aa:	f1c0 0020 	rsb	r0, r0, #32
 80069ae:	2b0a      	cmp	r3, #10
 80069b0:	f1a2 0504 	sub.w	r5, r2, #4
 80069b4:	6008      	str	r0, [r1, #0]
 80069b6:	dc12      	bgt.n	80069de <__b2d+0x4e>
 80069b8:	42ae      	cmp	r6, r5
 80069ba:	bf2c      	ite	cs
 80069bc:	2200      	movcs	r2, #0
 80069be:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80069c2:	f1c3 0c0b 	rsb	ip, r3, #11
 80069c6:	3315      	adds	r3, #21
 80069c8:	fa24 fe0c 	lsr.w	lr, r4, ip
 80069cc:	fa04 f303 	lsl.w	r3, r4, r3
 80069d0:	fa22 f20c 	lsr.w	r2, r2, ip
 80069d4:	ea4e 0107 	orr.w	r1, lr, r7
 80069d8:	431a      	orrs	r2, r3
 80069da:	4610      	mov	r0, r2
 80069dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069de:	42ae      	cmp	r6, r5
 80069e0:	bf36      	itet	cc
 80069e2:	f1a2 0508 	subcc.w	r5, r2, #8
 80069e6:	2200      	movcs	r2, #0
 80069e8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80069ec:	3b0b      	subs	r3, #11
 80069ee:	d012      	beq.n	8006a16 <__b2d+0x86>
 80069f0:	f1c3 0720 	rsb	r7, r3, #32
 80069f4:	fa22 f107 	lsr.w	r1, r2, r7
 80069f8:	409c      	lsls	r4, r3
 80069fa:	430c      	orrs	r4, r1
 80069fc:	42b5      	cmp	r5, r6
 80069fe:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006a02:	bf94      	ite	ls
 8006a04:	2400      	movls	r4, #0
 8006a06:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006a0a:	409a      	lsls	r2, r3
 8006a0c:	40fc      	lsrs	r4, r7
 8006a0e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006a12:	4322      	orrs	r2, r4
 8006a14:	e7e1      	b.n	80069da <__b2d+0x4a>
 8006a16:	ea44 0107 	orr.w	r1, r4, r7
 8006a1a:	e7de      	b.n	80069da <__b2d+0x4a>
 8006a1c:	3ff00000 	.word	0x3ff00000

08006a20 <__d2b>:
 8006a20:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006a24:	2101      	movs	r1, #1
 8006a26:	4690      	mov	r8, r2
 8006a28:	4699      	mov	r9, r3
 8006a2a:	9e08      	ldr	r6, [sp, #32]
 8006a2c:	f7ff fc1e 	bl	800626c <_Balloc>
 8006a30:	4604      	mov	r4, r0
 8006a32:	b930      	cbnz	r0, 8006a42 <__d2b+0x22>
 8006a34:	4602      	mov	r2, r0
 8006a36:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a3a:	4b23      	ldr	r3, [pc, #140]	@ (8006ac8 <__d2b+0xa8>)
 8006a3c:	4823      	ldr	r0, [pc, #140]	@ (8006acc <__d2b+0xac>)
 8006a3e:	f001 f961 	bl	8007d04 <__assert_func>
 8006a42:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a46:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a4a:	b10d      	cbz	r5, 8006a50 <__d2b+0x30>
 8006a4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a50:	9301      	str	r3, [sp, #4]
 8006a52:	f1b8 0300 	subs.w	r3, r8, #0
 8006a56:	d024      	beq.n	8006aa2 <__d2b+0x82>
 8006a58:	4668      	mov	r0, sp
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	f7ff fd17 	bl	800648e <__lo0bits>
 8006a60:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a64:	b1d8      	cbz	r0, 8006a9e <__d2b+0x7e>
 8006a66:	f1c0 0320 	rsb	r3, r0, #32
 8006a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	40c2      	lsrs	r2, r0
 8006a72:	6163      	str	r3, [r4, #20]
 8006a74:	9201      	str	r2, [sp, #4]
 8006a76:	9b01      	ldr	r3, [sp, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	bf0c      	ite	eq
 8006a7c:	2201      	moveq	r2, #1
 8006a7e:	2202      	movne	r2, #2
 8006a80:	61a3      	str	r3, [r4, #24]
 8006a82:	6122      	str	r2, [r4, #16]
 8006a84:	b1ad      	cbz	r5, 8006ab2 <__d2b+0x92>
 8006a86:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a8a:	4405      	add	r5, r0
 8006a8c:	6035      	str	r5, [r6, #0]
 8006a8e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a94:	6018      	str	r0, [r3, #0]
 8006a96:	4620      	mov	r0, r4
 8006a98:	b002      	add	sp, #8
 8006a9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006a9e:	6161      	str	r1, [r4, #20]
 8006aa0:	e7e9      	b.n	8006a76 <__d2b+0x56>
 8006aa2:	a801      	add	r0, sp, #4
 8006aa4:	f7ff fcf3 	bl	800648e <__lo0bits>
 8006aa8:	9b01      	ldr	r3, [sp, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	6163      	str	r3, [r4, #20]
 8006aae:	3020      	adds	r0, #32
 8006ab0:	e7e7      	b.n	8006a82 <__d2b+0x62>
 8006ab2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006ab6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006aba:	6030      	str	r0, [r6, #0]
 8006abc:	6918      	ldr	r0, [r3, #16]
 8006abe:	f7ff fcc7 	bl	8006450 <__hi0bits>
 8006ac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ac6:	e7e4      	b.n	8006a92 <__d2b+0x72>
 8006ac8:	08009897 	.word	0x08009897
 8006acc:	080098a8 	.word	0x080098a8

08006ad0 <__ratio>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	b085      	sub	sp, #20
 8006ad6:	e9cd 1000 	strd	r1, r0, [sp]
 8006ada:	a902      	add	r1, sp, #8
 8006adc:	f7ff ff58 	bl	8006990 <__b2d>
 8006ae0:	468b      	mov	fp, r1
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460f      	mov	r7, r1
 8006ae6:	9800      	ldr	r0, [sp, #0]
 8006ae8:	a903      	add	r1, sp, #12
 8006aea:	f7ff ff51 	bl	8006990 <__b2d>
 8006aee:	460d      	mov	r5, r1
 8006af0:	9b01      	ldr	r3, [sp, #4]
 8006af2:	4689      	mov	r9, r1
 8006af4:	6919      	ldr	r1, [r3, #16]
 8006af6:	9b00      	ldr	r3, [sp, #0]
 8006af8:	4604      	mov	r4, r0
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	4630      	mov	r0, r6
 8006afe:	1ac9      	subs	r1, r1, r3
 8006b00:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006b04:	1a9b      	subs	r3, r3, r2
 8006b06:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	bfcd      	iteet	gt
 8006b0e:	463a      	movgt	r2, r7
 8006b10:	462a      	movle	r2, r5
 8006b12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006b16:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006b1a:	bfd8      	it	le
 8006b1c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006b20:	464b      	mov	r3, r9
 8006b22:	4622      	mov	r2, r4
 8006b24:	4659      	mov	r1, fp
 8006b26:	f7f9 fe01 	bl	800072c <__aeabi_ddiv>
 8006b2a:	b005      	add	sp, #20
 8006b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b30 <__copybits>:
 8006b30:	3901      	subs	r1, #1
 8006b32:	b570      	push	{r4, r5, r6, lr}
 8006b34:	1149      	asrs	r1, r1, #5
 8006b36:	6914      	ldr	r4, [r2, #16]
 8006b38:	3101      	adds	r1, #1
 8006b3a:	f102 0314 	add.w	r3, r2, #20
 8006b3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006b42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006b46:	1f05      	subs	r5, r0, #4
 8006b48:	42a3      	cmp	r3, r4
 8006b4a:	d30c      	bcc.n	8006b66 <__copybits+0x36>
 8006b4c:	1aa3      	subs	r3, r4, r2
 8006b4e:	3b11      	subs	r3, #17
 8006b50:	f023 0303 	bic.w	r3, r3, #3
 8006b54:	3211      	adds	r2, #17
 8006b56:	42a2      	cmp	r2, r4
 8006b58:	bf88      	it	hi
 8006b5a:	2300      	movhi	r3, #0
 8006b5c:	4418      	add	r0, r3
 8006b5e:	2300      	movs	r3, #0
 8006b60:	4288      	cmp	r0, r1
 8006b62:	d305      	bcc.n	8006b70 <__copybits+0x40>
 8006b64:	bd70      	pop	{r4, r5, r6, pc}
 8006b66:	f853 6b04 	ldr.w	r6, [r3], #4
 8006b6a:	f845 6f04 	str.w	r6, [r5, #4]!
 8006b6e:	e7eb      	b.n	8006b48 <__copybits+0x18>
 8006b70:	f840 3b04 	str.w	r3, [r0], #4
 8006b74:	e7f4      	b.n	8006b60 <__copybits+0x30>

08006b76 <__any_on>:
 8006b76:	f100 0214 	add.w	r2, r0, #20
 8006b7a:	6900      	ldr	r0, [r0, #16]
 8006b7c:	114b      	asrs	r3, r1, #5
 8006b7e:	4298      	cmp	r0, r3
 8006b80:	b510      	push	{r4, lr}
 8006b82:	db11      	blt.n	8006ba8 <__any_on+0x32>
 8006b84:	dd0a      	ble.n	8006b9c <__any_on+0x26>
 8006b86:	f011 011f 	ands.w	r1, r1, #31
 8006b8a:	d007      	beq.n	8006b9c <__any_on+0x26>
 8006b8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006b90:	fa24 f001 	lsr.w	r0, r4, r1
 8006b94:	fa00 f101 	lsl.w	r1, r0, r1
 8006b98:	428c      	cmp	r4, r1
 8006b9a:	d10b      	bne.n	8006bb4 <__any_on+0x3e>
 8006b9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d803      	bhi.n	8006bac <__any_on+0x36>
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	bd10      	pop	{r4, pc}
 8006ba8:	4603      	mov	r3, r0
 8006baa:	e7f7      	b.n	8006b9c <__any_on+0x26>
 8006bac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bb0:	2900      	cmp	r1, #0
 8006bb2:	d0f5      	beq.n	8006ba0 <__any_on+0x2a>
 8006bb4:	2001      	movs	r0, #1
 8006bb6:	e7f6      	b.n	8006ba6 <__any_on+0x30>

08006bb8 <sulp>:
 8006bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bbc:	460f      	mov	r7, r1
 8006bbe:	4690      	mov	r8, r2
 8006bc0:	f7ff fec6 	bl	8006950 <__ulp>
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	460d      	mov	r5, r1
 8006bc8:	f1b8 0f00 	cmp.w	r8, #0
 8006bcc:	d011      	beq.n	8006bf2 <sulp+0x3a>
 8006bce:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006bd2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	dd0b      	ble.n	8006bf2 <sulp+0x3a>
 8006bda:	2400      	movs	r4, #0
 8006bdc:	051b      	lsls	r3, r3, #20
 8006bde:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006be2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006be6:	4622      	mov	r2, r4
 8006be8:	462b      	mov	r3, r5
 8006bea:	f7f9 fc75 	bl	80004d8 <__aeabi_dmul>
 8006bee:	4604      	mov	r4, r0
 8006bf0:	460d      	mov	r5, r1
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	4629      	mov	r1, r5
 8006bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bfa:	0000      	movs	r0, r0
 8006bfc:	0000      	movs	r0, r0
	...

08006c00 <_strtod_l>:
 8006c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c04:	b09f      	sub	sp, #124	@ 0x7c
 8006c06:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006c08:	2200      	movs	r2, #0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006c0e:	f04f 0a00 	mov.w	sl, #0
 8006c12:	f04f 0b00 	mov.w	fp, #0
 8006c16:	460a      	mov	r2, r1
 8006c18:	9005      	str	r0, [sp, #20]
 8006c1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c1c:	7811      	ldrb	r1, [r2, #0]
 8006c1e:	292b      	cmp	r1, #43	@ 0x2b
 8006c20:	d048      	beq.n	8006cb4 <_strtod_l+0xb4>
 8006c22:	d836      	bhi.n	8006c92 <_strtod_l+0x92>
 8006c24:	290d      	cmp	r1, #13
 8006c26:	d830      	bhi.n	8006c8a <_strtod_l+0x8a>
 8006c28:	2908      	cmp	r1, #8
 8006c2a:	d830      	bhi.n	8006c8e <_strtod_l+0x8e>
 8006c2c:	2900      	cmp	r1, #0
 8006c2e:	d039      	beq.n	8006ca4 <_strtod_l+0xa4>
 8006c30:	2200      	movs	r2, #0
 8006c32:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006c34:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006c36:	782a      	ldrb	r2, [r5, #0]
 8006c38:	2a30      	cmp	r2, #48	@ 0x30
 8006c3a:	f040 80b1 	bne.w	8006da0 <_strtod_l+0x1a0>
 8006c3e:	786a      	ldrb	r2, [r5, #1]
 8006c40:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c44:	2a58      	cmp	r2, #88	@ 0x58
 8006c46:	d16c      	bne.n	8006d22 <_strtod_l+0x122>
 8006c48:	9302      	str	r3, [sp, #8]
 8006c4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c4c:	4a8e      	ldr	r2, [pc, #568]	@ (8006e88 <_strtod_l+0x288>)
 8006c4e:	9301      	str	r3, [sp, #4]
 8006c50:	ab1a      	add	r3, sp, #104	@ 0x68
 8006c52:	9300      	str	r3, [sp, #0]
 8006c54:	9805      	ldr	r0, [sp, #20]
 8006c56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006c58:	a919      	add	r1, sp, #100	@ 0x64
 8006c5a:	f001 f8ed 	bl	8007e38 <__gethex>
 8006c5e:	f010 060f 	ands.w	r6, r0, #15
 8006c62:	4604      	mov	r4, r0
 8006c64:	d005      	beq.n	8006c72 <_strtod_l+0x72>
 8006c66:	2e06      	cmp	r6, #6
 8006c68:	d126      	bne.n	8006cb8 <_strtod_l+0xb8>
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	3501      	adds	r5, #1
 8006c6e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006c70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f040 8584 	bne.w	8007782 <_strtod_l+0xb82>
 8006c7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c7c:	b1bb      	cbz	r3, 8006cae <_strtod_l+0xae>
 8006c7e:	4650      	mov	r0, sl
 8006c80:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006c84:	b01f      	add	sp, #124	@ 0x7c
 8006c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8a:	2920      	cmp	r1, #32
 8006c8c:	d1d0      	bne.n	8006c30 <_strtod_l+0x30>
 8006c8e:	3201      	adds	r2, #1
 8006c90:	e7c3      	b.n	8006c1a <_strtod_l+0x1a>
 8006c92:	292d      	cmp	r1, #45	@ 0x2d
 8006c94:	d1cc      	bne.n	8006c30 <_strtod_l+0x30>
 8006c96:	2101      	movs	r1, #1
 8006c98:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c9a:	1c51      	adds	r1, r2, #1
 8006c9c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c9e:	7852      	ldrb	r2, [r2, #1]
 8006ca0:	2a00      	cmp	r2, #0
 8006ca2:	d1c7      	bne.n	8006c34 <_strtod_l+0x34>
 8006ca4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ca6:	9419      	str	r4, [sp, #100]	@ 0x64
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f040 8568 	bne.w	800777e <_strtod_l+0xb7e>
 8006cae:	4650      	mov	r0, sl
 8006cb0:	4659      	mov	r1, fp
 8006cb2:	e7e7      	b.n	8006c84 <_strtod_l+0x84>
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	e7ef      	b.n	8006c98 <_strtod_l+0x98>
 8006cb8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006cba:	b13a      	cbz	r2, 8006ccc <_strtod_l+0xcc>
 8006cbc:	2135      	movs	r1, #53	@ 0x35
 8006cbe:	a81c      	add	r0, sp, #112	@ 0x70
 8006cc0:	f7ff ff36 	bl	8006b30 <__copybits>
 8006cc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cc6:	9805      	ldr	r0, [sp, #20]
 8006cc8:	f7ff fb10 	bl	80062ec <_Bfree>
 8006ccc:	3e01      	subs	r6, #1
 8006cce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006cd0:	2e04      	cmp	r6, #4
 8006cd2:	d806      	bhi.n	8006ce2 <_strtod_l+0xe2>
 8006cd4:	e8df f006 	tbb	[pc, r6]
 8006cd8:	201d0314 	.word	0x201d0314
 8006cdc:	14          	.byte	0x14
 8006cdd:	00          	.byte	0x00
 8006cde:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006ce2:	05e1      	lsls	r1, r4, #23
 8006ce4:	bf48      	it	mi
 8006ce6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006cea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006cee:	0d1b      	lsrs	r3, r3, #20
 8006cf0:	051b      	lsls	r3, r3, #20
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1bd      	bne.n	8006c72 <_strtod_l+0x72>
 8006cf6:	f7fe fb1d 	bl	8005334 <__errno>
 8006cfa:	2322      	movs	r3, #34	@ 0x22
 8006cfc:	6003      	str	r3, [r0, #0]
 8006cfe:	e7b8      	b.n	8006c72 <_strtod_l+0x72>
 8006d00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006d04:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006d08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006d0c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006d10:	e7e7      	b.n	8006ce2 <_strtod_l+0xe2>
 8006d12:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006e8c <_strtod_l+0x28c>
 8006d16:	e7e4      	b.n	8006ce2 <_strtod_l+0xe2>
 8006d18:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006d1c:	f04f 3aff 	mov.w	sl, #4294967295
 8006d20:	e7df      	b.n	8006ce2 <_strtod_l+0xe2>
 8006d22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d28:	785b      	ldrb	r3, [r3, #1]
 8006d2a:	2b30      	cmp	r3, #48	@ 0x30
 8006d2c:	d0f9      	beq.n	8006d22 <_strtod_l+0x122>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d09f      	beq.n	8006c72 <_strtod_l+0x72>
 8006d32:	2301      	movs	r3, #1
 8006d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d38:	220a      	movs	r2, #10
 8006d3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	461f      	mov	r7, r3
 8006d40:	9308      	str	r3, [sp, #32]
 8006d42:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d44:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006d46:	7805      	ldrb	r5, [r0, #0]
 8006d48:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006d4c:	b2d9      	uxtb	r1, r3
 8006d4e:	2909      	cmp	r1, #9
 8006d50:	d928      	bls.n	8006da4 <_strtod_l+0x1a4>
 8006d52:	2201      	movs	r2, #1
 8006d54:	494e      	ldr	r1, [pc, #312]	@ (8006e90 <_strtod_l+0x290>)
 8006d56:	f000 ffad 	bl	8007cb4 <strncmp>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	d032      	beq.n	8006dc4 <_strtod_l+0x1c4>
 8006d5e:	2000      	movs	r0, #0
 8006d60:	462a      	mov	r2, r5
 8006d62:	4681      	mov	r9, r0
 8006d64:	463d      	mov	r5, r7
 8006d66:	4603      	mov	r3, r0
 8006d68:	2a65      	cmp	r2, #101	@ 0x65
 8006d6a:	d001      	beq.n	8006d70 <_strtod_l+0x170>
 8006d6c:	2a45      	cmp	r2, #69	@ 0x45
 8006d6e:	d114      	bne.n	8006d9a <_strtod_l+0x19a>
 8006d70:	b91d      	cbnz	r5, 8006d7a <_strtod_l+0x17a>
 8006d72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d74:	4302      	orrs	r2, r0
 8006d76:	d095      	beq.n	8006ca4 <_strtod_l+0xa4>
 8006d78:	2500      	movs	r5, #0
 8006d7a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006d7c:	1c62      	adds	r2, r4, #1
 8006d7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d80:	7862      	ldrb	r2, [r4, #1]
 8006d82:	2a2b      	cmp	r2, #43	@ 0x2b
 8006d84:	d077      	beq.n	8006e76 <_strtod_l+0x276>
 8006d86:	2a2d      	cmp	r2, #45	@ 0x2d
 8006d88:	d07b      	beq.n	8006e82 <_strtod_l+0x282>
 8006d8a:	f04f 0c00 	mov.w	ip, #0
 8006d8e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006d92:	2909      	cmp	r1, #9
 8006d94:	f240 8082 	bls.w	8006e9c <_strtod_l+0x29c>
 8006d98:	9419      	str	r4, [sp, #100]	@ 0x64
 8006d9a:	f04f 0800 	mov.w	r8, #0
 8006d9e:	e0a2      	b.n	8006ee6 <_strtod_l+0x2e6>
 8006da0:	2300      	movs	r3, #0
 8006da2:	e7c7      	b.n	8006d34 <_strtod_l+0x134>
 8006da4:	2f08      	cmp	r7, #8
 8006da6:	bfd5      	itete	le
 8006da8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006daa:	9908      	ldrgt	r1, [sp, #32]
 8006dac:	fb02 3301 	mlale	r3, r2, r1, r3
 8006db0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006db4:	f100 0001 	add.w	r0, r0, #1
 8006db8:	bfd4      	ite	le
 8006dba:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006dbc:	9308      	strgt	r3, [sp, #32]
 8006dbe:	3701      	adds	r7, #1
 8006dc0:	9019      	str	r0, [sp, #100]	@ 0x64
 8006dc2:	e7bf      	b.n	8006d44 <_strtod_l+0x144>
 8006dc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dc6:	1c5a      	adds	r2, r3, #1
 8006dc8:	9219      	str	r2, [sp, #100]	@ 0x64
 8006dca:	785a      	ldrb	r2, [r3, #1]
 8006dcc:	b37f      	cbz	r7, 8006e2e <_strtod_l+0x22e>
 8006dce:	4681      	mov	r9, r0
 8006dd0:	463d      	mov	r5, r7
 8006dd2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006dd6:	2b09      	cmp	r3, #9
 8006dd8:	d912      	bls.n	8006e00 <_strtod_l+0x200>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e7c4      	b.n	8006d68 <_strtod_l+0x168>
 8006dde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006de0:	3001      	adds	r0, #1
 8006de2:	1c5a      	adds	r2, r3, #1
 8006de4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006de6:	785a      	ldrb	r2, [r3, #1]
 8006de8:	2a30      	cmp	r2, #48	@ 0x30
 8006dea:	d0f8      	beq.n	8006dde <_strtod_l+0x1de>
 8006dec:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006df0:	2b08      	cmp	r3, #8
 8006df2:	f200 84cb 	bhi.w	800778c <_strtod_l+0xb8c>
 8006df6:	4681      	mov	r9, r0
 8006df8:	2000      	movs	r0, #0
 8006dfa:	4605      	mov	r5, r0
 8006dfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dfe:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e00:	3a30      	subs	r2, #48	@ 0x30
 8006e02:	f100 0301 	add.w	r3, r0, #1
 8006e06:	d02a      	beq.n	8006e5e <_strtod_l+0x25e>
 8006e08:	4499      	add	r9, r3
 8006e0a:	210a      	movs	r1, #10
 8006e0c:	462b      	mov	r3, r5
 8006e0e:	eb00 0c05 	add.w	ip, r0, r5
 8006e12:	4563      	cmp	r3, ip
 8006e14:	d10d      	bne.n	8006e32 <_strtod_l+0x232>
 8006e16:	1c69      	adds	r1, r5, #1
 8006e18:	4401      	add	r1, r0
 8006e1a:	4428      	add	r0, r5
 8006e1c:	2808      	cmp	r0, #8
 8006e1e:	dc16      	bgt.n	8006e4e <_strtod_l+0x24e>
 8006e20:	230a      	movs	r3, #10
 8006e22:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e24:	fb03 2300 	mla	r3, r3, r0, r2
 8006e28:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	e018      	b.n	8006e60 <_strtod_l+0x260>
 8006e2e:	4638      	mov	r0, r7
 8006e30:	e7da      	b.n	8006de8 <_strtod_l+0x1e8>
 8006e32:	2b08      	cmp	r3, #8
 8006e34:	f103 0301 	add.w	r3, r3, #1
 8006e38:	dc03      	bgt.n	8006e42 <_strtod_l+0x242>
 8006e3a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006e3c:	434e      	muls	r6, r1
 8006e3e:	960a      	str	r6, [sp, #40]	@ 0x28
 8006e40:	e7e7      	b.n	8006e12 <_strtod_l+0x212>
 8006e42:	2b10      	cmp	r3, #16
 8006e44:	bfde      	ittt	le
 8006e46:	9e08      	ldrle	r6, [sp, #32]
 8006e48:	434e      	mulle	r6, r1
 8006e4a:	9608      	strle	r6, [sp, #32]
 8006e4c:	e7e1      	b.n	8006e12 <_strtod_l+0x212>
 8006e4e:	280f      	cmp	r0, #15
 8006e50:	dceb      	bgt.n	8006e2a <_strtod_l+0x22a>
 8006e52:	230a      	movs	r3, #10
 8006e54:	9808      	ldr	r0, [sp, #32]
 8006e56:	fb03 2300 	mla	r3, r3, r0, r2
 8006e5a:	9308      	str	r3, [sp, #32]
 8006e5c:	e7e5      	b.n	8006e2a <_strtod_l+0x22a>
 8006e5e:	4629      	mov	r1, r5
 8006e60:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e62:	460d      	mov	r5, r1
 8006e64:	1c50      	adds	r0, r2, #1
 8006e66:	9019      	str	r0, [sp, #100]	@ 0x64
 8006e68:	7852      	ldrb	r2, [r2, #1]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	e7b1      	b.n	8006dd2 <_strtod_l+0x1d2>
 8006e6e:	f04f 0900 	mov.w	r9, #0
 8006e72:	2301      	movs	r3, #1
 8006e74:	e77d      	b.n	8006d72 <_strtod_l+0x172>
 8006e76:	f04f 0c00 	mov.w	ip, #0
 8006e7a:	1ca2      	adds	r2, r4, #2
 8006e7c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e7e:	78a2      	ldrb	r2, [r4, #2]
 8006e80:	e785      	b.n	8006d8e <_strtod_l+0x18e>
 8006e82:	f04f 0c01 	mov.w	ip, #1
 8006e86:	e7f8      	b.n	8006e7a <_strtod_l+0x27a>
 8006e88:	08009a18 	.word	0x08009a18
 8006e8c:	7ff00000 	.word	0x7ff00000
 8006e90:	08009a00 	.word	0x08009a00
 8006e94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e96:	1c51      	adds	r1, r2, #1
 8006e98:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e9a:	7852      	ldrb	r2, [r2, #1]
 8006e9c:	2a30      	cmp	r2, #48	@ 0x30
 8006e9e:	d0f9      	beq.n	8006e94 <_strtod_l+0x294>
 8006ea0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006ea4:	2908      	cmp	r1, #8
 8006ea6:	f63f af78 	bhi.w	8006d9a <_strtod_l+0x19a>
 8006eaa:	f04f 080a 	mov.w	r8, #10
 8006eae:	3a30      	subs	r2, #48	@ 0x30
 8006eb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006eb2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006eb4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006eb6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006eb8:	1c56      	adds	r6, r2, #1
 8006eba:	9619      	str	r6, [sp, #100]	@ 0x64
 8006ebc:	7852      	ldrb	r2, [r2, #1]
 8006ebe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006ec2:	f1be 0f09 	cmp.w	lr, #9
 8006ec6:	d939      	bls.n	8006f3c <_strtod_l+0x33c>
 8006ec8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006eca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006ece:	1a76      	subs	r6, r6, r1
 8006ed0:	2e08      	cmp	r6, #8
 8006ed2:	dc03      	bgt.n	8006edc <_strtod_l+0x2dc>
 8006ed4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006ed6:	4588      	cmp	r8, r1
 8006ed8:	bfa8      	it	ge
 8006eda:	4688      	movge	r8, r1
 8006edc:	f1bc 0f00 	cmp.w	ip, #0
 8006ee0:	d001      	beq.n	8006ee6 <_strtod_l+0x2e6>
 8006ee2:	f1c8 0800 	rsb	r8, r8, #0
 8006ee6:	2d00      	cmp	r5, #0
 8006ee8:	d14e      	bne.n	8006f88 <_strtod_l+0x388>
 8006eea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006eec:	4308      	orrs	r0, r1
 8006eee:	f47f aec0 	bne.w	8006c72 <_strtod_l+0x72>
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f47f aed6 	bne.w	8006ca4 <_strtod_l+0xa4>
 8006ef8:	2a69      	cmp	r2, #105	@ 0x69
 8006efa:	d028      	beq.n	8006f4e <_strtod_l+0x34e>
 8006efc:	dc25      	bgt.n	8006f4a <_strtod_l+0x34a>
 8006efe:	2a49      	cmp	r2, #73	@ 0x49
 8006f00:	d025      	beq.n	8006f4e <_strtod_l+0x34e>
 8006f02:	2a4e      	cmp	r2, #78	@ 0x4e
 8006f04:	f47f aece 	bne.w	8006ca4 <_strtod_l+0xa4>
 8006f08:	499a      	ldr	r1, [pc, #616]	@ (8007174 <_strtod_l+0x574>)
 8006f0a:	a819      	add	r0, sp, #100	@ 0x64
 8006f0c:	f001 f9b6 	bl	800827c <__match>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f43f aec7 	beq.w	8006ca4 <_strtod_l+0xa4>
 8006f16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	2b28      	cmp	r3, #40	@ 0x28
 8006f1c:	d12e      	bne.n	8006f7c <_strtod_l+0x37c>
 8006f1e:	4996      	ldr	r1, [pc, #600]	@ (8007178 <_strtod_l+0x578>)
 8006f20:	aa1c      	add	r2, sp, #112	@ 0x70
 8006f22:	a819      	add	r0, sp, #100	@ 0x64
 8006f24:	f001 f9be 	bl	80082a4 <__hexnan>
 8006f28:	2805      	cmp	r0, #5
 8006f2a:	d127      	bne.n	8006f7c <_strtod_l+0x37c>
 8006f2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006f2e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006f32:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006f36:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006f3a:	e69a      	b.n	8006c72 <_strtod_l+0x72>
 8006f3c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006f3e:	fb08 2101 	mla	r1, r8, r1, r2
 8006f42:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006f46:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f48:	e7b5      	b.n	8006eb6 <_strtod_l+0x2b6>
 8006f4a:	2a6e      	cmp	r2, #110	@ 0x6e
 8006f4c:	e7da      	b.n	8006f04 <_strtod_l+0x304>
 8006f4e:	498b      	ldr	r1, [pc, #556]	@ (800717c <_strtod_l+0x57c>)
 8006f50:	a819      	add	r0, sp, #100	@ 0x64
 8006f52:	f001 f993 	bl	800827c <__match>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	f43f aea4 	beq.w	8006ca4 <_strtod_l+0xa4>
 8006f5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f5e:	4988      	ldr	r1, [pc, #544]	@ (8007180 <_strtod_l+0x580>)
 8006f60:	3b01      	subs	r3, #1
 8006f62:	a819      	add	r0, sp, #100	@ 0x64
 8006f64:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f66:	f001 f989 	bl	800827c <__match>
 8006f6a:	b910      	cbnz	r0, 8006f72 <_strtod_l+0x372>
 8006f6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f6e:	3301      	adds	r3, #1
 8006f70:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f72:	f04f 0a00 	mov.w	sl, #0
 8006f76:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8007184 <_strtod_l+0x584>
 8006f7a:	e67a      	b.n	8006c72 <_strtod_l+0x72>
 8006f7c:	4882      	ldr	r0, [pc, #520]	@ (8007188 <_strtod_l+0x588>)
 8006f7e:	f000 febb 	bl	8007cf8 <nan>
 8006f82:	4682      	mov	sl, r0
 8006f84:	468b      	mov	fp, r1
 8006f86:	e674      	b.n	8006c72 <_strtod_l+0x72>
 8006f88:	eba8 0309 	sub.w	r3, r8, r9
 8006f8c:	2f00      	cmp	r7, #0
 8006f8e:	bf08      	it	eq
 8006f90:	462f      	moveq	r7, r5
 8006f92:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f94:	2d10      	cmp	r5, #16
 8006f96:	462c      	mov	r4, r5
 8006f98:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f9a:	bfa8      	it	ge
 8006f9c:	2410      	movge	r4, #16
 8006f9e:	f7f9 fa21 	bl	80003e4 <__aeabi_ui2d>
 8006fa2:	2d09      	cmp	r5, #9
 8006fa4:	4682      	mov	sl, r0
 8006fa6:	468b      	mov	fp, r1
 8006fa8:	dc11      	bgt.n	8006fce <_strtod_l+0x3ce>
 8006faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f43f ae60 	beq.w	8006c72 <_strtod_l+0x72>
 8006fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb4:	dd76      	ble.n	80070a4 <_strtod_l+0x4a4>
 8006fb6:	2b16      	cmp	r3, #22
 8006fb8:	dc5d      	bgt.n	8007076 <_strtod_l+0x476>
 8006fba:	4974      	ldr	r1, [pc, #464]	@ (800718c <_strtod_l+0x58c>)
 8006fbc:	4652      	mov	r2, sl
 8006fbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fc2:	465b      	mov	r3, fp
 8006fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fc8:	f7f9 fa86 	bl	80004d8 <__aeabi_dmul>
 8006fcc:	e7d9      	b.n	8006f82 <_strtod_l+0x382>
 8006fce:	4b6f      	ldr	r3, [pc, #444]	@ (800718c <_strtod_l+0x58c>)
 8006fd0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fd4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006fd8:	f7f9 fa7e 	bl	80004d8 <__aeabi_dmul>
 8006fdc:	4682      	mov	sl, r0
 8006fde:	9808      	ldr	r0, [sp, #32]
 8006fe0:	468b      	mov	fp, r1
 8006fe2:	f7f9 f9ff 	bl	80003e4 <__aeabi_ui2d>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4650      	mov	r0, sl
 8006fec:	4659      	mov	r1, fp
 8006fee:	f7f9 f8bd 	bl	800016c <__adddf3>
 8006ff2:	2d0f      	cmp	r5, #15
 8006ff4:	4682      	mov	sl, r0
 8006ff6:	468b      	mov	fp, r1
 8006ff8:	ddd7      	ble.n	8006faa <_strtod_l+0x3aa>
 8006ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ffc:	1b2c      	subs	r4, r5, r4
 8006ffe:	441c      	add	r4, r3
 8007000:	2c00      	cmp	r4, #0
 8007002:	f340 8096 	ble.w	8007132 <_strtod_l+0x532>
 8007006:	f014 030f 	ands.w	r3, r4, #15
 800700a:	d00a      	beq.n	8007022 <_strtod_l+0x422>
 800700c:	495f      	ldr	r1, [pc, #380]	@ (800718c <_strtod_l+0x58c>)
 800700e:	4652      	mov	r2, sl
 8007010:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007014:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007018:	465b      	mov	r3, fp
 800701a:	f7f9 fa5d 	bl	80004d8 <__aeabi_dmul>
 800701e:	4682      	mov	sl, r0
 8007020:	468b      	mov	fp, r1
 8007022:	f034 040f 	bics.w	r4, r4, #15
 8007026:	d073      	beq.n	8007110 <_strtod_l+0x510>
 8007028:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800702c:	dd48      	ble.n	80070c0 <_strtod_l+0x4c0>
 800702e:	2400      	movs	r4, #0
 8007030:	46a0      	mov	r8, r4
 8007032:	46a1      	mov	r9, r4
 8007034:	940a      	str	r4, [sp, #40]	@ 0x28
 8007036:	2322      	movs	r3, #34	@ 0x22
 8007038:	f04f 0a00 	mov.w	sl, #0
 800703c:	9a05      	ldr	r2, [sp, #20]
 800703e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8007184 <_strtod_l+0x584>
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007046:	2b00      	cmp	r3, #0
 8007048:	f43f ae13 	beq.w	8006c72 <_strtod_l+0x72>
 800704c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800704e:	9805      	ldr	r0, [sp, #20]
 8007050:	f7ff f94c 	bl	80062ec <_Bfree>
 8007054:	4649      	mov	r1, r9
 8007056:	9805      	ldr	r0, [sp, #20]
 8007058:	f7ff f948 	bl	80062ec <_Bfree>
 800705c:	4641      	mov	r1, r8
 800705e:	9805      	ldr	r0, [sp, #20]
 8007060:	f7ff f944 	bl	80062ec <_Bfree>
 8007064:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007066:	9805      	ldr	r0, [sp, #20]
 8007068:	f7ff f940 	bl	80062ec <_Bfree>
 800706c:	4621      	mov	r1, r4
 800706e:	9805      	ldr	r0, [sp, #20]
 8007070:	f7ff f93c 	bl	80062ec <_Bfree>
 8007074:	e5fd      	b.n	8006c72 <_strtod_l+0x72>
 8007076:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007078:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800707c:	4293      	cmp	r3, r2
 800707e:	dbbc      	blt.n	8006ffa <_strtod_l+0x3fa>
 8007080:	4c42      	ldr	r4, [pc, #264]	@ (800718c <_strtod_l+0x58c>)
 8007082:	f1c5 050f 	rsb	r5, r5, #15
 8007086:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800708a:	4652      	mov	r2, sl
 800708c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007090:	465b      	mov	r3, fp
 8007092:	f7f9 fa21 	bl	80004d8 <__aeabi_dmul>
 8007096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007098:	1b5d      	subs	r5, r3, r5
 800709a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800709e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80070a2:	e791      	b.n	8006fc8 <_strtod_l+0x3c8>
 80070a4:	3316      	adds	r3, #22
 80070a6:	dba8      	blt.n	8006ffa <_strtod_l+0x3fa>
 80070a8:	4b38      	ldr	r3, [pc, #224]	@ (800718c <_strtod_l+0x58c>)
 80070aa:	eba9 0808 	sub.w	r8, r9, r8
 80070ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80070b2:	4650      	mov	r0, sl
 80070b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80070b8:	4659      	mov	r1, fp
 80070ba:	f7f9 fb37 	bl	800072c <__aeabi_ddiv>
 80070be:	e760      	b.n	8006f82 <_strtod_l+0x382>
 80070c0:	4b33      	ldr	r3, [pc, #204]	@ (8007190 <_strtod_l+0x590>)
 80070c2:	4650      	mov	r0, sl
 80070c4:	9308      	str	r3, [sp, #32]
 80070c6:	2300      	movs	r3, #0
 80070c8:	4659      	mov	r1, fp
 80070ca:	461e      	mov	r6, r3
 80070cc:	1124      	asrs	r4, r4, #4
 80070ce:	2c01      	cmp	r4, #1
 80070d0:	dc21      	bgt.n	8007116 <_strtod_l+0x516>
 80070d2:	b10b      	cbz	r3, 80070d8 <_strtod_l+0x4d8>
 80070d4:	4682      	mov	sl, r0
 80070d6:	468b      	mov	fp, r1
 80070d8:	492d      	ldr	r1, [pc, #180]	@ (8007190 <_strtod_l+0x590>)
 80070da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80070de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80070e2:	4652      	mov	r2, sl
 80070e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070e8:	465b      	mov	r3, fp
 80070ea:	f7f9 f9f5 	bl	80004d8 <__aeabi_dmul>
 80070ee:	4b25      	ldr	r3, [pc, #148]	@ (8007184 <_strtod_l+0x584>)
 80070f0:	460a      	mov	r2, r1
 80070f2:	400b      	ands	r3, r1
 80070f4:	4927      	ldr	r1, [pc, #156]	@ (8007194 <_strtod_l+0x594>)
 80070f6:	4682      	mov	sl, r0
 80070f8:	428b      	cmp	r3, r1
 80070fa:	d898      	bhi.n	800702e <_strtod_l+0x42e>
 80070fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007100:	428b      	cmp	r3, r1
 8007102:	bf86      	itte	hi
 8007104:	f04f 3aff 	movhi.w	sl, #4294967295
 8007108:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007198 <_strtod_l+0x598>
 800710c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007110:	2300      	movs	r3, #0
 8007112:	9308      	str	r3, [sp, #32]
 8007114:	e07a      	b.n	800720c <_strtod_l+0x60c>
 8007116:	07e2      	lsls	r2, r4, #31
 8007118:	d505      	bpl.n	8007126 <_strtod_l+0x526>
 800711a:	9b08      	ldr	r3, [sp, #32]
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f7f9 f9da 	bl	80004d8 <__aeabi_dmul>
 8007124:	2301      	movs	r3, #1
 8007126:	9a08      	ldr	r2, [sp, #32]
 8007128:	3601      	adds	r6, #1
 800712a:	3208      	adds	r2, #8
 800712c:	1064      	asrs	r4, r4, #1
 800712e:	9208      	str	r2, [sp, #32]
 8007130:	e7cd      	b.n	80070ce <_strtod_l+0x4ce>
 8007132:	d0ed      	beq.n	8007110 <_strtod_l+0x510>
 8007134:	4264      	negs	r4, r4
 8007136:	f014 020f 	ands.w	r2, r4, #15
 800713a:	d00a      	beq.n	8007152 <_strtod_l+0x552>
 800713c:	4b13      	ldr	r3, [pc, #76]	@ (800718c <_strtod_l+0x58c>)
 800713e:	4650      	mov	r0, sl
 8007140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007144:	4659      	mov	r1, fp
 8007146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714a:	f7f9 faef 	bl	800072c <__aeabi_ddiv>
 800714e:	4682      	mov	sl, r0
 8007150:	468b      	mov	fp, r1
 8007152:	1124      	asrs	r4, r4, #4
 8007154:	d0dc      	beq.n	8007110 <_strtod_l+0x510>
 8007156:	2c1f      	cmp	r4, #31
 8007158:	dd20      	ble.n	800719c <_strtod_l+0x59c>
 800715a:	2400      	movs	r4, #0
 800715c:	46a0      	mov	r8, r4
 800715e:	46a1      	mov	r9, r4
 8007160:	940a      	str	r4, [sp, #40]	@ 0x28
 8007162:	2322      	movs	r3, #34	@ 0x22
 8007164:	9a05      	ldr	r2, [sp, #20]
 8007166:	f04f 0a00 	mov.w	sl, #0
 800716a:	f04f 0b00 	mov.w	fp, #0
 800716e:	6013      	str	r3, [r2, #0]
 8007170:	e768      	b.n	8007044 <_strtod_l+0x444>
 8007172:	bf00      	nop
 8007174:	080097ef 	.word	0x080097ef
 8007178:	08009a04 	.word	0x08009a04
 800717c:	080097e7 	.word	0x080097e7
 8007180:	0800981e 	.word	0x0800981e
 8007184:	7ff00000 	.word	0x7ff00000
 8007188:	08009bad 	.word	0x08009bad
 800718c:	08009938 	.word	0x08009938
 8007190:	08009910 	.word	0x08009910
 8007194:	7ca00000 	.word	0x7ca00000
 8007198:	7fefffff 	.word	0x7fefffff
 800719c:	f014 0310 	ands.w	r3, r4, #16
 80071a0:	bf18      	it	ne
 80071a2:	236a      	movne	r3, #106	@ 0x6a
 80071a4:	4650      	mov	r0, sl
 80071a6:	9308      	str	r3, [sp, #32]
 80071a8:	4659      	mov	r1, fp
 80071aa:	2300      	movs	r3, #0
 80071ac:	4ea9      	ldr	r6, [pc, #676]	@ (8007454 <_strtod_l+0x854>)
 80071ae:	07e2      	lsls	r2, r4, #31
 80071b0:	d504      	bpl.n	80071bc <_strtod_l+0x5bc>
 80071b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071b6:	f7f9 f98f 	bl	80004d8 <__aeabi_dmul>
 80071ba:	2301      	movs	r3, #1
 80071bc:	1064      	asrs	r4, r4, #1
 80071be:	f106 0608 	add.w	r6, r6, #8
 80071c2:	d1f4      	bne.n	80071ae <_strtod_l+0x5ae>
 80071c4:	b10b      	cbz	r3, 80071ca <_strtod_l+0x5ca>
 80071c6:	4682      	mov	sl, r0
 80071c8:	468b      	mov	fp, r1
 80071ca:	9b08      	ldr	r3, [sp, #32]
 80071cc:	b1b3      	cbz	r3, 80071fc <_strtod_l+0x5fc>
 80071ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80071d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	4659      	mov	r1, fp
 80071da:	dd0f      	ble.n	80071fc <_strtod_l+0x5fc>
 80071dc:	2b1f      	cmp	r3, #31
 80071de:	dd57      	ble.n	8007290 <_strtod_l+0x690>
 80071e0:	2b34      	cmp	r3, #52	@ 0x34
 80071e2:	bfd8      	it	le
 80071e4:	f04f 33ff 	movle.w	r3, #4294967295
 80071e8:	f04f 0a00 	mov.w	sl, #0
 80071ec:	bfcf      	iteee	gt
 80071ee:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80071f2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80071f6:	4093      	lslle	r3, r2
 80071f8:	ea03 0b01 	andle.w	fp, r3, r1
 80071fc:	2200      	movs	r2, #0
 80071fe:	2300      	movs	r3, #0
 8007200:	4650      	mov	r0, sl
 8007202:	4659      	mov	r1, fp
 8007204:	f7f9 fbd0 	bl	80009a8 <__aeabi_dcmpeq>
 8007208:	2800      	cmp	r0, #0
 800720a:	d1a6      	bne.n	800715a <_strtod_l+0x55a>
 800720c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800720e:	463a      	mov	r2, r7
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007214:	462b      	mov	r3, r5
 8007216:	9805      	ldr	r0, [sp, #20]
 8007218:	f7ff f8d0 	bl	80063bc <__s2b>
 800721c:	900a      	str	r0, [sp, #40]	@ 0x28
 800721e:	2800      	cmp	r0, #0
 8007220:	f43f af05 	beq.w	800702e <_strtod_l+0x42e>
 8007224:	2400      	movs	r4, #0
 8007226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007228:	eba9 0308 	sub.w	r3, r9, r8
 800722c:	2a00      	cmp	r2, #0
 800722e:	bfa8      	it	ge
 8007230:	2300      	movge	r3, #0
 8007232:	46a0      	mov	r8, r4
 8007234:	9312      	str	r3, [sp, #72]	@ 0x48
 8007236:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800723a:	9316      	str	r3, [sp, #88]	@ 0x58
 800723c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800723e:	9805      	ldr	r0, [sp, #20]
 8007240:	6859      	ldr	r1, [r3, #4]
 8007242:	f7ff f813 	bl	800626c <_Balloc>
 8007246:	4681      	mov	r9, r0
 8007248:	2800      	cmp	r0, #0
 800724a:	f43f aef4 	beq.w	8007036 <_strtod_l+0x436>
 800724e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007250:	300c      	adds	r0, #12
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	f103 010c 	add.w	r1, r3, #12
 8007258:	3202      	adds	r2, #2
 800725a:	0092      	lsls	r2, r2, #2
 800725c:	f7fe f8a5 	bl	80053aa <memcpy>
 8007260:	ab1c      	add	r3, sp, #112	@ 0x70
 8007262:	9301      	str	r3, [sp, #4]
 8007264:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	4652      	mov	r2, sl
 800726a:	465b      	mov	r3, fp
 800726c:	9805      	ldr	r0, [sp, #20]
 800726e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007272:	f7ff fbd5 	bl	8006a20 <__d2b>
 8007276:	901a      	str	r0, [sp, #104]	@ 0x68
 8007278:	2800      	cmp	r0, #0
 800727a:	f43f aedc 	beq.w	8007036 <_strtod_l+0x436>
 800727e:	2101      	movs	r1, #1
 8007280:	9805      	ldr	r0, [sp, #20]
 8007282:	f7ff f931 	bl	80064e8 <__i2b>
 8007286:	4680      	mov	r8, r0
 8007288:	b948      	cbnz	r0, 800729e <_strtod_l+0x69e>
 800728a:	f04f 0800 	mov.w	r8, #0
 800728e:	e6d2      	b.n	8007036 <_strtod_l+0x436>
 8007290:	f04f 32ff 	mov.w	r2, #4294967295
 8007294:	fa02 f303 	lsl.w	r3, r2, r3
 8007298:	ea03 0a0a 	and.w	sl, r3, sl
 800729c:	e7ae      	b.n	80071fc <_strtod_l+0x5fc>
 800729e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80072a0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80072a2:	2d00      	cmp	r5, #0
 80072a4:	bfab      	itete	ge
 80072a6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80072a8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80072aa:	18ef      	addge	r7, r5, r3
 80072ac:	1b5e      	sublt	r6, r3, r5
 80072ae:	9b08      	ldr	r3, [sp, #32]
 80072b0:	bfa8      	it	ge
 80072b2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80072b4:	eba5 0503 	sub.w	r5, r5, r3
 80072b8:	4415      	add	r5, r2
 80072ba:	4b67      	ldr	r3, [pc, #412]	@ (8007458 <_strtod_l+0x858>)
 80072bc:	f105 35ff 	add.w	r5, r5, #4294967295
 80072c0:	bfb8      	it	lt
 80072c2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80072c4:	429d      	cmp	r5, r3
 80072c6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80072ca:	da50      	bge.n	800736e <_strtod_l+0x76e>
 80072cc:	1b5b      	subs	r3, r3, r5
 80072ce:	2b1f      	cmp	r3, #31
 80072d0:	f04f 0101 	mov.w	r1, #1
 80072d4:	eba2 0203 	sub.w	r2, r2, r3
 80072d8:	dc3d      	bgt.n	8007356 <_strtod_l+0x756>
 80072da:	fa01 f303 	lsl.w	r3, r1, r3
 80072de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072e0:	2300      	movs	r3, #0
 80072e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80072e4:	18bd      	adds	r5, r7, r2
 80072e6:	9b08      	ldr	r3, [sp, #32]
 80072e8:	42af      	cmp	r7, r5
 80072ea:	4416      	add	r6, r2
 80072ec:	441e      	add	r6, r3
 80072ee:	463b      	mov	r3, r7
 80072f0:	bfa8      	it	ge
 80072f2:	462b      	movge	r3, r5
 80072f4:	42b3      	cmp	r3, r6
 80072f6:	bfa8      	it	ge
 80072f8:	4633      	movge	r3, r6
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	bfc2      	ittt	gt
 80072fe:	1aed      	subgt	r5, r5, r3
 8007300:	1af6      	subgt	r6, r6, r3
 8007302:	1aff      	subgt	r7, r7, r3
 8007304:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007306:	2b00      	cmp	r3, #0
 8007308:	dd16      	ble.n	8007338 <_strtod_l+0x738>
 800730a:	4641      	mov	r1, r8
 800730c:	461a      	mov	r2, r3
 800730e:	9805      	ldr	r0, [sp, #20]
 8007310:	f7ff f9a8 	bl	8006664 <__pow5mult>
 8007314:	4680      	mov	r8, r0
 8007316:	2800      	cmp	r0, #0
 8007318:	d0b7      	beq.n	800728a <_strtod_l+0x68a>
 800731a:	4601      	mov	r1, r0
 800731c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800731e:	9805      	ldr	r0, [sp, #20]
 8007320:	f7ff f8f8 	bl	8006514 <__multiply>
 8007324:	900e      	str	r0, [sp, #56]	@ 0x38
 8007326:	2800      	cmp	r0, #0
 8007328:	f43f ae85 	beq.w	8007036 <_strtod_l+0x436>
 800732c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800732e:	9805      	ldr	r0, [sp, #20]
 8007330:	f7fe ffdc 	bl	80062ec <_Bfree>
 8007334:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007336:	931a      	str	r3, [sp, #104]	@ 0x68
 8007338:	2d00      	cmp	r5, #0
 800733a:	dc1d      	bgt.n	8007378 <_strtod_l+0x778>
 800733c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800733e:	2b00      	cmp	r3, #0
 8007340:	dd23      	ble.n	800738a <_strtod_l+0x78a>
 8007342:	4649      	mov	r1, r9
 8007344:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007346:	9805      	ldr	r0, [sp, #20]
 8007348:	f7ff f98c 	bl	8006664 <__pow5mult>
 800734c:	4681      	mov	r9, r0
 800734e:	b9e0      	cbnz	r0, 800738a <_strtod_l+0x78a>
 8007350:	f04f 0900 	mov.w	r9, #0
 8007354:	e66f      	b.n	8007036 <_strtod_l+0x436>
 8007356:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800735a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800735e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007362:	35e2      	adds	r5, #226	@ 0xe2
 8007364:	fa01 f305 	lsl.w	r3, r1, r5
 8007368:	9310      	str	r3, [sp, #64]	@ 0x40
 800736a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800736c:	e7ba      	b.n	80072e4 <_strtod_l+0x6e4>
 800736e:	2300      	movs	r3, #0
 8007370:	9310      	str	r3, [sp, #64]	@ 0x40
 8007372:	2301      	movs	r3, #1
 8007374:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007376:	e7b5      	b.n	80072e4 <_strtod_l+0x6e4>
 8007378:	462a      	mov	r2, r5
 800737a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800737c:	9805      	ldr	r0, [sp, #20]
 800737e:	f7ff f9cb 	bl	8006718 <__lshift>
 8007382:	901a      	str	r0, [sp, #104]	@ 0x68
 8007384:	2800      	cmp	r0, #0
 8007386:	d1d9      	bne.n	800733c <_strtod_l+0x73c>
 8007388:	e655      	b.n	8007036 <_strtod_l+0x436>
 800738a:	2e00      	cmp	r6, #0
 800738c:	dd07      	ble.n	800739e <_strtod_l+0x79e>
 800738e:	4649      	mov	r1, r9
 8007390:	4632      	mov	r2, r6
 8007392:	9805      	ldr	r0, [sp, #20]
 8007394:	f7ff f9c0 	bl	8006718 <__lshift>
 8007398:	4681      	mov	r9, r0
 800739a:	2800      	cmp	r0, #0
 800739c:	d0d8      	beq.n	8007350 <_strtod_l+0x750>
 800739e:	2f00      	cmp	r7, #0
 80073a0:	dd08      	ble.n	80073b4 <_strtod_l+0x7b4>
 80073a2:	4641      	mov	r1, r8
 80073a4:	463a      	mov	r2, r7
 80073a6:	9805      	ldr	r0, [sp, #20]
 80073a8:	f7ff f9b6 	bl	8006718 <__lshift>
 80073ac:	4680      	mov	r8, r0
 80073ae:	2800      	cmp	r0, #0
 80073b0:	f43f ae41 	beq.w	8007036 <_strtod_l+0x436>
 80073b4:	464a      	mov	r2, r9
 80073b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073b8:	9805      	ldr	r0, [sp, #20]
 80073ba:	f7ff fa35 	bl	8006828 <__mdiff>
 80073be:	4604      	mov	r4, r0
 80073c0:	2800      	cmp	r0, #0
 80073c2:	f43f ae38 	beq.w	8007036 <_strtod_l+0x436>
 80073c6:	68c3      	ldr	r3, [r0, #12]
 80073c8:	4641      	mov	r1, r8
 80073ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80073cc:	2300      	movs	r3, #0
 80073ce:	60c3      	str	r3, [r0, #12]
 80073d0:	f7ff fa0e 	bl	80067f0 <__mcmp>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	da45      	bge.n	8007464 <_strtod_l+0x864>
 80073d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073da:	ea53 030a 	orrs.w	r3, r3, sl
 80073de:	d16b      	bne.n	80074b8 <_strtod_l+0x8b8>
 80073e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d167      	bne.n	80074b8 <_strtod_l+0x8b8>
 80073e8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073ec:	0d1b      	lsrs	r3, r3, #20
 80073ee:	051b      	lsls	r3, r3, #20
 80073f0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073f4:	d960      	bls.n	80074b8 <_strtod_l+0x8b8>
 80073f6:	6963      	ldr	r3, [r4, #20]
 80073f8:	b913      	cbnz	r3, 8007400 <_strtod_l+0x800>
 80073fa:	6923      	ldr	r3, [r4, #16]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	dd5b      	ble.n	80074b8 <_strtod_l+0x8b8>
 8007400:	4621      	mov	r1, r4
 8007402:	2201      	movs	r2, #1
 8007404:	9805      	ldr	r0, [sp, #20]
 8007406:	f7ff f987 	bl	8006718 <__lshift>
 800740a:	4641      	mov	r1, r8
 800740c:	4604      	mov	r4, r0
 800740e:	f7ff f9ef 	bl	80067f0 <__mcmp>
 8007412:	2800      	cmp	r0, #0
 8007414:	dd50      	ble.n	80074b8 <_strtod_l+0x8b8>
 8007416:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800741a:	9a08      	ldr	r2, [sp, #32]
 800741c:	0d1b      	lsrs	r3, r3, #20
 800741e:	051b      	lsls	r3, r3, #20
 8007420:	2a00      	cmp	r2, #0
 8007422:	d06a      	beq.n	80074fa <_strtod_l+0x8fa>
 8007424:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007428:	d867      	bhi.n	80074fa <_strtod_l+0x8fa>
 800742a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800742e:	f67f ae98 	bls.w	8007162 <_strtod_l+0x562>
 8007432:	4650      	mov	r0, sl
 8007434:	4659      	mov	r1, fp
 8007436:	4b09      	ldr	r3, [pc, #36]	@ (800745c <_strtod_l+0x85c>)
 8007438:	2200      	movs	r2, #0
 800743a:	f7f9 f84d 	bl	80004d8 <__aeabi_dmul>
 800743e:	4b08      	ldr	r3, [pc, #32]	@ (8007460 <_strtod_l+0x860>)
 8007440:	4682      	mov	sl, r0
 8007442:	400b      	ands	r3, r1
 8007444:	468b      	mov	fp, r1
 8007446:	2b00      	cmp	r3, #0
 8007448:	f47f ae00 	bne.w	800704c <_strtod_l+0x44c>
 800744c:	2322      	movs	r3, #34	@ 0x22
 800744e:	9a05      	ldr	r2, [sp, #20]
 8007450:	6013      	str	r3, [r2, #0]
 8007452:	e5fb      	b.n	800704c <_strtod_l+0x44c>
 8007454:	08009a30 	.word	0x08009a30
 8007458:	fffffc02 	.word	0xfffffc02
 800745c:	39500000 	.word	0x39500000
 8007460:	7ff00000 	.word	0x7ff00000
 8007464:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007468:	d165      	bne.n	8007536 <_strtod_l+0x936>
 800746a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800746c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007470:	b35a      	cbz	r2, 80074ca <_strtod_l+0x8ca>
 8007472:	4a99      	ldr	r2, [pc, #612]	@ (80076d8 <_strtod_l+0xad8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d12b      	bne.n	80074d0 <_strtod_l+0x8d0>
 8007478:	9b08      	ldr	r3, [sp, #32]
 800747a:	4651      	mov	r1, sl
 800747c:	b303      	cbz	r3, 80074c0 <_strtod_l+0x8c0>
 800747e:	465a      	mov	r2, fp
 8007480:	4b96      	ldr	r3, [pc, #600]	@ (80076dc <_strtod_l+0xadc>)
 8007482:	4013      	ands	r3, r2
 8007484:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007488:	f04f 32ff 	mov.w	r2, #4294967295
 800748c:	d81b      	bhi.n	80074c6 <_strtod_l+0x8c6>
 800748e:	0d1b      	lsrs	r3, r3, #20
 8007490:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007494:	fa02 f303 	lsl.w	r3, r2, r3
 8007498:	4299      	cmp	r1, r3
 800749a:	d119      	bne.n	80074d0 <_strtod_l+0x8d0>
 800749c:	4b90      	ldr	r3, [pc, #576]	@ (80076e0 <_strtod_l+0xae0>)
 800749e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d102      	bne.n	80074aa <_strtod_l+0x8aa>
 80074a4:	3101      	adds	r1, #1
 80074a6:	f43f adc6 	beq.w	8007036 <_strtod_l+0x436>
 80074aa:	f04f 0a00 	mov.w	sl, #0
 80074ae:	4b8b      	ldr	r3, [pc, #556]	@ (80076dc <_strtod_l+0xadc>)
 80074b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074b2:	401a      	ands	r2, r3
 80074b4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80074b8:	9b08      	ldr	r3, [sp, #32]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1b9      	bne.n	8007432 <_strtod_l+0x832>
 80074be:	e5c5      	b.n	800704c <_strtod_l+0x44c>
 80074c0:	f04f 33ff 	mov.w	r3, #4294967295
 80074c4:	e7e8      	b.n	8007498 <_strtod_l+0x898>
 80074c6:	4613      	mov	r3, r2
 80074c8:	e7e6      	b.n	8007498 <_strtod_l+0x898>
 80074ca:	ea53 030a 	orrs.w	r3, r3, sl
 80074ce:	d0a2      	beq.n	8007416 <_strtod_l+0x816>
 80074d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074d2:	b1db      	cbz	r3, 800750c <_strtod_l+0x90c>
 80074d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074d6:	4213      	tst	r3, r2
 80074d8:	d0ee      	beq.n	80074b8 <_strtod_l+0x8b8>
 80074da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074dc:	4650      	mov	r0, sl
 80074de:	4659      	mov	r1, fp
 80074e0:	9a08      	ldr	r2, [sp, #32]
 80074e2:	b1bb      	cbz	r3, 8007514 <_strtod_l+0x914>
 80074e4:	f7ff fb68 	bl	8006bb8 <sulp>
 80074e8:	4602      	mov	r2, r0
 80074ea:	460b      	mov	r3, r1
 80074ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074f0:	f7f8 fe3c 	bl	800016c <__adddf3>
 80074f4:	4682      	mov	sl, r0
 80074f6:	468b      	mov	fp, r1
 80074f8:	e7de      	b.n	80074b8 <_strtod_l+0x8b8>
 80074fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80074fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007502:	f04f 3aff 	mov.w	sl, #4294967295
 8007506:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800750a:	e7d5      	b.n	80074b8 <_strtod_l+0x8b8>
 800750c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800750e:	ea13 0f0a 	tst.w	r3, sl
 8007512:	e7e1      	b.n	80074d8 <_strtod_l+0x8d8>
 8007514:	f7ff fb50 	bl	8006bb8 <sulp>
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007520:	f7f8 fe22 	bl	8000168 <__aeabi_dsub>
 8007524:	2200      	movs	r2, #0
 8007526:	2300      	movs	r3, #0
 8007528:	4682      	mov	sl, r0
 800752a:	468b      	mov	fp, r1
 800752c:	f7f9 fa3c 	bl	80009a8 <__aeabi_dcmpeq>
 8007530:	2800      	cmp	r0, #0
 8007532:	d0c1      	beq.n	80074b8 <_strtod_l+0x8b8>
 8007534:	e615      	b.n	8007162 <_strtod_l+0x562>
 8007536:	4641      	mov	r1, r8
 8007538:	4620      	mov	r0, r4
 800753a:	f7ff fac9 	bl	8006ad0 <__ratio>
 800753e:	2200      	movs	r2, #0
 8007540:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007544:	4606      	mov	r6, r0
 8007546:	460f      	mov	r7, r1
 8007548:	f7f9 fa42 	bl	80009d0 <__aeabi_dcmple>
 800754c:	2800      	cmp	r0, #0
 800754e:	d06d      	beq.n	800762c <_strtod_l+0xa2c>
 8007550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007552:	2b00      	cmp	r3, #0
 8007554:	d178      	bne.n	8007648 <_strtod_l+0xa48>
 8007556:	f1ba 0f00 	cmp.w	sl, #0
 800755a:	d156      	bne.n	800760a <_strtod_l+0xa0a>
 800755c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800755e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007562:	2b00      	cmp	r3, #0
 8007564:	d158      	bne.n	8007618 <_strtod_l+0xa18>
 8007566:	2200      	movs	r2, #0
 8007568:	4630      	mov	r0, r6
 800756a:	4639      	mov	r1, r7
 800756c:	4b5d      	ldr	r3, [pc, #372]	@ (80076e4 <_strtod_l+0xae4>)
 800756e:	f7f9 fa25 	bl	80009bc <__aeabi_dcmplt>
 8007572:	2800      	cmp	r0, #0
 8007574:	d157      	bne.n	8007626 <_strtod_l+0xa26>
 8007576:	4630      	mov	r0, r6
 8007578:	4639      	mov	r1, r7
 800757a:	2200      	movs	r2, #0
 800757c:	4b5a      	ldr	r3, [pc, #360]	@ (80076e8 <_strtod_l+0xae8>)
 800757e:	f7f8 ffab 	bl	80004d8 <__aeabi_dmul>
 8007582:	4606      	mov	r6, r0
 8007584:	460f      	mov	r7, r1
 8007586:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800758a:	9606      	str	r6, [sp, #24]
 800758c:	9307      	str	r3, [sp, #28]
 800758e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007592:	4d52      	ldr	r5, [pc, #328]	@ (80076dc <_strtod_l+0xadc>)
 8007594:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007598:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800759a:	401d      	ands	r5, r3
 800759c:	4b53      	ldr	r3, [pc, #332]	@ (80076ec <_strtod_l+0xaec>)
 800759e:	429d      	cmp	r5, r3
 80075a0:	f040 80aa 	bne.w	80076f8 <_strtod_l+0xaf8>
 80075a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075a6:	4650      	mov	r0, sl
 80075a8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80075ac:	4659      	mov	r1, fp
 80075ae:	f7ff f9cf 	bl	8006950 <__ulp>
 80075b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075b6:	f7f8 ff8f 	bl	80004d8 <__aeabi_dmul>
 80075ba:	4652      	mov	r2, sl
 80075bc:	465b      	mov	r3, fp
 80075be:	f7f8 fdd5 	bl	800016c <__adddf3>
 80075c2:	460b      	mov	r3, r1
 80075c4:	4945      	ldr	r1, [pc, #276]	@ (80076dc <_strtod_l+0xadc>)
 80075c6:	4a4a      	ldr	r2, [pc, #296]	@ (80076f0 <_strtod_l+0xaf0>)
 80075c8:	4019      	ands	r1, r3
 80075ca:	4291      	cmp	r1, r2
 80075cc:	4682      	mov	sl, r0
 80075ce:	d942      	bls.n	8007656 <_strtod_l+0xa56>
 80075d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075d2:	4b43      	ldr	r3, [pc, #268]	@ (80076e0 <_strtod_l+0xae0>)
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d103      	bne.n	80075e0 <_strtod_l+0x9e0>
 80075d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075da:	3301      	adds	r3, #1
 80075dc:	f43f ad2b 	beq.w	8007036 <_strtod_l+0x436>
 80075e0:	f04f 3aff 	mov.w	sl, #4294967295
 80075e4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80076e0 <_strtod_l+0xae0>
 80075e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075ea:	9805      	ldr	r0, [sp, #20]
 80075ec:	f7fe fe7e 	bl	80062ec <_Bfree>
 80075f0:	4649      	mov	r1, r9
 80075f2:	9805      	ldr	r0, [sp, #20]
 80075f4:	f7fe fe7a 	bl	80062ec <_Bfree>
 80075f8:	4641      	mov	r1, r8
 80075fa:	9805      	ldr	r0, [sp, #20]
 80075fc:	f7fe fe76 	bl	80062ec <_Bfree>
 8007600:	4621      	mov	r1, r4
 8007602:	9805      	ldr	r0, [sp, #20]
 8007604:	f7fe fe72 	bl	80062ec <_Bfree>
 8007608:	e618      	b.n	800723c <_strtod_l+0x63c>
 800760a:	f1ba 0f01 	cmp.w	sl, #1
 800760e:	d103      	bne.n	8007618 <_strtod_l+0xa18>
 8007610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007612:	2b00      	cmp	r3, #0
 8007614:	f43f ada5 	beq.w	8007162 <_strtod_l+0x562>
 8007618:	2200      	movs	r2, #0
 800761a:	4b36      	ldr	r3, [pc, #216]	@ (80076f4 <_strtod_l+0xaf4>)
 800761c:	2600      	movs	r6, #0
 800761e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007622:	4f30      	ldr	r7, [pc, #192]	@ (80076e4 <_strtod_l+0xae4>)
 8007624:	e7b3      	b.n	800758e <_strtod_l+0x98e>
 8007626:	2600      	movs	r6, #0
 8007628:	4f2f      	ldr	r7, [pc, #188]	@ (80076e8 <_strtod_l+0xae8>)
 800762a:	e7ac      	b.n	8007586 <_strtod_l+0x986>
 800762c:	4630      	mov	r0, r6
 800762e:	4639      	mov	r1, r7
 8007630:	4b2d      	ldr	r3, [pc, #180]	@ (80076e8 <_strtod_l+0xae8>)
 8007632:	2200      	movs	r2, #0
 8007634:	f7f8 ff50 	bl	80004d8 <__aeabi_dmul>
 8007638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800763a:	4606      	mov	r6, r0
 800763c:	460f      	mov	r7, r1
 800763e:	2b00      	cmp	r3, #0
 8007640:	d0a1      	beq.n	8007586 <_strtod_l+0x986>
 8007642:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007646:	e7a2      	b.n	800758e <_strtod_l+0x98e>
 8007648:	2200      	movs	r2, #0
 800764a:	4b26      	ldr	r3, [pc, #152]	@ (80076e4 <_strtod_l+0xae4>)
 800764c:	4616      	mov	r6, r2
 800764e:	461f      	mov	r7, r3
 8007650:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007654:	e79b      	b.n	800758e <_strtod_l+0x98e>
 8007656:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800765a:	9b08      	ldr	r3, [sp, #32]
 800765c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1c1      	bne.n	80075e8 <_strtod_l+0x9e8>
 8007664:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007668:	0d1b      	lsrs	r3, r3, #20
 800766a:	051b      	lsls	r3, r3, #20
 800766c:	429d      	cmp	r5, r3
 800766e:	d1bb      	bne.n	80075e8 <_strtod_l+0x9e8>
 8007670:	4630      	mov	r0, r6
 8007672:	4639      	mov	r1, r7
 8007674:	f7f9 fcd6 	bl	8001024 <__aeabi_d2lz>
 8007678:	f7f8 ff00 	bl	800047c <__aeabi_l2d>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	4630      	mov	r0, r6
 8007682:	4639      	mov	r1, r7
 8007684:	f7f8 fd70 	bl	8000168 <__aeabi_dsub>
 8007688:	460b      	mov	r3, r1
 800768a:	4602      	mov	r2, r0
 800768c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007690:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007696:	ea46 060a 	orr.w	r6, r6, sl
 800769a:	431e      	orrs	r6, r3
 800769c:	d069      	beq.n	8007772 <_strtod_l+0xb72>
 800769e:	a30a      	add	r3, pc, #40	@ (adr r3, 80076c8 <_strtod_l+0xac8>)
 80076a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a4:	f7f9 f98a 	bl	80009bc <__aeabi_dcmplt>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	f47f accf 	bne.w	800704c <_strtod_l+0x44c>
 80076ae:	a308      	add	r3, pc, #32	@ (adr r3, 80076d0 <_strtod_l+0xad0>)
 80076b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076b8:	f7f9 f99e 	bl	80009f8 <__aeabi_dcmpgt>
 80076bc:	2800      	cmp	r0, #0
 80076be:	d093      	beq.n	80075e8 <_strtod_l+0x9e8>
 80076c0:	e4c4      	b.n	800704c <_strtod_l+0x44c>
 80076c2:	bf00      	nop
 80076c4:	f3af 8000 	nop.w
 80076c8:	94a03595 	.word	0x94a03595
 80076cc:	3fdfffff 	.word	0x3fdfffff
 80076d0:	35afe535 	.word	0x35afe535
 80076d4:	3fe00000 	.word	0x3fe00000
 80076d8:	000fffff 	.word	0x000fffff
 80076dc:	7ff00000 	.word	0x7ff00000
 80076e0:	7fefffff 	.word	0x7fefffff
 80076e4:	3ff00000 	.word	0x3ff00000
 80076e8:	3fe00000 	.word	0x3fe00000
 80076ec:	7fe00000 	.word	0x7fe00000
 80076f0:	7c9fffff 	.word	0x7c9fffff
 80076f4:	bff00000 	.word	0xbff00000
 80076f8:	9b08      	ldr	r3, [sp, #32]
 80076fa:	b323      	cbz	r3, 8007746 <_strtod_l+0xb46>
 80076fc:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007700:	d821      	bhi.n	8007746 <_strtod_l+0xb46>
 8007702:	a327      	add	r3, pc, #156	@ (adr r3, 80077a0 <_strtod_l+0xba0>)
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	4630      	mov	r0, r6
 800770a:	4639      	mov	r1, r7
 800770c:	f7f9 f960 	bl	80009d0 <__aeabi_dcmple>
 8007710:	b1a0      	cbz	r0, 800773c <_strtod_l+0xb3c>
 8007712:	4639      	mov	r1, r7
 8007714:	4630      	mov	r0, r6
 8007716:	f7f9 f9b7 	bl	8000a88 <__aeabi_d2uiz>
 800771a:	2801      	cmp	r0, #1
 800771c:	bf38      	it	cc
 800771e:	2001      	movcc	r0, #1
 8007720:	f7f8 fe60 	bl	80003e4 <__aeabi_ui2d>
 8007724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007726:	4606      	mov	r6, r0
 8007728:	460f      	mov	r7, r1
 800772a:	b9fb      	cbnz	r3, 800776c <_strtod_l+0xb6c>
 800772c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007730:	9014      	str	r0, [sp, #80]	@ 0x50
 8007732:	9315      	str	r3, [sp, #84]	@ 0x54
 8007734:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007738:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800773c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800773e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007742:	1b5b      	subs	r3, r3, r5
 8007744:	9311      	str	r3, [sp, #68]	@ 0x44
 8007746:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800774a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800774e:	f7ff f8ff 	bl	8006950 <__ulp>
 8007752:	4602      	mov	r2, r0
 8007754:	460b      	mov	r3, r1
 8007756:	4650      	mov	r0, sl
 8007758:	4659      	mov	r1, fp
 800775a:	f7f8 febd 	bl	80004d8 <__aeabi_dmul>
 800775e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007762:	f7f8 fd03 	bl	800016c <__adddf3>
 8007766:	4682      	mov	sl, r0
 8007768:	468b      	mov	fp, r1
 800776a:	e776      	b.n	800765a <_strtod_l+0xa5a>
 800776c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007770:	e7e0      	b.n	8007734 <_strtod_l+0xb34>
 8007772:	a30d      	add	r3, pc, #52	@ (adr r3, 80077a8 <_strtod_l+0xba8>)
 8007774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007778:	f7f9 f920 	bl	80009bc <__aeabi_dcmplt>
 800777c:	e79e      	b.n	80076bc <_strtod_l+0xabc>
 800777e:	2300      	movs	r3, #0
 8007780:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007782:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007784:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007786:	6013      	str	r3, [r2, #0]
 8007788:	f7ff ba77 	b.w	8006c7a <_strtod_l+0x7a>
 800778c:	2a65      	cmp	r2, #101	@ 0x65
 800778e:	f43f ab6e 	beq.w	8006e6e <_strtod_l+0x26e>
 8007792:	2a45      	cmp	r2, #69	@ 0x45
 8007794:	f43f ab6b 	beq.w	8006e6e <_strtod_l+0x26e>
 8007798:	2301      	movs	r3, #1
 800779a:	f7ff bba6 	b.w	8006eea <_strtod_l+0x2ea>
 800779e:	bf00      	nop
 80077a0:	ffc00000 	.word	0xffc00000
 80077a4:	41dfffff 	.word	0x41dfffff
 80077a8:	94a03595 	.word	0x94a03595
 80077ac:	3fcfffff 	.word	0x3fcfffff

080077b0 <_strtod_r>:
 80077b0:	4b01      	ldr	r3, [pc, #4]	@ (80077b8 <_strtod_r+0x8>)
 80077b2:	f7ff ba25 	b.w	8006c00 <_strtod_l>
 80077b6:	bf00      	nop
 80077b8:	200000f8 	.word	0x200000f8

080077bc <_strtol_l.constprop.0>:
 80077bc:	2b24      	cmp	r3, #36	@ 0x24
 80077be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c2:	4686      	mov	lr, r0
 80077c4:	4690      	mov	r8, r2
 80077c6:	d801      	bhi.n	80077cc <_strtol_l.constprop.0+0x10>
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d106      	bne.n	80077da <_strtol_l.constprop.0+0x1e>
 80077cc:	f7fd fdb2 	bl	8005334 <__errno>
 80077d0:	2316      	movs	r3, #22
 80077d2:	6003      	str	r3, [r0, #0]
 80077d4:	2000      	movs	r0, #0
 80077d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077da:	460d      	mov	r5, r1
 80077dc:	4833      	ldr	r0, [pc, #204]	@ (80078ac <_strtol_l.constprop.0+0xf0>)
 80077de:	462a      	mov	r2, r5
 80077e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077e4:	5d06      	ldrb	r6, [r0, r4]
 80077e6:	f016 0608 	ands.w	r6, r6, #8
 80077ea:	d1f8      	bne.n	80077de <_strtol_l.constprop.0+0x22>
 80077ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80077ee:	d12d      	bne.n	800784c <_strtol_l.constprop.0+0x90>
 80077f0:	2601      	movs	r6, #1
 80077f2:	782c      	ldrb	r4, [r5, #0]
 80077f4:	1c95      	adds	r5, r2, #2
 80077f6:	f033 0210 	bics.w	r2, r3, #16
 80077fa:	d109      	bne.n	8007810 <_strtol_l.constprop.0+0x54>
 80077fc:	2c30      	cmp	r4, #48	@ 0x30
 80077fe:	d12a      	bne.n	8007856 <_strtol_l.constprop.0+0x9a>
 8007800:	782a      	ldrb	r2, [r5, #0]
 8007802:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007806:	2a58      	cmp	r2, #88	@ 0x58
 8007808:	d125      	bne.n	8007856 <_strtol_l.constprop.0+0x9a>
 800780a:	2310      	movs	r3, #16
 800780c:	786c      	ldrb	r4, [r5, #1]
 800780e:	3502      	adds	r5, #2
 8007810:	2200      	movs	r2, #0
 8007812:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007816:	f10c 3cff 	add.w	ip, ip, #4294967295
 800781a:	fbbc f9f3 	udiv	r9, ip, r3
 800781e:	4610      	mov	r0, r2
 8007820:	fb03 ca19 	mls	sl, r3, r9, ip
 8007824:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007828:	2f09      	cmp	r7, #9
 800782a:	d81b      	bhi.n	8007864 <_strtol_l.constprop.0+0xa8>
 800782c:	463c      	mov	r4, r7
 800782e:	42a3      	cmp	r3, r4
 8007830:	dd27      	ble.n	8007882 <_strtol_l.constprop.0+0xc6>
 8007832:	1c57      	adds	r7, r2, #1
 8007834:	d007      	beq.n	8007846 <_strtol_l.constprop.0+0x8a>
 8007836:	4581      	cmp	r9, r0
 8007838:	d320      	bcc.n	800787c <_strtol_l.constprop.0+0xc0>
 800783a:	d101      	bne.n	8007840 <_strtol_l.constprop.0+0x84>
 800783c:	45a2      	cmp	sl, r4
 800783e:	db1d      	blt.n	800787c <_strtol_l.constprop.0+0xc0>
 8007840:	2201      	movs	r2, #1
 8007842:	fb00 4003 	mla	r0, r0, r3, r4
 8007846:	f815 4b01 	ldrb.w	r4, [r5], #1
 800784a:	e7eb      	b.n	8007824 <_strtol_l.constprop.0+0x68>
 800784c:	2c2b      	cmp	r4, #43	@ 0x2b
 800784e:	bf04      	itt	eq
 8007850:	782c      	ldrbeq	r4, [r5, #0]
 8007852:	1c95      	addeq	r5, r2, #2
 8007854:	e7cf      	b.n	80077f6 <_strtol_l.constprop.0+0x3a>
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1da      	bne.n	8007810 <_strtol_l.constprop.0+0x54>
 800785a:	2c30      	cmp	r4, #48	@ 0x30
 800785c:	bf0c      	ite	eq
 800785e:	2308      	moveq	r3, #8
 8007860:	230a      	movne	r3, #10
 8007862:	e7d5      	b.n	8007810 <_strtol_l.constprop.0+0x54>
 8007864:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007868:	2f19      	cmp	r7, #25
 800786a:	d801      	bhi.n	8007870 <_strtol_l.constprop.0+0xb4>
 800786c:	3c37      	subs	r4, #55	@ 0x37
 800786e:	e7de      	b.n	800782e <_strtol_l.constprop.0+0x72>
 8007870:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007874:	2f19      	cmp	r7, #25
 8007876:	d804      	bhi.n	8007882 <_strtol_l.constprop.0+0xc6>
 8007878:	3c57      	subs	r4, #87	@ 0x57
 800787a:	e7d8      	b.n	800782e <_strtol_l.constprop.0+0x72>
 800787c:	f04f 32ff 	mov.w	r2, #4294967295
 8007880:	e7e1      	b.n	8007846 <_strtol_l.constprop.0+0x8a>
 8007882:	1c53      	adds	r3, r2, #1
 8007884:	d108      	bne.n	8007898 <_strtol_l.constprop.0+0xdc>
 8007886:	2322      	movs	r3, #34	@ 0x22
 8007888:	4660      	mov	r0, ip
 800788a:	f8ce 3000 	str.w	r3, [lr]
 800788e:	f1b8 0f00 	cmp.w	r8, #0
 8007892:	d0a0      	beq.n	80077d6 <_strtol_l.constprop.0+0x1a>
 8007894:	1e69      	subs	r1, r5, #1
 8007896:	e006      	b.n	80078a6 <_strtol_l.constprop.0+0xea>
 8007898:	b106      	cbz	r6, 800789c <_strtol_l.constprop.0+0xe0>
 800789a:	4240      	negs	r0, r0
 800789c:	f1b8 0f00 	cmp.w	r8, #0
 80078a0:	d099      	beq.n	80077d6 <_strtol_l.constprop.0+0x1a>
 80078a2:	2a00      	cmp	r2, #0
 80078a4:	d1f6      	bne.n	8007894 <_strtol_l.constprop.0+0xd8>
 80078a6:	f8c8 1000 	str.w	r1, [r8]
 80078aa:	e794      	b.n	80077d6 <_strtol_l.constprop.0+0x1a>
 80078ac:	08009a59 	.word	0x08009a59

080078b0 <_strtol_r>:
 80078b0:	f7ff bf84 	b.w	80077bc <_strtol_l.constprop.0>

080078b4 <__ssputs_r>:
 80078b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b8:	461f      	mov	r7, r3
 80078ba:	688e      	ldr	r6, [r1, #8]
 80078bc:	4682      	mov	sl, r0
 80078be:	42be      	cmp	r6, r7
 80078c0:	460c      	mov	r4, r1
 80078c2:	4690      	mov	r8, r2
 80078c4:	680b      	ldr	r3, [r1, #0]
 80078c6:	d82d      	bhi.n	8007924 <__ssputs_r+0x70>
 80078c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80078d0:	d026      	beq.n	8007920 <__ssputs_r+0x6c>
 80078d2:	6965      	ldr	r5, [r4, #20]
 80078d4:	6909      	ldr	r1, [r1, #16]
 80078d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078da:	eba3 0901 	sub.w	r9, r3, r1
 80078de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078e2:	1c7b      	adds	r3, r7, #1
 80078e4:	444b      	add	r3, r9
 80078e6:	106d      	asrs	r5, r5, #1
 80078e8:	429d      	cmp	r5, r3
 80078ea:	bf38      	it	cc
 80078ec:	461d      	movcc	r5, r3
 80078ee:	0553      	lsls	r3, r2, #21
 80078f0:	d527      	bpl.n	8007942 <__ssputs_r+0x8e>
 80078f2:	4629      	mov	r1, r5
 80078f4:	f7fe fc2e 	bl	8006154 <_malloc_r>
 80078f8:	4606      	mov	r6, r0
 80078fa:	b360      	cbz	r0, 8007956 <__ssputs_r+0xa2>
 80078fc:	464a      	mov	r2, r9
 80078fe:	6921      	ldr	r1, [r4, #16]
 8007900:	f7fd fd53 	bl	80053aa <memcpy>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800790a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800790e:	81a3      	strh	r3, [r4, #12]
 8007910:	6126      	str	r6, [r4, #16]
 8007912:	444e      	add	r6, r9
 8007914:	6026      	str	r6, [r4, #0]
 8007916:	463e      	mov	r6, r7
 8007918:	6165      	str	r5, [r4, #20]
 800791a:	eba5 0509 	sub.w	r5, r5, r9
 800791e:	60a5      	str	r5, [r4, #8]
 8007920:	42be      	cmp	r6, r7
 8007922:	d900      	bls.n	8007926 <__ssputs_r+0x72>
 8007924:	463e      	mov	r6, r7
 8007926:	4632      	mov	r2, r6
 8007928:	4641      	mov	r1, r8
 800792a:	6820      	ldr	r0, [r4, #0]
 800792c:	f7fd fc95 	bl	800525a <memmove>
 8007930:	2000      	movs	r0, #0
 8007932:	68a3      	ldr	r3, [r4, #8]
 8007934:	1b9b      	subs	r3, r3, r6
 8007936:	60a3      	str	r3, [r4, #8]
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	4433      	add	r3, r6
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007942:	462a      	mov	r2, r5
 8007944:	f000 fd5b 	bl	80083fe <_realloc_r>
 8007948:	4606      	mov	r6, r0
 800794a:	2800      	cmp	r0, #0
 800794c:	d1e0      	bne.n	8007910 <__ssputs_r+0x5c>
 800794e:	4650      	mov	r0, sl
 8007950:	6921      	ldr	r1, [r4, #16]
 8007952:	f7fe fb8d 	bl	8006070 <_free_r>
 8007956:	230c      	movs	r3, #12
 8007958:	f8ca 3000 	str.w	r3, [sl]
 800795c:	89a3      	ldrh	r3, [r4, #12]
 800795e:	f04f 30ff 	mov.w	r0, #4294967295
 8007962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	e7e9      	b.n	800793e <__ssputs_r+0x8a>
	...

0800796c <_svfiprintf_r>:
 800796c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007970:	4698      	mov	r8, r3
 8007972:	898b      	ldrh	r3, [r1, #12]
 8007974:	4607      	mov	r7, r0
 8007976:	061b      	lsls	r3, r3, #24
 8007978:	460d      	mov	r5, r1
 800797a:	4614      	mov	r4, r2
 800797c:	b09d      	sub	sp, #116	@ 0x74
 800797e:	d510      	bpl.n	80079a2 <_svfiprintf_r+0x36>
 8007980:	690b      	ldr	r3, [r1, #16]
 8007982:	b973      	cbnz	r3, 80079a2 <_svfiprintf_r+0x36>
 8007984:	2140      	movs	r1, #64	@ 0x40
 8007986:	f7fe fbe5 	bl	8006154 <_malloc_r>
 800798a:	6028      	str	r0, [r5, #0]
 800798c:	6128      	str	r0, [r5, #16]
 800798e:	b930      	cbnz	r0, 800799e <_svfiprintf_r+0x32>
 8007990:	230c      	movs	r3, #12
 8007992:	603b      	str	r3, [r7, #0]
 8007994:	f04f 30ff 	mov.w	r0, #4294967295
 8007998:	b01d      	add	sp, #116	@ 0x74
 800799a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800799e:	2340      	movs	r3, #64	@ 0x40
 80079a0:	616b      	str	r3, [r5, #20]
 80079a2:	2300      	movs	r3, #0
 80079a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a6:	2320      	movs	r3, #32
 80079a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079ac:	2330      	movs	r3, #48	@ 0x30
 80079ae:	f04f 0901 	mov.w	r9, #1
 80079b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80079b6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007b50 <_svfiprintf_r+0x1e4>
 80079ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079be:	4623      	mov	r3, r4
 80079c0:	469a      	mov	sl, r3
 80079c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079c6:	b10a      	cbz	r2, 80079cc <_svfiprintf_r+0x60>
 80079c8:	2a25      	cmp	r2, #37	@ 0x25
 80079ca:	d1f9      	bne.n	80079c0 <_svfiprintf_r+0x54>
 80079cc:	ebba 0b04 	subs.w	fp, sl, r4
 80079d0:	d00b      	beq.n	80079ea <_svfiprintf_r+0x7e>
 80079d2:	465b      	mov	r3, fp
 80079d4:	4622      	mov	r2, r4
 80079d6:	4629      	mov	r1, r5
 80079d8:	4638      	mov	r0, r7
 80079da:	f7ff ff6b 	bl	80078b4 <__ssputs_r>
 80079de:	3001      	adds	r0, #1
 80079e0:	f000 80a7 	beq.w	8007b32 <_svfiprintf_r+0x1c6>
 80079e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079e6:	445a      	add	r2, fp
 80079e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80079ea:	f89a 3000 	ldrb.w	r3, [sl]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 809f 	beq.w	8007b32 <_svfiprintf_r+0x1c6>
 80079f4:	2300      	movs	r3, #0
 80079f6:	f04f 32ff 	mov.w	r2, #4294967295
 80079fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079fe:	f10a 0a01 	add.w	sl, sl, #1
 8007a02:	9304      	str	r3, [sp, #16]
 8007a04:	9307      	str	r3, [sp, #28]
 8007a06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a0c:	4654      	mov	r4, sl
 8007a0e:	2205      	movs	r2, #5
 8007a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a14:	484e      	ldr	r0, [pc, #312]	@ (8007b50 <_svfiprintf_r+0x1e4>)
 8007a16:	f7fd fcba 	bl	800538e <memchr>
 8007a1a:	9a04      	ldr	r2, [sp, #16]
 8007a1c:	b9d8      	cbnz	r0, 8007a56 <_svfiprintf_r+0xea>
 8007a1e:	06d0      	lsls	r0, r2, #27
 8007a20:	bf44      	itt	mi
 8007a22:	2320      	movmi	r3, #32
 8007a24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a28:	0711      	lsls	r1, r2, #28
 8007a2a:	bf44      	itt	mi
 8007a2c:	232b      	movmi	r3, #43	@ 0x2b
 8007a2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a32:	f89a 3000 	ldrb.w	r3, [sl]
 8007a36:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a38:	d015      	beq.n	8007a66 <_svfiprintf_r+0xfa>
 8007a3a:	4654      	mov	r4, sl
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	f04f 0c0a 	mov.w	ip, #10
 8007a42:	9a07      	ldr	r2, [sp, #28]
 8007a44:	4621      	mov	r1, r4
 8007a46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a4a:	3b30      	subs	r3, #48	@ 0x30
 8007a4c:	2b09      	cmp	r3, #9
 8007a4e:	d94b      	bls.n	8007ae8 <_svfiprintf_r+0x17c>
 8007a50:	b1b0      	cbz	r0, 8007a80 <_svfiprintf_r+0x114>
 8007a52:	9207      	str	r2, [sp, #28]
 8007a54:	e014      	b.n	8007a80 <_svfiprintf_r+0x114>
 8007a56:	eba0 0308 	sub.w	r3, r0, r8
 8007a5a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	46a2      	mov	sl, r4
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	e7d2      	b.n	8007a0c <_svfiprintf_r+0xa0>
 8007a66:	9b03      	ldr	r3, [sp, #12]
 8007a68:	1d19      	adds	r1, r3, #4
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	9103      	str	r1, [sp, #12]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	bfbb      	ittet	lt
 8007a72:	425b      	neglt	r3, r3
 8007a74:	f042 0202 	orrlt.w	r2, r2, #2
 8007a78:	9307      	strge	r3, [sp, #28]
 8007a7a:	9307      	strlt	r3, [sp, #28]
 8007a7c:	bfb8      	it	lt
 8007a7e:	9204      	strlt	r2, [sp, #16]
 8007a80:	7823      	ldrb	r3, [r4, #0]
 8007a82:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a84:	d10a      	bne.n	8007a9c <_svfiprintf_r+0x130>
 8007a86:	7863      	ldrb	r3, [r4, #1]
 8007a88:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a8a:	d132      	bne.n	8007af2 <_svfiprintf_r+0x186>
 8007a8c:	9b03      	ldr	r3, [sp, #12]
 8007a8e:	3402      	adds	r4, #2
 8007a90:	1d1a      	adds	r2, r3, #4
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	9203      	str	r2, [sp, #12]
 8007a96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a9a:	9305      	str	r3, [sp, #20]
 8007a9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007b54 <_svfiprintf_r+0x1e8>
 8007aa0:	2203      	movs	r2, #3
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	7821      	ldrb	r1, [r4, #0]
 8007aa6:	f7fd fc72 	bl	800538e <memchr>
 8007aaa:	b138      	cbz	r0, 8007abc <_svfiprintf_r+0x150>
 8007aac:	2240      	movs	r2, #64	@ 0x40
 8007aae:	9b04      	ldr	r3, [sp, #16]
 8007ab0:	eba0 000a 	sub.w	r0, r0, sl
 8007ab4:	4082      	lsls	r2, r0
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	3401      	adds	r4, #1
 8007aba:	9304      	str	r3, [sp, #16]
 8007abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac0:	2206      	movs	r2, #6
 8007ac2:	4825      	ldr	r0, [pc, #148]	@ (8007b58 <_svfiprintf_r+0x1ec>)
 8007ac4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ac8:	f7fd fc61 	bl	800538e <memchr>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	d036      	beq.n	8007b3e <_svfiprintf_r+0x1d2>
 8007ad0:	4b22      	ldr	r3, [pc, #136]	@ (8007b5c <_svfiprintf_r+0x1f0>)
 8007ad2:	bb1b      	cbnz	r3, 8007b1c <_svfiprintf_r+0x1b0>
 8007ad4:	9b03      	ldr	r3, [sp, #12]
 8007ad6:	3307      	adds	r3, #7
 8007ad8:	f023 0307 	bic.w	r3, r3, #7
 8007adc:	3308      	adds	r3, #8
 8007ade:	9303      	str	r3, [sp, #12]
 8007ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae2:	4433      	add	r3, r6
 8007ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae6:	e76a      	b.n	80079be <_svfiprintf_r+0x52>
 8007ae8:	460c      	mov	r4, r1
 8007aea:	2001      	movs	r0, #1
 8007aec:	fb0c 3202 	mla	r2, ip, r2, r3
 8007af0:	e7a8      	b.n	8007a44 <_svfiprintf_r+0xd8>
 8007af2:	2300      	movs	r3, #0
 8007af4:	f04f 0c0a 	mov.w	ip, #10
 8007af8:	4619      	mov	r1, r3
 8007afa:	3401      	adds	r4, #1
 8007afc:	9305      	str	r3, [sp, #20]
 8007afe:	4620      	mov	r0, r4
 8007b00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b04:	3a30      	subs	r2, #48	@ 0x30
 8007b06:	2a09      	cmp	r2, #9
 8007b08:	d903      	bls.n	8007b12 <_svfiprintf_r+0x1a6>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d0c6      	beq.n	8007a9c <_svfiprintf_r+0x130>
 8007b0e:	9105      	str	r1, [sp, #20]
 8007b10:	e7c4      	b.n	8007a9c <_svfiprintf_r+0x130>
 8007b12:	4604      	mov	r4, r0
 8007b14:	2301      	movs	r3, #1
 8007b16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b1a:	e7f0      	b.n	8007afe <_svfiprintf_r+0x192>
 8007b1c:	ab03      	add	r3, sp, #12
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	462a      	mov	r2, r5
 8007b22:	4638      	mov	r0, r7
 8007b24:	4b0e      	ldr	r3, [pc, #56]	@ (8007b60 <_svfiprintf_r+0x1f4>)
 8007b26:	a904      	add	r1, sp, #16
 8007b28:	f7fc fca4 	bl	8004474 <_printf_float>
 8007b2c:	1c42      	adds	r2, r0, #1
 8007b2e:	4606      	mov	r6, r0
 8007b30:	d1d6      	bne.n	8007ae0 <_svfiprintf_r+0x174>
 8007b32:	89ab      	ldrh	r3, [r5, #12]
 8007b34:	065b      	lsls	r3, r3, #25
 8007b36:	f53f af2d 	bmi.w	8007994 <_svfiprintf_r+0x28>
 8007b3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b3c:	e72c      	b.n	8007998 <_svfiprintf_r+0x2c>
 8007b3e:	ab03      	add	r3, sp, #12
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	462a      	mov	r2, r5
 8007b44:	4638      	mov	r0, r7
 8007b46:	4b06      	ldr	r3, [pc, #24]	@ (8007b60 <_svfiprintf_r+0x1f4>)
 8007b48:	a904      	add	r1, sp, #16
 8007b4a:	f7fc ff31 	bl	80049b0 <_printf_i>
 8007b4e:	e7ed      	b.n	8007b2c <_svfiprintf_r+0x1c0>
 8007b50:	08009b59 	.word	0x08009b59
 8007b54:	08009b5f 	.word	0x08009b5f
 8007b58:	08009b63 	.word	0x08009b63
 8007b5c:	08004475 	.word	0x08004475
 8007b60:	080078b5 	.word	0x080078b5

08007b64 <__sflush_r>:
 8007b64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	0716      	lsls	r6, r2, #28
 8007b6c:	4605      	mov	r5, r0
 8007b6e:	460c      	mov	r4, r1
 8007b70:	d454      	bmi.n	8007c1c <__sflush_r+0xb8>
 8007b72:	684b      	ldr	r3, [r1, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	dc02      	bgt.n	8007b7e <__sflush_r+0x1a>
 8007b78:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	dd48      	ble.n	8007c10 <__sflush_r+0xac>
 8007b7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	d045      	beq.n	8007c10 <__sflush_r+0xac>
 8007b84:	2300      	movs	r3, #0
 8007b86:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b8a:	682f      	ldr	r7, [r5, #0]
 8007b8c:	6a21      	ldr	r1, [r4, #32]
 8007b8e:	602b      	str	r3, [r5, #0]
 8007b90:	d030      	beq.n	8007bf4 <__sflush_r+0x90>
 8007b92:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	0759      	lsls	r1, r3, #29
 8007b98:	d505      	bpl.n	8007ba6 <__sflush_r+0x42>
 8007b9a:	6863      	ldr	r3, [r4, #4]
 8007b9c:	1ad2      	subs	r2, r2, r3
 8007b9e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ba0:	b10b      	cbz	r3, 8007ba6 <__sflush_r+0x42>
 8007ba2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007ba4:	1ad2      	subs	r2, r2, r3
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	4628      	mov	r0, r5
 8007baa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bac:	6a21      	ldr	r1, [r4, #32]
 8007bae:	47b0      	blx	r6
 8007bb0:	1c43      	adds	r3, r0, #1
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	d106      	bne.n	8007bc4 <__sflush_r+0x60>
 8007bb6:	6829      	ldr	r1, [r5, #0]
 8007bb8:	291d      	cmp	r1, #29
 8007bba:	d82b      	bhi.n	8007c14 <__sflush_r+0xb0>
 8007bbc:	4a28      	ldr	r2, [pc, #160]	@ (8007c60 <__sflush_r+0xfc>)
 8007bbe:	410a      	asrs	r2, r1
 8007bc0:	07d6      	lsls	r6, r2, #31
 8007bc2:	d427      	bmi.n	8007c14 <__sflush_r+0xb0>
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	6062      	str	r2, [r4, #4]
 8007bc8:	6922      	ldr	r2, [r4, #16]
 8007bca:	04d9      	lsls	r1, r3, #19
 8007bcc:	6022      	str	r2, [r4, #0]
 8007bce:	d504      	bpl.n	8007bda <__sflush_r+0x76>
 8007bd0:	1c42      	adds	r2, r0, #1
 8007bd2:	d101      	bne.n	8007bd8 <__sflush_r+0x74>
 8007bd4:	682b      	ldr	r3, [r5, #0]
 8007bd6:	b903      	cbnz	r3, 8007bda <__sflush_r+0x76>
 8007bd8:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bdc:	602f      	str	r7, [r5, #0]
 8007bde:	b1b9      	cbz	r1, 8007c10 <__sflush_r+0xac>
 8007be0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007be4:	4299      	cmp	r1, r3
 8007be6:	d002      	beq.n	8007bee <__sflush_r+0x8a>
 8007be8:	4628      	mov	r0, r5
 8007bea:	f7fe fa41 	bl	8006070 <_free_r>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bf2:	e00d      	b.n	8007c10 <__sflush_r+0xac>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	47b0      	blx	r6
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	1c50      	adds	r0, r2, #1
 8007bfe:	d1c9      	bne.n	8007b94 <__sflush_r+0x30>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d0c6      	beq.n	8007b94 <__sflush_r+0x30>
 8007c06:	2b1d      	cmp	r3, #29
 8007c08:	d001      	beq.n	8007c0e <__sflush_r+0xaa>
 8007c0a:	2b16      	cmp	r3, #22
 8007c0c:	d11d      	bne.n	8007c4a <__sflush_r+0xe6>
 8007c0e:	602f      	str	r7, [r5, #0]
 8007c10:	2000      	movs	r0, #0
 8007c12:	e021      	b.n	8007c58 <__sflush_r+0xf4>
 8007c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c18:	b21b      	sxth	r3, r3
 8007c1a:	e01a      	b.n	8007c52 <__sflush_r+0xee>
 8007c1c:	690f      	ldr	r7, [r1, #16]
 8007c1e:	2f00      	cmp	r7, #0
 8007c20:	d0f6      	beq.n	8007c10 <__sflush_r+0xac>
 8007c22:	0793      	lsls	r3, r2, #30
 8007c24:	bf18      	it	ne
 8007c26:	2300      	movne	r3, #0
 8007c28:	680e      	ldr	r6, [r1, #0]
 8007c2a:	bf08      	it	eq
 8007c2c:	694b      	ldreq	r3, [r1, #20]
 8007c2e:	1bf6      	subs	r6, r6, r7
 8007c30:	600f      	str	r7, [r1, #0]
 8007c32:	608b      	str	r3, [r1, #8]
 8007c34:	2e00      	cmp	r6, #0
 8007c36:	ddeb      	ble.n	8007c10 <__sflush_r+0xac>
 8007c38:	4633      	mov	r3, r6
 8007c3a:	463a      	mov	r2, r7
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	6a21      	ldr	r1, [r4, #32]
 8007c40:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007c44:	47e0      	blx	ip
 8007c46:	2800      	cmp	r0, #0
 8007c48:	dc07      	bgt.n	8007c5a <__sflush_r+0xf6>
 8007c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c52:	f04f 30ff 	mov.w	r0, #4294967295
 8007c56:	81a3      	strh	r3, [r4, #12]
 8007c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c5a:	4407      	add	r7, r0
 8007c5c:	1a36      	subs	r6, r6, r0
 8007c5e:	e7e9      	b.n	8007c34 <__sflush_r+0xd0>
 8007c60:	dfbffffe 	.word	0xdfbffffe

08007c64 <_fflush_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	690b      	ldr	r3, [r1, #16]
 8007c68:	4605      	mov	r5, r0
 8007c6a:	460c      	mov	r4, r1
 8007c6c:	b913      	cbnz	r3, 8007c74 <_fflush_r+0x10>
 8007c6e:	2500      	movs	r5, #0
 8007c70:	4628      	mov	r0, r5
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	b118      	cbz	r0, 8007c7e <_fflush_r+0x1a>
 8007c76:	6a03      	ldr	r3, [r0, #32]
 8007c78:	b90b      	cbnz	r3, 8007c7e <_fflush_r+0x1a>
 8007c7a:	f7fd fa55 	bl	8005128 <__sinit>
 8007c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d0f3      	beq.n	8007c6e <_fflush_r+0xa>
 8007c86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c88:	07d0      	lsls	r0, r2, #31
 8007c8a:	d404      	bmi.n	8007c96 <_fflush_r+0x32>
 8007c8c:	0599      	lsls	r1, r3, #22
 8007c8e:	d402      	bmi.n	8007c96 <_fflush_r+0x32>
 8007c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c92:	f7fd fb7a 	bl	800538a <__retarget_lock_acquire_recursive>
 8007c96:	4628      	mov	r0, r5
 8007c98:	4621      	mov	r1, r4
 8007c9a:	f7ff ff63 	bl	8007b64 <__sflush_r>
 8007c9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ca0:	4605      	mov	r5, r0
 8007ca2:	07da      	lsls	r2, r3, #31
 8007ca4:	d4e4      	bmi.n	8007c70 <_fflush_r+0xc>
 8007ca6:	89a3      	ldrh	r3, [r4, #12]
 8007ca8:	059b      	lsls	r3, r3, #22
 8007caa:	d4e1      	bmi.n	8007c70 <_fflush_r+0xc>
 8007cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cae:	f7fd fb6d 	bl	800538c <__retarget_lock_release_recursive>
 8007cb2:	e7dd      	b.n	8007c70 <_fflush_r+0xc>

08007cb4 <strncmp>:
 8007cb4:	b510      	push	{r4, lr}
 8007cb6:	b16a      	cbz	r2, 8007cd4 <strncmp+0x20>
 8007cb8:	3901      	subs	r1, #1
 8007cba:	1884      	adds	r4, r0, r2
 8007cbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cc0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d103      	bne.n	8007cd0 <strncmp+0x1c>
 8007cc8:	42a0      	cmp	r0, r4
 8007cca:	d001      	beq.n	8007cd0 <strncmp+0x1c>
 8007ccc:	2a00      	cmp	r2, #0
 8007cce:	d1f5      	bne.n	8007cbc <strncmp+0x8>
 8007cd0:	1ad0      	subs	r0, r2, r3
 8007cd2:	bd10      	pop	{r4, pc}
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	e7fc      	b.n	8007cd2 <strncmp+0x1e>

08007cd8 <_sbrk_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	2300      	movs	r3, #0
 8007cdc:	4d05      	ldr	r5, [pc, #20]	@ (8007cf4 <_sbrk_r+0x1c>)
 8007cde:	4604      	mov	r4, r0
 8007ce0:	4608      	mov	r0, r1
 8007ce2:	602b      	str	r3, [r5, #0]
 8007ce4:	f7fa fa10 	bl	8002108 <_sbrk>
 8007ce8:	1c43      	adds	r3, r0, #1
 8007cea:	d102      	bne.n	8007cf2 <_sbrk_r+0x1a>
 8007cec:	682b      	ldr	r3, [r5, #0]
 8007cee:	b103      	cbz	r3, 8007cf2 <_sbrk_r+0x1a>
 8007cf0:	6023      	str	r3, [r4, #0]
 8007cf2:	bd38      	pop	{r3, r4, r5, pc}
 8007cf4:	200008ac 	.word	0x200008ac

08007cf8 <nan>:
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	4901      	ldr	r1, [pc, #4]	@ (8007d00 <nan+0x8>)
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	7ff80000 	.word	0x7ff80000

08007d04 <__assert_func>:
 8007d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d06:	4614      	mov	r4, r2
 8007d08:	461a      	mov	r2, r3
 8007d0a:	4b09      	ldr	r3, [pc, #36]	@ (8007d30 <__assert_func+0x2c>)
 8007d0c:	4605      	mov	r5, r0
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68d8      	ldr	r0, [r3, #12]
 8007d12:	b954      	cbnz	r4, 8007d2a <__assert_func+0x26>
 8007d14:	4b07      	ldr	r3, [pc, #28]	@ (8007d34 <__assert_func+0x30>)
 8007d16:	461c      	mov	r4, r3
 8007d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d1c:	9100      	str	r1, [sp, #0]
 8007d1e:	462b      	mov	r3, r5
 8007d20:	4905      	ldr	r1, [pc, #20]	@ (8007d38 <__assert_func+0x34>)
 8007d22:	f000 fba7 	bl	8008474 <fiprintf>
 8007d26:	f000 fbb7 	bl	8008498 <abort>
 8007d2a:	4b04      	ldr	r3, [pc, #16]	@ (8007d3c <__assert_func+0x38>)
 8007d2c:	e7f4      	b.n	8007d18 <__assert_func+0x14>
 8007d2e:	bf00      	nop
 8007d30:	200000a8 	.word	0x200000a8
 8007d34:	08009bad 	.word	0x08009bad
 8007d38:	08009b7f 	.word	0x08009b7f
 8007d3c:	08009b72 	.word	0x08009b72

08007d40 <_calloc_r>:
 8007d40:	b570      	push	{r4, r5, r6, lr}
 8007d42:	fba1 5402 	umull	r5, r4, r1, r2
 8007d46:	b93c      	cbnz	r4, 8007d58 <_calloc_r+0x18>
 8007d48:	4629      	mov	r1, r5
 8007d4a:	f7fe fa03 	bl	8006154 <_malloc_r>
 8007d4e:	4606      	mov	r6, r0
 8007d50:	b928      	cbnz	r0, 8007d5e <_calloc_r+0x1e>
 8007d52:	2600      	movs	r6, #0
 8007d54:	4630      	mov	r0, r6
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	220c      	movs	r2, #12
 8007d5a:	6002      	str	r2, [r0, #0]
 8007d5c:	e7f9      	b.n	8007d52 <_calloc_r+0x12>
 8007d5e:	462a      	mov	r2, r5
 8007d60:	4621      	mov	r1, r4
 8007d62:	f7fd fa94 	bl	800528e <memset>
 8007d66:	e7f5      	b.n	8007d54 <_calloc_r+0x14>

08007d68 <rshift>:
 8007d68:	6903      	ldr	r3, [r0, #16]
 8007d6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007d72:	f100 0414 	add.w	r4, r0, #20
 8007d76:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007d7a:	dd46      	ble.n	8007e0a <rshift+0xa2>
 8007d7c:	f011 011f 	ands.w	r1, r1, #31
 8007d80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007d84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007d88:	d10c      	bne.n	8007da4 <rshift+0x3c>
 8007d8a:	4629      	mov	r1, r5
 8007d8c:	f100 0710 	add.w	r7, r0, #16
 8007d90:	42b1      	cmp	r1, r6
 8007d92:	d335      	bcc.n	8007e00 <rshift+0x98>
 8007d94:	1a9b      	subs	r3, r3, r2
 8007d96:	009b      	lsls	r3, r3, #2
 8007d98:	1eea      	subs	r2, r5, #3
 8007d9a:	4296      	cmp	r6, r2
 8007d9c:	bf38      	it	cc
 8007d9e:	2300      	movcc	r3, #0
 8007da0:	4423      	add	r3, r4
 8007da2:	e015      	b.n	8007dd0 <rshift+0x68>
 8007da4:	46a1      	mov	r9, r4
 8007da6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007daa:	f1c1 0820 	rsb	r8, r1, #32
 8007dae:	40cf      	lsrs	r7, r1
 8007db0:	f105 0e04 	add.w	lr, r5, #4
 8007db4:	4576      	cmp	r6, lr
 8007db6:	46f4      	mov	ip, lr
 8007db8:	d816      	bhi.n	8007de8 <rshift+0x80>
 8007dba:	1a9a      	subs	r2, r3, r2
 8007dbc:	0092      	lsls	r2, r2, #2
 8007dbe:	3a04      	subs	r2, #4
 8007dc0:	3501      	adds	r5, #1
 8007dc2:	42ae      	cmp	r6, r5
 8007dc4:	bf38      	it	cc
 8007dc6:	2200      	movcc	r2, #0
 8007dc8:	18a3      	adds	r3, r4, r2
 8007dca:	50a7      	str	r7, [r4, r2]
 8007dcc:	b107      	cbz	r7, 8007dd0 <rshift+0x68>
 8007dce:	3304      	adds	r3, #4
 8007dd0:	42a3      	cmp	r3, r4
 8007dd2:	eba3 0204 	sub.w	r2, r3, r4
 8007dd6:	bf08      	it	eq
 8007dd8:	2300      	moveq	r3, #0
 8007dda:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007dde:	6102      	str	r2, [r0, #16]
 8007de0:	bf08      	it	eq
 8007de2:	6143      	streq	r3, [r0, #20]
 8007de4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007de8:	f8dc c000 	ldr.w	ip, [ip]
 8007dec:	fa0c fc08 	lsl.w	ip, ip, r8
 8007df0:	ea4c 0707 	orr.w	r7, ip, r7
 8007df4:	f849 7b04 	str.w	r7, [r9], #4
 8007df8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007dfc:	40cf      	lsrs	r7, r1
 8007dfe:	e7d9      	b.n	8007db4 <rshift+0x4c>
 8007e00:	f851 cb04 	ldr.w	ip, [r1], #4
 8007e04:	f847 cf04 	str.w	ip, [r7, #4]!
 8007e08:	e7c2      	b.n	8007d90 <rshift+0x28>
 8007e0a:	4623      	mov	r3, r4
 8007e0c:	e7e0      	b.n	8007dd0 <rshift+0x68>

08007e0e <__hexdig_fun>:
 8007e0e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007e12:	2b09      	cmp	r3, #9
 8007e14:	d802      	bhi.n	8007e1c <__hexdig_fun+0xe>
 8007e16:	3820      	subs	r0, #32
 8007e18:	b2c0      	uxtb	r0, r0
 8007e1a:	4770      	bx	lr
 8007e1c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007e20:	2b05      	cmp	r3, #5
 8007e22:	d801      	bhi.n	8007e28 <__hexdig_fun+0x1a>
 8007e24:	3847      	subs	r0, #71	@ 0x47
 8007e26:	e7f7      	b.n	8007e18 <__hexdig_fun+0xa>
 8007e28:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007e2c:	2b05      	cmp	r3, #5
 8007e2e:	d801      	bhi.n	8007e34 <__hexdig_fun+0x26>
 8007e30:	3827      	subs	r0, #39	@ 0x27
 8007e32:	e7f1      	b.n	8007e18 <__hexdig_fun+0xa>
 8007e34:	2000      	movs	r0, #0
 8007e36:	4770      	bx	lr

08007e38 <__gethex>:
 8007e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3c:	468a      	mov	sl, r1
 8007e3e:	4690      	mov	r8, r2
 8007e40:	b085      	sub	sp, #20
 8007e42:	9302      	str	r3, [sp, #8]
 8007e44:	680b      	ldr	r3, [r1, #0]
 8007e46:	9001      	str	r0, [sp, #4]
 8007e48:	1c9c      	adds	r4, r3, #2
 8007e4a:	46a1      	mov	r9, r4
 8007e4c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007e50:	2830      	cmp	r0, #48	@ 0x30
 8007e52:	d0fa      	beq.n	8007e4a <__gethex+0x12>
 8007e54:	eba9 0303 	sub.w	r3, r9, r3
 8007e58:	f1a3 0b02 	sub.w	fp, r3, #2
 8007e5c:	f7ff ffd7 	bl	8007e0e <__hexdig_fun>
 8007e60:	4605      	mov	r5, r0
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d168      	bne.n	8007f38 <__gethex+0x100>
 8007e66:	2201      	movs	r2, #1
 8007e68:	4648      	mov	r0, r9
 8007e6a:	499f      	ldr	r1, [pc, #636]	@ (80080e8 <__gethex+0x2b0>)
 8007e6c:	f7ff ff22 	bl	8007cb4 <strncmp>
 8007e70:	4607      	mov	r7, r0
 8007e72:	2800      	cmp	r0, #0
 8007e74:	d167      	bne.n	8007f46 <__gethex+0x10e>
 8007e76:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007e7a:	4626      	mov	r6, r4
 8007e7c:	f7ff ffc7 	bl	8007e0e <__hexdig_fun>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d062      	beq.n	8007f4a <__gethex+0x112>
 8007e84:	4623      	mov	r3, r4
 8007e86:	7818      	ldrb	r0, [r3, #0]
 8007e88:	4699      	mov	r9, r3
 8007e8a:	2830      	cmp	r0, #48	@ 0x30
 8007e8c:	f103 0301 	add.w	r3, r3, #1
 8007e90:	d0f9      	beq.n	8007e86 <__gethex+0x4e>
 8007e92:	f7ff ffbc 	bl	8007e0e <__hexdig_fun>
 8007e96:	fab0 f580 	clz	r5, r0
 8007e9a:	f04f 0b01 	mov.w	fp, #1
 8007e9e:	096d      	lsrs	r5, r5, #5
 8007ea0:	464a      	mov	r2, r9
 8007ea2:	4616      	mov	r6, r2
 8007ea4:	7830      	ldrb	r0, [r6, #0]
 8007ea6:	3201      	adds	r2, #1
 8007ea8:	f7ff ffb1 	bl	8007e0e <__hexdig_fun>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1f8      	bne.n	8007ea2 <__gethex+0x6a>
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	498c      	ldr	r1, [pc, #560]	@ (80080e8 <__gethex+0x2b0>)
 8007eb6:	f7ff fefd 	bl	8007cb4 <strncmp>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	d13f      	bne.n	8007f3e <__gethex+0x106>
 8007ebe:	b944      	cbnz	r4, 8007ed2 <__gethex+0x9a>
 8007ec0:	1c74      	adds	r4, r6, #1
 8007ec2:	4622      	mov	r2, r4
 8007ec4:	4616      	mov	r6, r2
 8007ec6:	7830      	ldrb	r0, [r6, #0]
 8007ec8:	3201      	adds	r2, #1
 8007eca:	f7ff ffa0 	bl	8007e0e <__hexdig_fun>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	d1f8      	bne.n	8007ec4 <__gethex+0x8c>
 8007ed2:	1ba4      	subs	r4, r4, r6
 8007ed4:	00a7      	lsls	r7, r4, #2
 8007ed6:	7833      	ldrb	r3, [r6, #0]
 8007ed8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007edc:	2b50      	cmp	r3, #80	@ 0x50
 8007ede:	d13e      	bne.n	8007f5e <__gethex+0x126>
 8007ee0:	7873      	ldrb	r3, [r6, #1]
 8007ee2:	2b2b      	cmp	r3, #43	@ 0x2b
 8007ee4:	d033      	beq.n	8007f4e <__gethex+0x116>
 8007ee6:	2b2d      	cmp	r3, #45	@ 0x2d
 8007ee8:	d034      	beq.n	8007f54 <__gethex+0x11c>
 8007eea:	2400      	movs	r4, #0
 8007eec:	1c71      	adds	r1, r6, #1
 8007eee:	7808      	ldrb	r0, [r1, #0]
 8007ef0:	f7ff ff8d 	bl	8007e0e <__hexdig_fun>
 8007ef4:	1e43      	subs	r3, r0, #1
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b18      	cmp	r3, #24
 8007efa:	d830      	bhi.n	8007f5e <__gethex+0x126>
 8007efc:	f1a0 0210 	sub.w	r2, r0, #16
 8007f00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007f04:	f7ff ff83 	bl	8007e0e <__hexdig_fun>
 8007f08:	f100 3cff 	add.w	ip, r0, #4294967295
 8007f0c:	fa5f fc8c 	uxtb.w	ip, ip
 8007f10:	f1bc 0f18 	cmp.w	ip, #24
 8007f14:	f04f 030a 	mov.w	r3, #10
 8007f18:	d91e      	bls.n	8007f58 <__gethex+0x120>
 8007f1a:	b104      	cbz	r4, 8007f1e <__gethex+0xe6>
 8007f1c:	4252      	negs	r2, r2
 8007f1e:	4417      	add	r7, r2
 8007f20:	f8ca 1000 	str.w	r1, [sl]
 8007f24:	b1ed      	cbz	r5, 8007f62 <__gethex+0x12a>
 8007f26:	f1bb 0f00 	cmp.w	fp, #0
 8007f2a:	bf0c      	ite	eq
 8007f2c:	2506      	moveq	r5, #6
 8007f2e:	2500      	movne	r5, #0
 8007f30:	4628      	mov	r0, r5
 8007f32:	b005      	add	sp, #20
 8007f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f38:	2500      	movs	r5, #0
 8007f3a:	462c      	mov	r4, r5
 8007f3c:	e7b0      	b.n	8007ea0 <__gethex+0x68>
 8007f3e:	2c00      	cmp	r4, #0
 8007f40:	d1c7      	bne.n	8007ed2 <__gethex+0x9a>
 8007f42:	4627      	mov	r7, r4
 8007f44:	e7c7      	b.n	8007ed6 <__gethex+0x9e>
 8007f46:	464e      	mov	r6, r9
 8007f48:	462f      	mov	r7, r5
 8007f4a:	2501      	movs	r5, #1
 8007f4c:	e7c3      	b.n	8007ed6 <__gethex+0x9e>
 8007f4e:	2400      	movs	r4, #0
 8007f50:	1cb1      	adds	r1, r6, #2
 8007f52:	e7cc      	b.n	8007eee <__gethex+0xb6>
 8007f54:	2401      	movs	r4, #1
 8007f56:	e7fb      	b.n	8007f50 <__gethex+0x118>
 8007f58:	fb03 0002 	mla	r0, r3, r2, r0
 8007f5c:	e7ce      	b.n	8007efc <__gethex+0xc4>
 8007f5e:	4631      	mov	r1, r6
 8007f60:	e7de      	b.n	8007f20 <__gethex+0xe8>
 8007f62:	4629      	mov	r1, r5
 8007f64:	eba6 0309 	sub.w	r3, r6, r9
 8007f68:	3b01      	subs	r3, #1
 8007f6a:	2b07      	cmp	r3, #7
 8007f6c:	dc0a      	bgt.n	8007f84 <__gethex+0x14c>
 8007f6e:	9801      	ldr	r0, [sp, #4]
 8007f70:	f7fe f97c 	bl	800626c <_Balloc>
 8007f74:	4604      	mov	r4, r0
 8007f76:	b940      	cbnz	r0, 8007f8a <__gethex+0x152>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	21e4      	movs	r1, #228	@ 0xe4
 8007f7c:	4b5b      	ldr	r3, [pc, #364]	@ (80080ec <__gethex+0x2b4>)
 8007f7e:	485c      	ldr	r0, [pc, #368]	@ (80080f0 <__gethex+0x2b8>)
 8007f80:	f7ff fec0 	bl	8007d04 <__assert_func>
 8007f84:	3101      	adds	r1, #1
 8007f86:	105b      	asrs	r3, r3, #1
 8007f88:	e7ef      	b.n	8007f6a <__gethex+0x132>
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f100 0a14 	add.w	sl, r0, #20
 8007f90:	4655      	mov	r5, sl
 8007f92:	469b      	mov	fp, r3
 8007f94:	45b1      	cmp	r9, r6
 8007f96:	d337      	bcc.n	8008008 <__gethex+0x1d0>
 8007f98:	f845 bb04 	str.w	fp, [r5], #4
 8007f9c:	eba5 050a 	sub.w	r5, r5, sl
 8007fa0:	10ad      	asrs	r5, r5, #2
 8007fa2:	6125      	str	r5, [r4, #16]
 8007fa4:	4658      	mov	r0, fp
 8007fa6:	f7fe fa53 	bl	8006450 <__hi0bits>
 8007faa:	016d      	lsls	r5, r5, #5
 8007fac:	f8d8 6000 	ldr.w	r6, [r8]
 8007fb0:	1a2d      	subs	r5, r5, r0
 8007fb2:	42b5      	cmp	r5, r6
 8007fb4:	dd54      	ble.n	8008060 <__gethex+0x228>
 8007fb6:	1bad      	subs	r5, r5, r6
 8007fb8:	4629      	mov	r1, r5
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f7fe fddb 	bl	8006b76 <__any_on>
 8007fc0:	4681      	mov	r9, r0
 8007fc2:	b178      	cbz	r0, 8007fe4 <__gethex+0x1ac>
 8007fc4:	f04f 0901 	mov.w	r9, #1
 8007fc8:	1e6b      	subs	r3, r5, #1
 8007fca:	1159      	asrs	r1, r3, #5
 8007fcc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007fd0:	f003 021f 	and.w	r2, r3, #31
 8007fd4:	fa09 f202 	lsl.w	r2, r9, r2
 8007fd8:	420a      	tst	r2, r1
 8007fda:	d003      	beq.n	8007fe4 <__gethex+0x1ac>
 8007fdc:	454b      	cmp	r3, r9
 8007fde:	dc36      	bgt.n	800804e <__gethex+0x216>
 8007fe0:	f04f 0902 	mov.w	r9, #2
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f7ff febe 	bl	8007d68 <rshift>
 8007fec:	442f      	add	r7, r5
 8007fee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ff2:	42bb      	cmp	r3, r7
 8007ff4:	da42      	bge.n	800807c <__gethex+0x244>
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	9801      	ldr	r0, [sp, #4]
 8007ffa:	f7fe f977 	bl	80062ec <_Bfree>
 8007ffe:	2300      	movs	r3, #0
 8008000:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008002:	25a3      	movs	r5, #163	@ 0xa3
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	e793      	b.n	8007f30 <__gethex+0xf8>
 8008008:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800800c:	2a2e      	cmp	r2, #46	@ 0x2e
 800800e:	d012      	beq.n	8008036 <__gethex+0x1fe>
 8008010:	2b20      	cmp	r3, #32
 8008012:	d104      	bne.n	800801e <__gethex+0x1e6>
 8008014:	f845 bb04 	str.w	fp, [r5], #4
 8008018:	f04f 0b00 	mov.w	fp, #0
 800801c:	465b      	mov	r3, fp
 800801e:	7830      	ldrb	r0, [r6, #0]
 8008020:	9303      	str	r3, [sp, #12]
 8008022:	f7ff fef4 	bl	8007e0e <__hexdig_fun>
 8008026:	9b03      	ldr	r3, [sp, #12]
 8008028:	f000 000f 	and.w	r0, r0, #15
 800802c:	4098      	lsls	r0, r3
 800802e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008032:	3304      	adds	r3, #4
 8008034:	e7ae      	b.n	8007f94 <__gethex+0x15c>
 8008036:	45b1      	cmp	r9, r6
 8008038:	d8ea      	bhi.n	8008010 <__gethex+0x1d8>
 800803a:	2201      	movs	r2, #1
 800803c:	4630      	mov	r0, r6
 800803e:	492a      	ldr	r1, [pc, #168]	@ (80080e8 <__gethex+0x2b0>)
 8008040:	9303      	str	r3, [sp, #12]
 8008042:	f7ff fe37 	bl	8007cb4 <strncmp>
 8008046:	9b03      	ldr	r3, [sp, #12]
 8008048:	2800      	cmp	r0, #0
 800804a:	d1e1      	bne.n	8008010 <__gethex+0x1d8>
 800804c:	e7a2      	b.n	8007f94 <__gethex+0x15c>
 800804e:	4620      	mov	r0, r4
 8008050:	1ea9      	subs	r1, r5, #2
 8008052:	f7fe fd90 	bl	8006b76 <__any_on>
 8008056:	2800      	cmp	r0, #0
 8008058:	d0c2      	beq.n	8007fe0 <__gethex+0x1a8>
 800805a:	f04f 0903 	mov.w	r9, #3
 800805e:	e7c1      	b.n	8007fe4 <__gethex+0x1ac>
 8008060:	da09      	bge.n	8008076 <__gethex+0x23e>
 8008062:	1b75      	subs	r5, r6, r5
 8008064:	4621      	mov	r1, r4
 8008066:	462a      	mov	r2, r5
 8008068:	9801      	ldr	r0, [sp, #4]
 800806a:	f7fe fb55 	bl	8006718 <__lshift>
 800806e:	4604      	mov	r4, r0
 8008070:	1b7f      	subs	r7, r7, r5
 8008072:	f100 0a14 	add.w	sl, r0, #20
 8008076:	f04f 0900 	mov.w	r9, #0
 800807a:	e7b8      	b.n	8007fee <__gethex+0x1b6>
 800807c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008080:	42bd      	cmp	r5, r7
 8008082:	dd6f      	ble.n	8008164 <__gethex+0x32c>
 8008084:	1bed      	subs	r5, r5, r7
 8008086:	42ae      	cmp	r6, r5
 8008088:	dc34      	bgt.n	80080f4 <__gethex+0x2bc>
 800808a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d022      	beq.n	80080d8 <__gethex+0x2a0>
 8008092:	2b03      	cmp	r3, #3
 8008094:	d024      	beq.n	80080e0 <__gethex+0x2a8>
 8008096:	2b01      	cmp	r3, #1
 8008098:	d115      	bne.n	80080c6 <__gethex+0x28e>
 800809a:	42ae      	cmp	r6, r5
 800809c:	d113      	bne.n	80080c6 <__gethex+0x28e>
 800809e:	2e01      	cmp	r6, #1
 80080a0:	d10b      	bne.n	80080ba <__gethex+0x282>
 80080a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80080a6:	9a02      	ldr	r2, [sp, #8]
 80080a8:	2562      	movs	r5, #98	@ 0x62
 80080aa:	6013      	str	r3, [r2, #0]
 80080ac:	2301      	movs	r3, #1
 80080ae:	6123      	str	r3, [r4, #16]
 80080b0:	f8ca 3000 	str.w	r3, [sl]
 80080b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080b6:	601c      	str	r4, [r3, #0]
 80080b8:	e73a      	b.n	8007f30 <__gethex+0xf8>
 80080ba:	4620      	mov	r0, r4
 80080bc:	1e71      	subs	r1, r6, #1
 80080be:	f7fe fd5a 	bl	8006b76 <__any_on>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	d1ed      	bne.n	80080a2 <__gethex+0x26a>
 80080c6:	4621      	mov	r1, r4
 80080c8:	9801      	ldr	r0, [sp, #4]
 80080ca:	f7fe f90f 	bl	80062ec <_Bfree>
 80080ce:	2300      	movs	r3, #0
 80080d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080d2:	2550      	movs	r5, #80	@ 0x50
 80080d4:	6013      	str	r3, [r2, #0]
 80080d6:	e72b      	b.n	8007f30 <__gethex+0xf8>
 80080d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1f3      	bne.n	80080c6 <__gethex+0x28e>
 80080de:	e7e0      	b.n	80080a2 <__gethex+0x26a>
 80080e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1dd      	bne.n	80080a2 <__gethex+0x26a>
 80080e6:	e7ee      	b.n	80080c6 <__gethex+0x28e>
 80080e8:	08009a00 	.word	0x08009a00
 80080ec:	08009897 	.word	0x08009897
 80080f0:	08009bae 	.word	0x08009bae
 80080f4:	1e6f      	subs	r7, r5, #1
 80080f6:	f1b9 0f00 	cmp.w	r9, #0
 80080fa:	d130      	bne.n	800815e <__gethex+0x326>
 80080fc:	b127      	cbz	r7, 8008108 <__gethex+0x2d0>
 80080fe:	4639      	mov	r1, r7
 8008100:	4620      	mov	r0, r4
 8008102:	f7fe fd38 	bl	8006b76 <__any_on>
 8008106:	4681      	mov	r9, r0
 8008108:	2301      	movs	r3, #1
 800810a:	4629      	mov	r1, r5
 800810c:	1b76      	subs	r6, r6, r5
 800810e:	2502      	movs	r5, #2
 8008110:	117a      	asrs	r2, r7, #5
 8008112:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008116:	f007 071f 	and.w	r7, r7, #31
 800811a:	40bb      	lsls	r3, r7
 800811c:	4213      	tst	r3, r2
 800811e:	4620      	mov	r0, r4
 8008120:	bf18      	it	ne
 8008122:	f049 0902 	orrne.w	r9, r9, #2
 8008126:	f7ff fe1f 	bl	8007d68 <rshift>
 800812a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800812e:	f1b9 0f00 	cmp.w	r9, #0
 8008132:	d047      	beq.n	80081c4 <__gethex+0x38c>
 8008134:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008138:	2b02      	cmp	r3, #2
 800813a:	d015      	beq.n	8008168 <__gethex+0x330>
 800813c:	2b03      	cmp	r3, #3
 800813e:	d017      	beq.n	8008170 <__gethex+0x338>
 8008140:	2b01      	cmp	r3, #1
 8008142:	d109      	bne.n	8008158 <__gethex+0x320>
 8008144:	f019 0f02 	tst.w	r9, #2
 8008148:	d006      	beq.n	8008158 <__gethex+0x320>
 800814a:	f8da 3000 	ldr.w	r3, [sl]
 800814e:	ea49 0903 	orr.w	r9, r9, r3
 8008152:	f019 0f01 	tst.w	r9, #1
 8008156:	d10e      	bne.n	8008176 <__gethex+0x33e>
 8008158:	f045 0510 	orr.w	r5, r5, #16
 800815c:	e032      	b.n	80081c4 <__gethex+0x38c>
 800815e:	f04f 0901 	mov.w	r9, #1
 8008162:	e7d1      	b.n	8008108 <__gethex+0x2d0>
 8008164:	2501      	movs	r5, #1
 8008166:	e7e2      	b.n	800812e <__gethex+0x2f6>
 8008168:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800816a:	f1c3 0301 	rsb	r3, r3, #1
 800816e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d0f0      	beq.n	8008158 <__gethex+0x320>
 8008176:	f04f 0c00 	mov.w	ip, #0
 800817a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800817e:	f104 0314 	add.w	r3, r4, #20
 8008182:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008186:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800818a:	4618      	mov	r0, r3
 800818c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008190:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008194:	d01b      	beq.n	80081ce <__gethex+0x396>
 8008196:	3201      	adds	r2, #1
 8008198:	6002      	str	r2, [r0, #0]
 800819a:	2d02      	cmp	r5, #2
 800819c:	f104 0314 	add.w	r3, r4, #20
 80081a0:	d13c      	bne.n	800821c <__gethex+0x3e4>
 80081a2:	f8d8 2000 	ldr.w	r2, [r8]
 80081a6:	3a01      	subs	r2, #1
 80081a8:	42b2      	cmp	r2, r6
 80081aa:	d109      	bne.n	80081c0 <__gethex+0x388>
 80081ac:	2201      	movs	r2, #1
 80081ae:	1171      	asrs	r1, r6, #5
 80081b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80081b4:	f006 061f 	and.w	r6, r6, #31
 80081b8:	fa02 f606 	lsl.w	r6, r2, r6
 80081bc:	421e      	tst	r6, r3
 80081be:	d13a      	bne.n	8008236 <__gethex+0x3fe>
 80081c0:	f045 0520 	orr.w	r5, r5, #32
 80081c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081c6:	601c      	str	r4, [r3, #0]
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	601f      	str	r7, [r3, #0]
 80081cc:	e6b0      	b.n	8007f30 <__gethex+0xf8>
 80081ce:	4299      	cmp	r1, r3
 80081d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80081d4:	d8d9      	bhi.n	800818a <__gethex+0x352>
 80081d6:	68a3      	ldr	r3, [r4, #8]
 80081d8:	459b      	cmp	fp, r3
 80081da:	db17      	blt.n	800820c <__gethex+0x3d4>
 80081dc:	6861      	ldr	r1, [r4, #4]
 80081de:	9801      	ldr	r0, [sp, #4]
 80081e0:	3101      	adds	r1, #1
 80081e2:	f7fe f843 	bl	800626c <_Balloc>
 80081e6:	4681      	mov	r9, r0
 80081e8:	b918      	cbnz	r0, 80081f2 <__gethex+0x3ba>
 80081ea:	4602      	mov	r2, r0
 80081ec:	2184      	movs	r1, #132	@ 0x84
 80081ee:	4b19      	ldr	r3, [pc, #100]	@ (8008254 <__gethex+0x41c>)
 80081f0:	e6c5      	b.n	8007f7e <__gethex+0x146>
 80081f2:	6922      	ldr	r2, [r4, #16]
 80081f4:	f104 010c 	add.w	r1, r4, #12
 80081f8:	3202      	adds	r2, #2
 80081fa:	0092      	lsls	r2, r2, #2
 80081fc:	300c      	adds	r0, #12
 80081fe:	f7fd f8d4 	bl	80053aa <memcpy>
 8008202:	4621      	mov	r1, r4
 8008204:	9801      	ldr	r0, [sp, #4]
 8008206:	f7fe f871 	bl	80062ec <_Bfree>
 800820a:	464c      	mov	r4, r9
 800820c:	6923      	ldr	r3, [r4, #16]
 800820e:	1c5a      	adds	r2, r3, #1
 8008210:	6122      	str	r2, [r4, #16]
 8008212:	2201      	movs	r2, #1
 8008214:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008218:	615a      	str	r2, [r3, #20]
 800821a:	e7be      	b.n	800819a <__gethex+0x362>
 800821c:	6922      	ldr	r2, [r4, #16]
 800821e:	455a      	cmp	r2, fp
 8008220:	dd0b      	ble.n	800823a <__gethex+0x402>
 8008222:	2101      	movs	r1, #1
 8008224:	4620      	mov	r0, r4
 8008226:	f7ff fd9f 	bl	8007d68 <rshift>
 800822a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800822e:	3701      	adds	r7, #1
 8008230:	42bb      	cmp	r3, r7
 8008232:	f6ff aee0 	blt.w	8007ff6 <__gethex+0x1be>
 8008236:	2501      	movs	r5, #1
 8008238:	e7c2      	b.n	80081c0 <__gethex+0x388>
 800823a:	f016 061f 	ands.w	r6, r6, #31
 800823e:	d0fa      	beq.n	8008236 <__gethex+0x3fe>
 8008240:	4453      	add	r3, sl
 8008242:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008246:	f7fe f903 	bl	8006450 <__hi0bits>
 800824a:	f1c6 0620 	rsb	r6, r6, #32
 800824e:	42b0      	cmp	r0, r6
 8008250:	dbe7      	blt.n	8008222 <__gethex+0x3ea>
 8008252:	e7f0      	b.n	8008236 <__gethex+0x3fe>
 8008254:	08009897 	.word	0x08009897

08008258 <L_shift>:
 8008258:	f1c2 0208 	rsb	r2, r2, #8
 800825c:	0092      	lsls	r2, r2, #2
 800825e:	b570      	push	{r4, r5, r6, lr}
 8008260:	f1c2 0620 	rsb	r6, r2, #32
 8008264:	6843      	ldr	r3, [r0, #4]
 8008266:	6804      	ldr	r4, [r0, #0]
 8008268:	fa03 f506 	lsl.w	r5, r3, r6
 800826c:	432c      	orrs	r4, r5
 800826e:	40d3      	lsrs	r3, r2
 8008270:	6004      	str	r4, [r0, #0]
 8008272:	f840 3f04 	str.w	r3, [r0, #4]!
 8008276:	4288      	cmp	r0, r1
 8008278:	d3f4      	bcc.n	8008264 <L_shift+0xc>
 800827a:	bd70      	pop	{r4, r5, r6, pc}

0800827c <__match>:
 800827c:	b530      	push	{r4, r5, lr}
 800827e:	6803      	ldr	r3, [r0, #0]
 8008280:	3301      	adds	r3, #1
 8008282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008286:	b914      	cbnz	r4, 800828e <__match+0x12>
 8008288:	6003      	str	r3, [r0, #0]
 800828a:	2001      	movs	r0, #1
 800828c:	bd30      	pop	{r4, r5, pc}
 800828e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008292:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008296:	2d19      	cmp	r5, #25
 8008298:	bf98      	it	ls
 800829a:	3220      	addls	r2, #32
 800829c:	42a2      	cmp	r2, r4
 800829e:	d0f0      	beq.n	8008282 <__match+0x6>
 80082a0:	2000      	movs	r0, #0
 80082a2:	e7f3      	b.n	800828c <__match+0x10>

080082a4 <__hexnan>:
 80082a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a8:	2500      	movs	r5, #0
 80082aa:	680b      	ldr	r3, [r1, #0]
 80082ac:	4682      	mov	sl, r0
 80082ae:	115e      	asrs	r6, r3, #5
 80082b0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80082b4:	f013 031f 	ands.w	r3, r3, #31
 80082b8:	bf18      	it	ne
 80082ba:	3604      	addne	r6, #4
 80082bc:	1f37      	subs	r7, r6, #4
 80082be:	4690      	mov	r8, r2
 80082c0:	46b9      	mov	r9, r7
 80082c2:	463c      	mov	r4, r7
 80082c4:	46ab      	mov	fp, r5
 80082c6:	b087      	sub	sp, #28
 80082c8:	6801      	ldr	r1, [r0, #0]
 80082ca:	9301      	str	r3, [sp, #4]
 80082cc:	f846 5c04 	str.w	r5, [r6, #-4]
 80082d0:	9502      	str	r5, [sp, #8]
 80082d2:	784a      	ldrb	r2, [r1, #1]
 80082d4:	1c4b      	adds	r3, r1, #1
 80082d6:	9303      	str	r3, [sp, #12]
 80082d8:	b342      	cbz	r2, 800832c <__hexnan+0x88>
 80082da:	4610      	mov	r0, r2
 80082dc:	9105      	str	r1, [sp, #20]
 80082de:	9204      	str	r2, [sp, #16]
 80082e0:	f7ff fd95 	bl	8007e0e <__hexdig_fun>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	d151      	bne.n	800838c <__hexnan+0xe8>
 80082e8:	9a04      	ldr	r2, [sp, #16]
 80082ea:	9905      	ldr	r1, [sp, #20]
 80082ec:	2a20      	cmp	r2, #32
 80082ee:	d818      	bhi.n	8008322 <__hexnan+0x7e>
 80082f0:	9b02      	ldr	r3, [sp, #8]
 80082f2:	459b      	cmp	fp, r3
 80082f4:	dd13      	ble.n	800831e <__hexnan+0x7a>
 80082f6:	454c      	cmp	r4, r9
 80082f8:	d206      	bcs.n	8008308 <__hexnan+0x64>
 80082fa:	2d07      	cmp	r5, #7
 80082fc:	dc04      	bgt.n	8008308 <__hexnan+0x64>
 80082fe:	462a      	mov	r2, r5
 8008300:	4649      	mov	r1, r9
 8008302:	4620      	mov	r0, r4
 8008304:	f7ff ffa8 	bl	8008258 <L_shift>
 8008308:	4544      	cmp	r4, r8
 800830a:	d952      	bls.n	80083b2 <__hexnan+0x10e>
 800830c:	2300      	movs	r3, #0
 800830e:	f1a4 0904 	sub.w	r9, r4, #4
 8008312:	f844 3c04 	str.w	r3, [r4, #-4]
 8008316:	461d      	mov	r5, r3
 8008318:	464c      	mov	r4, r9
 800831a:	f8cd b008 	str.w	fp, [sp, #8]
 800831e:	9903      	ldr	r1, [sp, #12]
 8008320:	e7d7      	b.n	80082d2 <__hexnan+0x2e>
 8008322:	2a29      	cmp	r2, #41	@ 0x29
 8008324:	d157      	bne.n	80083d6 <__hexnan+0x132>
 8008326:	3102      	adds	r1, #2
 8008328:	f8ca 1000 	str.w	r1, [sl]
 800832c:	f1bb 0f00 	cmp.w	fp, #0
 8008330:	d051      	beq.n	80083d6 <__hexnan+0x132>
 8008332:	454c      	cmp	r4, r9
 8008334:	d206      	bcs.n	8008344 <__hexnan+0xa0>
 8008336:	2d07      	cmp	r5, #7
 8008338:	dc04      	bgt.n	8008344 <__hexnan+0xa0>
 800833a:	462a      	mov	r2, r5
 800833c:	4649      	mov	r1, r9
 800833e:	4620      	mov	r0, r4
 8008340:	f7ff ff8a 	bl	8008258 <L_shift>
 8008344:	4544      	cmp	r4, r8
 8008346:	d936      	bls.n	80083b6 <__hexnan+0x112>
 8008348:	4623      	mov	r3, r4
 800834a:	f1a8 0204 	sub.w	r2, r8, #4
 800834e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008352:	429f      	cmp	r7, r3
 8008354:	f842 1f04 	str.w	r1, [r2, #4]!
 8008358:	d2f9      	bcs.n	800834e <__hexnan+0xaa>
 800835a:	1b3b      	subs	r3, r7, r4
 800835c:	f023 0303 	bic.w	r3, r3, #3
 8008360:	3304      	adds	r3, #4
 8008362:	3401      	adds	r4, #1
 8008364:	3e03      	subs	r6, #3
 8008366:	42b4      	cmp	r4, r6
 8008368:	bf88      	it	hi
 800836a:	2304      	movhi	r3, #4
 800836c:	2200      	movs	r2, #0
 800836e:	4443      	add	r3, r8
 8008370:	f843 2b04 	str.w	r2, [r3], #4
 8008374:	429f      	cmp	r7, r3
 8008376:	d2fb      	bcs.n	8008370 <__hexnan+0xcc>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	b91b      	cbnz	r3, 8008384 <__hexnan+0xe0>
 800837c:	4547      	cmp	r7, r8
 800837e:	d128      	bne.n	80083d2 <__hexnan+0x12e>
 8008380:	2301      	movs	r3, #1
 8008382:	603b      	str	r3, [r7, #0]
 8008384:	2005      	movs	r0, #5
 8008386:	b007      	add	sp, #28
 8008388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838c:	3501      	adds	r5, #1
 800838e:	2d08      	cmp	r5, #8
 8008390:	f10b 0b01 	add.w	fp, fp, #1
 8008394:	dd06      	ble.n	80083a4 <__hexnan+0x100>
 8008396:	4544      	cmp	r4, r8
 8008398:	d9c1      	bls.n	800831e <__hexnan+0x7a>
 800839a:	2300      	movs	r3, #0
 800839c:	2501      	movs	r5, #1
 800839e:	f844 3c04 	str.w	r3, [r4, #-4]
 80083a2:	3c04      	subs	r4, #4
 80083a4:	6822      	ldr	r2, [r4, #0]
 80083a6:	f000 000f 	and.w	r0, r0, #15
 80083aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80083ae:	6020      	str	r0, [r4, #0]
 80083b0:	e7b5      	b.n	800831e <__hexnan+0x7a>
 80083b2:	2508      	movs	r5, #8
 80083b4:	e7b3      	b.n	800831e <__hexnan+0x7a>
 80083b6:	9b01      	ldr	r3, [sp, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d0dd      	beq.n	8008378 <__hexnan+0xd4>
 80083bc:	f04f 32ff 	mov.w	r2, #4294967295
 80083c0:	f1c3 0320 	rsb	r3, r3, #32
 80083c4:	40da      	lsrs	r2, r3
 80083c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80083ca:	4013      	ands	r3, r2
 80083cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80083d0:	e7d2      	b.n	8008378 <__hexnan+0xd4>
 80083d2:	3f04      	subs	r7, #4
 80083d4:	e7d0      	b.n	8008378 <__hexnan+0xd4>
 80083d6:	2004      	movs	r0, #4
 80083d8:	e7d5      	b.n	8008386 <__hexnan+0xe2>

080083da <__ascii_mbtowc>:
 80083da:	b082      	sub	sp, #8
 80083dc:	b901      	cbnz	r1, 80083e0 <__ascii_mbtowc+0x6>
 80083de:	a901      	add	r1, sp, #4
 80083e0:	b142      	cbz	r2, 80083f4 <__ascii_mbtowc+0x1a>
 80083e2:	b14b      	cbz	r3, 80083f8 <__ascii_mbtowc+0x1e>
 80083e4:	7813      	ldrb	r3, [r2, #0]
 80083e6:	600b      	str	r3, [r1, #0]
 80083e8:	7812      	ldrb	r2, [r2, #0]
 80083ea:	1e10      	subs	r0, r2, #0
 80083ec:	bf18      	it	ne
 80083ee:	2001      	movne	r0, #1
 80083f0:	b002      	add	sp, #8
 80083f2:	4770      	bx	lr
 80083f4:	4610      	mov	r0, r2
 80083f6:	e7fb      	b.n	80083f0 <__ascii_mbtowc+0x16>
 80083f8:	f06f 0001 	mvn.w	r0, #1
 80083fc:	e7f8      	b.n	80083f0 <__ascii_mbtowc+0x16>

080083fe <_realloc_r>:
 80083fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008402:	4680      	mov	r8, r0
 8008404:	4615      	mov	r5, r2
 8008406:	460c      	mov	r4, r1
 8008408:	b921      	cbnz	r1, 8008414 <_realloc_r+0x16>
 800840a:	4611      	mov	r1, r2
 800840c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008410:	f7fd bea0 	b.w	8006154 <_malloc_r>
 8008414:	b92a      	cbnz	r2, 8008422 <_realloc_r+0x24>
 8008416:	f7fd fe2b 	bl	8006070 <_free_r>
 800841a:	2400      	movs	r4, #0
 800841c:	4620      	mov	r0, r4
 800841e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008422:	f000 f840 	bl	80084a6 <_malloc_usable_size_r>
 8008426:	4285      	cmp	r5, r0
 8008428:	4606      	mov	r6, r0
 800842a:	d802      	bhi.n	8008432 <_realloc_r+0x34>
 800842c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008430:	d8f4      	bhi.n	800841c <_realloc_r+0x1e>
 8008432:	4629      	mov	r1, r5
 8008434:	4640      	mov	r0, r8
 8008436:	f7fd fe8d 	bl	8006154 <_malloc_r>
 800843a:	4607      	mov	r7, r0
 800843c:	2800      	cmp	r0, #0
 800843e:	d0ec      	beq.n	800841a <_realloc_r+0x1c>
 8008440:	42b5      	cmp	r5, r6
 8008442:	462a      	mov	r2, r5
 8008444:	4621      	mov	r1, r4
 8008446:	bf28      	it	cs
 8008448:	4632      	movcs	r2, r6
 800844a:	f7fc ffae 	bl	80053aa <memcpy>
 800844e:	4621      	mov	r1, r4
 8008450:	4640      	mov	r0, r8
 8008452:	f7fd fe0d 	bl	8006070 <_free_r>
 8008456:	463c      	mov	r4, r7
 8008458:	e7e0      	b.n	800841c <_realloc_r+0x1e>

0800845a <__ascii_wctomb>:
 800845a:	4603      	mov	r3, r0
 800845c:	4608      	mov	r0, r1
 800845e:	b141      	cbz	r1, 8008472 <__ascii_wctomb+0x18>
 8008460:	2aff      	cmp	r2, #255	@ 0xff
 8008462:	d904      	bls.n	800846e <__ascii_wctomb+0x14>
 8008464:	228a      	movs	r2, #138	@ 0x8a
 8008466:	f04f 30ff 	mov.w	r0, #4294967295
 800846a:	601a      	str	r2, [r3, #0]
 800846c:	4770      	bx	lr
 800846e:	2001      	movs	r0, #1
 8008470:	700a      	strb	r2, [r1, #0]
 8008472:	4770      	bx	lr

08008474 <fiprintf>:
 8008474:	b40e      	push	{r1, r2, r3}
 8008476:	b503      	push	{r0, r1, lr}
 8008478:	4601      	mov	r1, r0
 800847a:	ab03      	add	r3, sp, #12
 800847c:	4805      	ldr	r0, [pc, #20]	@ (8008494 <fiprintf+0x20>)
 800847e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008482:	6800      	ldr	r0, [r0, #0]
 8008484:	9301      	str	r3, [sp, #4]
 8008486:	f000 f83d 	bl	8008504 <_vfiprintf_r>
 800848a:	b002      	add	sp, #8
 800848c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008490:	b003      	add	sp, #12
 8008492:	4770      	bx	lr
 8008494:	200000a8 	.word	0x200000a8

08008498 <abort>:
 8008498:	2006      	movs	r0, #6
 800849a:	b508      	push	{r3, lr}
 800849c:	f000 fa06 	bl	80088ac <raise>
 80084a0:	2001      	movs	r0, #1
 80084a2:	f7f9 fdbc 	bl	800201e <_exit>

080084a6 <_malloc_usable_size_r>:
 80084a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084aa:	1f18      	subs	r0, r3, #4
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	bfbc      	itt	lt
 80084b0:	580b      	ldrlt	r3, [r1, r0]
 80084b2:	18c0      	addlt	r0, r0, r3
 80084b4:	4770      	bx	lr

080084b6 <__sfputc_r>:
 80084b6:	6893      	ldr	r3, [r2, #8]
 80084b8:	b410      	push	{r4}
 80084ba:	3b01      	subs	r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	6093      	str	r3, [r2, #8]
 80084c0:	da07      	bge.n	80084d2 <__sfputc_r+0x1c>
 80084c2:	6994      	ldr	r4, [r2, #24]
 80084c4:	42a3      	cmp	r3, r4
 80084c6:	db01      	blt.n	80084cc <__sfputc_r+0x16>
 80084c8:	290a      	cmp	r1, #10
 80084ca:	d102      	bne.n	80084d2 <__sfputc_r+0x1c>
 80084cc:	bc10      	pop	{r4}
 80084ce:	f000 b931 	b.w	8008734 <__swbuf_r>
 80084d2:	6813      	ldr	r3, [r2, #0]
 80084d4:	1c58      	adds	r0, r3, #1
 80084d6:	6010      	str	r0, [r2, #0]
 80084d8:	7019      	strb	r1, [r3, #0]
 80084da:	4608      	mov	r0, r1
 80084dc:	bc10      	pop	{r4}
 80084de:	4770      	bx	lr

080084e0 <__sfputs_r>:
 80084e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e2:	4606      	mov	r6, r0
 80084e4:	460f      	mov	r7, r1
 80084e6:	4614      	mov	r4, r2
 80084e8:	18d5      	adds	r5, r2, r3
 80084ea:	42ac      	cmp	r4, r5
 80084ec:	d101      	bne.n	80084f2 <__sfputs_r+0x12>
 80084ee:	2000      	movs	r0, #0
 80084f0:	e007      	b.n	8008502 <__sfputs_r+0x22>
 80084f2:	463a      	mov	r2, r7
 80084f4:	4630      	mov	r0, r6
 80084f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fa:	f7ff ffdc 	bl	80084b6 <__sfputc_r>
 80084fe:	1c43      	adds	r3, r0, #1
 8008500:	d1f3      	bne.n	80084ea <__sfputs_r+0xa>
 8008502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008504 <_vfiprintf_r>:
 8008504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008508:	460d      	mov	r5, r1
 800850a:	4614      	mov	r4, r2
 800850c:	4698      	mov	r8, r3
 800850e:	4606      	mov	r6, r0
 8008510:	b09d      	sub	sp, #116	@ 0x74
 8008512:	b118      	cbz	r0, 800851c <_vfiprintf_r+0x18>
 8008514:	6a03      	ldr	r3, [r0, #32]
 8008516:	b90b      	cbnz	r3, 800851c <_vfiprintf_r+0x18>
 8008518:	f7fc fe06 	bl	8005128 <__sinit>
 800851c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800851e:	07d9      	lsls	r1, r3, #31
 8008520:	d405      	bmi.n	800852e <_vfiprintf_r+0x2a>
 8008522:	89ab      	ldrh	r3, [r5, #12]
 8008524:	059a      	lsls	r2, r3, #22
 8008526:	d402      	bmi.n	800852e <_vfiprintf_r+0x2a>
 8008528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800852a:	f7fc ff2e 	bl	800538a <__retarget_lock_acquire_recursive>
 800852e:	89ab      	ldrh	r3, [r5, #12]
 8008530:	071b      	lsls	r3, r3, #28
 8008532:	d501      	bpl.n	8008538 <_vfiprintf_r+0x34>
 8008534:	692b      	ldr	r3, [r5, #16]
 8008536:	b99b      	cbnz	r3, 8008560 <_vfiprintf_r+0x5c>
 8008538:	4629      	mov	r1, r5
 800853a:	4630      	mov	r0, r6
 800853c:	f000 f938 	bl	80087b0 <__swsetup_r>
 8008540:	b170      	cbz	r0, 8008560 <_vfiprintf_r+0x5c>
 8008542:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008544:	07dc      	lsls	r4, r3, #31
 8008546:	d504      	bpl.n	8008552 <_vfiprintf_r+0x4e>
 8008548:	f04f 30ff 	mov.w	r0, #4294967295
 800854c:	b01d      	add	sp, #116	@ 0x74
 800854e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008552:	89ab      	ldrh	r3, [r5, #12]
 8008554:	0598      	lsls	r0, r3, #22
 8008556:	d4f7      	bmi.n	8008548 <_vfiprintf_r+0x44>
 8008558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800855a:	f7fc ff17 	bl	800538c <__retarget_lock_release_recursive>
 800855e:	e7f3      	b.n	8008548 <_vfiprintf_r+0x44>
 8008560:	2300      	movs	r3, #0
 8008562:	9309      	str	r3, [sp, #36]	@ 0x24
 8008564:	2320      	movs	r3, #32
 8008566:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800856a:	2330      	movs	r3, #48	@ 0x30
 800856c:	f04f 0901 	mov.w	r9, #1
 8008570:	f8cd 800c 	str.w	r8, [sp, #12]
 8008574:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008720 <_vfiprintf_r+0x21c>
 8008578:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800857c:	4623      	mov	r3, r4
 800857e:	469a      	mov	sl, r3
 8008580:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008584:	b10a      	cbz	r2, 800858a <_vfiprintf_r+0x86>
 8008586:	2a25      	cmp	r2, #37	@ 0x25
 8008588:	d1f9      	bne.n	800857e <_vfiprintf_r+0x7a>
 800858a:	ebba 0b04 	subs.w	fp, sl, r4
 800858e:	d00b      	beq.n	80085a8 <_vfiprintf_r+0xa4>
 8008590:	465b      	mov	r3, fp
 8008592:	4622      	mov	r2, r4
 8008594:	4629      	mov	r1, r5
 8008596:	4630      	mov	r0, r6
 8008598:	f7ff ffa2 	bl	80084e0 <__sfputs_r>
 800859c:	3001      	adds	r0, #1
 800859e:	f000 80a7 	beq.w	80086f0 <_vfiprintf_r+0x1ec>
 80085a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a4:	445a      	add	r2, fp
 80085a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085a8:	f89a 3000 	ldrb.w	r3, [sl]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f000 809f 	beq.w	80086f0 <_vfiprintf_r+0x1ec>
 80085b2:	2300      	movs	r3, #0
 80085b4:	f04f 32ff 	mov.w	r2, #4294967295
 80085b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085bc:	f10a 0a01 	add.w	sl, sl, #1
 80085c0:	9304      	str	r3, [sp, #16]
 80085c2:	9307      	str	r3, [sp, #28]
 80085c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80085ca:	4654      	mov	r4, sl
 80085cc:	2205      	movs	r2, #5
 80085ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d2:	4853      	ldr	r0, [pc, #332]	@ (8008720 <_vfiprintf_r+0x21c>)
 80085d4:	f7fc fedb 	bl	800538e <memchr>
 80085d8:	9a04      	ldr	r2, [sp, #16]
 80085da:	b9d8      	cbnz	r0, 8008614 <_vfiprintf_r+0x110>
 80085dc:	06d1      	lsls	r1, r2, #27
 80085de:	bf44      	itt	mi
 80085e0:	2320      	movmi	r3, #32
 80085e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e6:	0713      	lsls	r3, r2, #28
 80085e8:	bf44      	itt	mi
 80085ea:	232b      	movmi	r3, #43	@ 0x2b
 80085ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085f0:	f89a 3000 	ldrb.w	r3, [sl]
 80085f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f6:	d015      	beq.n	8008624 <_vfiprintf_r+0x120>
 80085f8:	4654      	mov	r4, sl
 80085fa:	2000      	movs	r0, #0
 80085fc:	f04f 0c0a 	mov.w	ip, #10
 8008600:	9a07      	ldr	r2, [sp, #28]
 8008602:	4621      	mov	r1, r4
 8008604:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008608:	3b30      	subs	r3, #48	@ 0x30
 800860a:	2b09      	cmp	r3, #9
 800860c:	d94b      	bls.n	80086a6 <_vfiprintf_r+0x1a2>
 800860e:	b1b0      	cbz	r0, 800863e <_vfiprintf_r+0x13a>
 8008610:	9207      	str	r2, [sp, #28]
 8008612:	e014      	b.n	800863e <_vfiprintf_r+0x13a>
 8008614:	eba0 0308 	sub.w	r3, r0, r8
 8008618:	fa09 f303 	lsl.w	r3, r9, r3
 800861c:	4313      	orrs	r3, r2
 800861e:	46a2      	mov	sl, r4
 8008620:	9304      	str	r3, [sp, #16]
 8008622:	e7d2      	b.n	80085ca <_vfiprintf_r+0xc6>
 8008624:	9b03      	ldr	r3, [sp, #12]
 8008626:	1d19      	adds	r1, r3, #4
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	9103      	str	r1, [sp, #12]
 800862c:	2b00      	cmp	r3, #0
 800862e:	bfbb      	ittet	lt
 8008630:	425b      	neglt	r3, r3
 8008632:	f042 0202 	orrlt.w	r2, r2, #2
 8008636:	9307      	strge	r3, [sp, #28]
 8008638:	9307      	strlt	r3, [sp, #28]
 800863a:	bfb8      	it	lt
 800863c:	9204      	strlt	r2, [sp, #16]
 800863e:	7823      	ldrb	r3, [r4, #0]
 8008640:	2b2e      	cmp	r3, #46	@ 0x2e
 8008642:	d10a      	bne.n	800865a <_vfiprintf_r+0x156>
 8008644:	7863      	ldrb	r3, [r4, #1]
 8008646:	2b2a      	cmp	r3, #42	@ 0x2a
 8008648:	d132      	bne.n	80086b0 <_vfiprintf_r+0x1ac>
 800864a:	9b03      	ldr	r3, [sp, #12]
 800864c:	3402      	adds	r4, #2
 800864e:	1d1a      	adds	r2, r3, #4
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	9203      	str	r2, [sp, #12]
 8008654:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008658:	9305      	str	r3, [sp, #20]
 800865a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008724 <_vfiprintf_r+0x220>
 800865e:	2203      	movs	r2, #3
 8008660:	4650      	mov	r0, sl
 8008662:	7821      	ldrb	r1, [r4, #0]
 8008664:	f7fc fe93 	bl	800538e <memchr>
 8008668:	b138      	cbz	r0, 800867a <_vfiprintf_r+0x176>
 800866a:	2240      	movs	r2, #64	@ 0x40
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	eba0 000a 	sub.w	r0, r0, sl
 8008672:	4082      	lsls	r2, r0
 8008674:	4313      	orrs	r3, r2
 8008676:	3401      	adds	r4, #1
 8008678:	9304      	str	r3, [sp, #16]
 800867a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867e:	2206      	movs	r2, #6
 8008680:	4829      	ldr	r0, [pc, #164]	@ (8008728 <_vfiprintf_r+0x224>)
 8008682:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008686:	f7fc fe82 	bl	800538e <memchr>
 800868a:	2800      	cmp	r0, #0
 800868c:	d03f      	beq.n	800870e <_vfiprintf_r+0x20a>
 800868e:	4b27      	ldr	r3, [pc, #156]	@ (800872c <_vfiprintf_r+0x228>)
 8008690:	bb1b      	cbnz	r3, 80086da <_vfiprintf_r+0x1d6>
 8008692:	9b03      	ldr	r3, [sp, #12]
 8008694:	3307      	adds	r3, #7
 8008696:	f023 0307 	bic.w	r3, r3, #7
 800869a:	3308      	adds	r3, #8
 800869c:	9303      	str	r3, [sp, #12]
 800869e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a0:	443b      	add	r3, r7
 80086a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a4:	e76a      	b.n	800857c <_vfiprintf_r+0x78>
 80086a6:	460c      	mov	r4, r1
 80086a8:	2001      	movs	r0, #1
 80086aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ae:	e7a8      	b.n	8008602 <_vfiprintf_r+0xfe>
 80086b0:	2300      	movs	r3, #0
 80086b2:	f04f 0c0a 	mov.w	ip, #10
 80086b6:	4619      	mov	r1, r3
 80086b8:	3401      	adds	r4, #1
 80086ba:	9305      	str	r3, [sp, #20]
 80086bc:	4620      	mov	r0, r4
 80086be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c2:	3a30      	subs	r2, #48	@ 0x30
 80086c4:	2a09      	cmp	r2, #9
 80086c6:	d903      	bls.n	80086d0 <_vfiprintf_r+0x1cc>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d0c6      	beq.n	800865a <_vfiprintf_r+0x156>
 80086cc:	9105      	str	r1, [sp, #20]
 80086ce:	e7c4      	b.n	800865a <_vfiprintf_r+0x156>
 80086d0:	4604      	mov	r4, r0
 80086d2:	2301      	movs	r3, #1
 80086d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d8:	e7f0      	b.n	80086bc <_vfiprintf_r+0x1b8>
 80086da:	ab03      	add	r3, sp, #12
 80086dc:	9300      	str	r3, [sp, #0]
 80086de:	462a      	mov	r2, r5
 80086e0:	4630      	mov	r0, r6
 80086e2:	4b13      	ldr	r3, [pc, #76]	@ (8008730 <_vfiprintf_r+0x22c>)
 80086e4:	a904      	add	r1, sp, #16
 80086e6:	f7fb fec5 	bl	8004474 <_printf_float>
 80086ea:	4607      	mov	r7, r0
 80086ec:	1c78      	adds	r0, r7, #1
 80086ee:	d1d6      	bne.n	800869e <_vfiprintf_r+0x19a>
 80086f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086f2:	07d9      	lsls	r1, r3, #31
 80086f4:	d405      	bmi.n	8008702 <_vfiprintf_r+0x1fe>
 80086f6:	89ab      	ldrh	r3, [r5, #12]
 80086f8:	059a      	lsls	r2, r3, #22
 80086fa:	d402      	bmi.n	8008702 <_vfiprintf_r+0x1fe>
 80086fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086fe:	f7fc fe45 	bl	800538c <__retarget_lock_release_recursive>
 8008702:	89ab      	ldrh	r3, [r5, #12]
 8008704:	065b      	lsls	r3, r3, #25
 8008706:	f53f af1f 	bmi.w	8008548 <_vfiprintf_r+0x44>
 800870a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800870c:	e71e      	b.n	800854c <_vfiprintf_r+0x48>
 800870e:	ab03      	add	r3, sp, #12
 8008710:	9300      	str	r3, [sp, #0]
 8008712:	462a      	mov	r2, r5
 8008714:	4630      	mov	r0, r6
 8008716:	4b06      	ldr	r3, [pc, #24]	@ (8008730 <_vfiprintf_r+0x22c>)
 8008718:	a904      	add	r1, sp, #16
 800871a:	f7fc f949 	bl	80049b0 <_printf_i>
 800871e:	e7e4      	b.n	80086ea <_vfiprintf_r+0x1e6>
 8008720:	08009b59 	.word	0x08009b59
 8008724:	08009b5f 	.word	0x08009b5f
 8008728:	08009b63 	.word	0x08009b63
 800872c:	08004475 	.word	0x08004475
 8008730:	080084e1 	.word	0x080084e1

08008734 <__swbuf_r>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	460e      	mov	r6, r1
 8008738:	4614      	mov	r4, r2
 800873a:	4605      	mov	r5, r0
 800873c:	b118      	cbz	r0, 8008746 <__swbuf_r+0x12>
 800873e:	6a03      	ldr	r3, [r0, #32]
 8008740:	b90b      	cbnz	r3, 8008746 <__swbuf_r+0x12>
 8008742:	f7fc fcf1 	bl	8005128 <__sinit>
 8008746:	69a3      	ldr	r3, [r4, #24]
 8008748:	60a3      	str	r3, [r4, #8]
 800874a:	89a3      	ldrh	r3, [r4, #12]
 800874c:	071a      	lsls	r2, r3, #28
 800874e:	d501      	bpl.n	8008754 <__swbuf_r+0x20>
 8008750:	6923      	ldr	r3, [r4, #16]
 8008752:	b943      	cbnz	r3, 8008766 <__swbuf_r+0x32>
 8008754:	4621      	mov	r1, r4
 8008756:	4628      	mov	r0, r5
 8008758:	f000 f82a 	bl	80087b0 <__swsetup_r>
 800875c:	b118      	cbz	r0, 8008766 <__swbuf_r+0x32>
 800875e:	f04f 37ff 	mov.w	r7, #4294967295
 8008762:	4638      	mov	r0, r7
 8008764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008766:	6823      	ldr	r3, [r4, #0]
 8008768:	6922      	ldr	r2, [r4, #16]
 800876a:	b2f6      	uxtb	r6, r6
 800876c:	1a98      	subs	r0, r3, r2
 800876e:	6963      	ldr	r3, [r4, #20]
 8008770:	4637      	mov	r7, r6
 8008772:	4283      	cmp	r3, r0
 8008774:	dc05      	bgt.n	8008782 <__swbuf_r+0x4e>
 8008776:	4621      	mov	r1, r4
 8008778:	4628      	mov	r0, r5
 800877a:	f7ff fa73 	bl	8007c64 <_fflush_r>
 800877e:	2800      	cmp	r0, #0
 8008780:	d1ed      	bne.n	800875e <__swbuf_r+0x2a>
 8008782:	68a3      	ldr	r3, [r4, #8]
 8008784:	3b01      	subs	r3, #1
 8008786:	60a3      	str	r3, [r4, #8]
 8008788:	6823      	ldr	r3, [r4, #0]
 800878a:	1c5a      	adds	r2, r3, #1
 800878c:	6022      	str	r2, [r4, #0]
 800878e:	701e      	strb	r6, [r3, #0]
 8008790:	6962      	ldr	r2, [r4, #20]
 8008792:	1c43      	adds	r3, r0, #1
 8008794:	429a      	cmp	r2, r3
 8008796:	d004      	beq.n	80087a2 <__swbuf_r+0x6e>
 8008798:	89a3      	ldrh	r3, [r4, #12]
 800879a:	07db      	lsls	r3, r3, #31
 800879c:	d5e1      	bpl.n	8008762 <__swbuf_r+0x2e>
 800879e:	2e0a      	cmp	r6, #10
 80087a0:	d1df      	bne.n	8008762 <__swbuf_r+0x2e>
 80087a2:	4621      	mov	r1, r4
 80087a4:	4628      	mov	r0, r5
 80087a6:	f7ff fa5d 	bl	8007c64 <_fflush_r>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	d0d9      	beq.n	8008762 <__swbuf_r+0x2e>
 80087ae:	e7d6      	b.n	800875e <__swbuf_r+0x2a>

080087b0 <__swsetup_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4b29      	ldr	r3, [pc, #164]	@ (8008858 <__swsetup_r+0xa8>)
 80087b4:	4605      	mov	r5, r0
 80087b6:	6818      	ldr	r0, [r3, #0]
 80087b8:	460c      	mov	r4, r1
 80087ba:	b118      	cbz	r0, 80087c4 <__swsetup_r+0x14>
 80087bc:	6a03      	ldr	r3, [r0, #32]
 80087be:	b90b      	cbnz	r3, 80087c4 <__swsetup_r+0x14>
 80087c0:	f7fc fcb2 	bl	8005128 <__sinit>
 80087c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c8:	0719      	lsls	r1, r3, #28
 80087ca:	d422      	bmi.n	8008812 <__swsetup_r+0x62>
 80087cc:	06da      	lsls	r2, r3, #27
 80087ce:	d407      	bmi.n	80087e0 <__swsetup_r+0x30>
 80087d0:	2209      	movs	r2, #9
 80087d2:	602a      	str	r2, [r5, #0]
 80087d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	e033      	b.n	8008848 <__swsetup_r+0x98>
 80087e0:	0758      	lsls	r0, r3, #29
 80087e2:	d512      	bpl.n	800880a <__swsetup_r+0x5a>
 80087e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087e6:	b141      	cbz	r1, 80087fa <__swsetup_r+0x4a>
 80087e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087ec:	4299      	cmp	r1, r3
 80087ee:	d002      	beq.n	80087f6 <__swsetup_r+0x46>
 80087f0:	4628      	mov	r0, r5
 80087f2:	f7fd fc3d 	bl	8006070 <_free_r>
 80087f6:	2300      	movs	r3, #0
 80087f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80087fa:	89a3      	ldrh	r3, [r4, #12]
 80087fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008800:	81a3      	strh	r3, [r4, #12]
 8008802:	2300      	movs	r3, #0
 8008804:	6063      	str	r3, [r4, #4]
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	f043 0308 	orr.w	r3, r3, #8
 8008810:	81a3      	strh	r3, [r4, #12]
 8008812:	6923      	ldr	r3, [r4, #16]
 8008814:	b94b      	cbnz	r3, 800882a <__swsetup_r+0x7a>
 8008816:	89a3      	ldrh	r3, [r4, #12]
 8008818:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800881c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008820:	d003      	beq.n	800882a <__swsetup_r+0x7a>
 8008822:	4621      	mov	r1, r4
 8008824:	4628      	mov	r0, r5
 8008826:	f000 f882 	bl	800892e <__smakebuf_r>
 800882a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800882e:	f013 0201 	ands.w	r2, r3, #1
 8008832:	d00a      	beq.n	800884a <__swsetup_r+0x9a>
 8008834:	2200      	movs	r2, #0
 8008836:	60a2      	str	r2, [r4, #8]
 8008838:	6962      	ldr	r2, [r4, #20]
 800883a:	4252      	negs	r2, r2
 800883c:	61a2      	str	r2, [r4, #24]
 800883e:	6922      	ldr	r2, [r4, #16]
 8008840:	b942      	cbnz	r2, 8008854 <__swsetup_r+0xa4>
 8008842:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008846:	d1c5      	bne.n	80087d4 <__swsetup_r+0x24>
 8008848:	bd38      	pop	{r3, r4, r5, pc}
 800884a:	0799      	lsls	r1, r3, #30
 800884c:	bf58      	it	pl
 800884e:	6962      	ldrpl	r2, [r4, #20]
 8008850:	60a2      	str	r2, [r4, #8]
 8008852:	e7f4      	b.n	800883e <__swsetup_r+0x8e>
 8008854:	2000      	movs	r0, #0
 8008856:	e7f7      	b.n	8008848 <__swsetup_r+0x98>
 8008858:	200000a8 	.word	0x200000a8

0800885c <_raise_r>:
 800885c:	291f      	cmp	r1, #31
 800885e:	b538      	push	{r3, r4, r5, lr}
 8008860:	4605      	mov	r5, r0
 8008862:	460c      	mov	r4, r1
 8008864:	d904      	bls.n	8008870 <_raise_r+0x14>
 8008866:	2316      	movs	r3, #22
 8008868:	6003      	str	r3, [r0, #0]
 800886a:	f04f 30ff 	mov.w	r0, #4294967295
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008872:	b112      	cbz	r2, 800887a <_raise_r+0x1e>
 8008874:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008878:	b94b      	cbnz	r3, 800888e <_raise_r+0x32>
 800887a:	4628      	mov	r0, r5
 800887c:	f000 f830 	bl	80088e0 <_getpid_r>
 8008880:	4622      	mov	r2, r4
 8008882:	4601      	mov	r1, r0
 8008884:	4628      	mov	r0, r5
 8008886:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800888a:	f000 b817 	b.w	80088bc <_kill_r>
 800888e:	2b01      	cmp	r3, #1
 8008890:	d00a      	beq.n	80088a8 <_raise_r+0x4c>
 8008892:	1c59      	adds	r1, r3, #1
 8008894:	d103      	bne.n	800889e <_raise_r+0x42>
 8008896:	2316      	movs	r3, #22
 8008898:	6003      	str	r3, [r0, #0]
 800889a:	2001      	movs	r0, #1
 800889c:	e7e7      	b.n	800886e <_raise_r+0x12>
 800889e:	2100      	movs	r1, #0
 80088a0:	4620      	mov	r0, r4
 80088a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80088a6:	4798      	blx	r3
 80088a8:	2000      	movs	r0, #0
 80088aa:	e7e0      	b.n	800886e <_raise_r+0x12>

080088ac <raise>:
 80088ac:	4b02      	ldr	r3, [pc, #8]	@ (80088b8 <raise+0xc>)
 80088ae:	4601      	mov	r1, r0
 80088b0:	6818      	ldr	r0, [r3, #0]
 80088b2:	f7ff bfd3 	b.w	800885c <_raise_r>
 80088b6:	bf00      	nop
 80088b8:	200000a8 	.word	0x200000a8

080088bc <_kill_r>:
 80088bc:	b538      	push	{r3, r4, r5, lr}
 80088be:	2300      	movs	r3, #0
 80088c0:	4d06      	ldr	r5, [pc, #24]	@ (80088dc <_kill_r+0x20>)
 80088c2:	4604      	mov	r4, r0
 80088c4:	4608      	mov	r0, r1
 80088c6:	4611      	mov	r1, r2
 80088c8:	602b      	str	r3, [r5, #0]
 80088ca:	f7f9 fb98 	bl	8001ffe <_kill>
 80088ce:	1c43      	adds	r3, r0, #1
 80088d0:	d102      	bne.n	80088d8 <_kill_r+0x1c>
 80088d2:	682b      	ldr	r3, [r5, #0]
 80088d4:	b103      	cbz	r3, 80088d8 <_kill_r+0x1c>
 80088d6:	6023      	str	r3, [r4, #0]
 80088d8:	bd38      	pop	{r3, r4, r5, pc}
 80088da:	bf00      	nop
 80088dc:	200008ac 	.word	0x200008ac

080088e0 <_getpid_r>:
 80088e0:	f7f9 bb86 	b.w	8001ff0 <_getpid>

080088e4 <__swhatbuf_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	460c      	mov	r4, r1
 80088e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ec:	4615      	mov	r5, r2
 80088ee:	2900      	cmp	r1, #0
 80088f0:	461e      	mov	r6, r3
 80088f2:	b096      	sub	sp, #88	@ 0x58
 80088f4:	da0c      	bge.n	8008910 <__swhatbuf_r+0x2c>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	2100      	movs	r1, #0
 80088fa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088fe:	bf14      	ite	ne
 8008900:	2340      	movne	r3, #64	@ 0x40
 8008902:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008906:	2000      	movs	r0, #0
 8008908:	6031      	str	r1, [r6, #0]
 800890a:	602b      	str	r3, [r5, #0]
 800890c:	b016      	add	sp, #88	@ 0x58
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	466a      	mov	r2, sp
 8008912:	f000 f849 	bl	80089a8 <_fstat_r>
 8008916:	2800      	cmp	r0, #0
 8008918:	dbed      	blt.n	80088f6 <__swhatbuf_r+0x12>
 800891a:	9901      	ldr	r1, [sp, #4]
 800891c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008920:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008924:	4259      	negs	r1, r3
 8008926:	4159      	adcs	r1, r3
 8008928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800892c:	e7eb      	b.n	8008906 <__swhatbuf_r+0x22>

0800892e <__smakebuf_r>:
 800892e:	898b      	ldrh	r3, [r1, #12]
 8008930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008932:	079d      	lsls	r5, r3, #30
 8008934:	4606      	mov	r6, r0
 8008936:	460c      	mov	r4, r1
 8008938:	d507      	bpl.n	800894a <__smakebuf_r+0x1c>
 800893a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800893e:	6023      	str	r3, [r4, #0]
 8008940:	6123      	str	r3, [r4, #16]
 8008942:	2301      	movs	r3, #1
 8008944:	6163      	str	r3, [r4, #20]
 8008946:	b003      	add	sp, #12
 8008948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800894a:	466a      	mov	r2, sp
 800894c:	ab01      	add	r3, sp, #4
 800894e:	f7ff ffc9 	bl	80088e4 <__swhatbuf_r>
 8008952:	9f00      	ldr	r7, [sp, #0]
 8008954:	4605      	mov	r5, r0
 8008956:	4639      	mov	r1, r7
 8008958:	4630      	mov	r0, r6
 800895a:	f7fd fbfb 	bl	8006154 <_malloc_r>
 800895e:	b948      	cbnz	r0, 8008974 <__smakebuf_r+0x46>
 8008960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008964:	059a      	lsls	r2, r3, #22
 8008966:	d4ee      	bmi.n	8008946 <__smakebuf_r+0x18>
 8008968:	f023 0303 	bic.w	r3, r3, #3
 800896c:	f043 0302 	orr.w	r3, r3, #2
 8008970:	81a3      	strh	r3, [r4, #12]
 8008972:	e7e2      	b.n	800893a <__smakebuf_r+0xc>
 8008974:	89a3      	ldrh	r3, [r4, #12]
 8008976:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800897a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800897e:	81a3      	strh	r3, [r4, #12]
 8008980:	9b01      	ldr	r3, [sp, #4]
 8008982:	6020      	str	r0, [r4, #0]
 8008984:	b15b      	cbz	r3, 800899e <__smakebuf_r+0x70>
 8008986:	4630      	mov	r0, r6
 8008988:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800898c:	f000 f81e 	bl	80089cc <_isatty_r>
 8008990:	b128      	cbz	r0, 800899e <__smakebuf_r+0x70>
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	f023 0303 	bic.w	r3, r3, #3
 8008998:	f043 0301 	orr.w	r3, r3, #1
 800899c:	81a3      	strh	r3, [r4, #12]
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	431d      	orrs	r5, r3
 80089a2:	81a5      	strh	r5, [r4, #12]
 80089a4:	e7cf      	b.n	8008946 <__smakebuf_r+0x18>
	...

080089a8 <_fstat_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	2300      	movs	r3, #0
 80089ac:	4d06      	ldr	r5, [pc, #24]	@ (80089c8 <_fstat_r+0x20>)
 80089ae:	4604      	mov	r4, r0
 80089b0:	4608      	mov	r0, r1
 80089b2:	4611      	mov	r1, r2
 80089b4:	602b      	str	r3, [r5, #0]
 80089b6:	f7f9 fb81 	bl	80020bc <_fstat>
 80089ba:	1c43      	adds	r3, r0, #1
 80089bc:	d102      	bne.n	80089c4 <_fstat_r+0x1c>
 80089be:	682b      	ldr	r3, [r5, #0]
 80089c0:	b103      	cbz	r3, 80089c4 <_fstat_r+0x1c>
 80089c2:	6023      	str	r3, [r4, #0]
 80089c4:	bd38      	pop	{r3, r4, r5, pc}
 80089c6:	bf00      	nop
 80089c8:	200008ac 	.word	0x200008ac

080089cc <_isatty_r>:
 80089cc:	b538      	push	{r3, r4, r5, lr}
 80089ce:	2300      	movs	r3, #0
 80089d0:	4d05      	ldr	r5, [pc, #20]	@ (80089e8 <_isatty_r+0x1c>)
 80089d2:	4604      	mov	r4, r0
 80089d4:	4608      	mov	r0, r1
 80089d6:	602b      	str	r3, [r5, #0]
 80089d8:	f7f9 fb7f 	bl	80020da <_isatty>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_isatty_r+0x1a>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_isatty_r+0x1a>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	200008ac 	.word	0x200008ac

080089ec <atan2>:
 80089ec:	f000 ba90 	b.w	8008f10 <__ieee754_atan2>

080089f0 <sqrt>:
 80089f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f2:	4606      	mov	r6, r0
 80089f4:	460f      	mov	r7, r1
 80089f6:	f000 f9b3 	bl	8008d60 <__ieee754_sqrt>
 80089fa:	4632      	mov	r2, r6
 80089fc:	4604      	mov	r4, r0
 80089fe:	460d      	mov	r5, r1
 8008a00:	463b      	mov	r3, r7
 8008a02:	4630      	mov	r0, r6
 8008a04:	4639      	mov	r1, r7
 8008a06:	f7f8 f801 	bl	8000a0c <__aeabi_dcmpun>
 8008a0a:	b990      	cbnz	r0, 8008a32 <sqrt+0x42>
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	2300      	movs	r3, #0
 8008a10:	4630      	mov	r0, r6
 8008a12:	4639      	mov	r1, r7
 8008a14:	f7f7 ffd2 	bl	80009bc <__aeabi_dcmplt>
 8008a18:	b158      	cbz	r0, 8008a32 <sqrt+0x42>
 8008a1a:	f7fc fc8b 	bl	8005334 <__errno>
 8008a1e:	2321      	movs	r3, #33	@ 0x21
 8008a20:	2200      	movs	r2, #0
 8008a22:	6003      	str	r3, [r0, #0]
 8008a24:	2300      	movs	r3, #0
 8008a26:	4610      	mov	r0, r2
 8008a28:	4619      	mov	r1, r3
 8008a2a:	f7f7 fe7f 	bl	800072c <__aeabi_ddiv>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	460d      	mov	r5, r1
 8008a32:	4620      	mov	r0, r4
 8008a34:	4629      	mov	r1, r5
 8008a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a38 <atan>:
 8008a38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a3c:	4bbc      	ldr	r3, [pc, #752]	@ (8008d30 <atan+0x2f8>)
 8008a3e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8008a42:	429e      	cmp	r6, r3
 8008a44:	4604      	mov	r4, r0
 8008a46:	460d      	mov	r5, r1
 8008a48:	468b      	mov	fp, r1
 8008a4a:	d918      	bls.n	8008a7e <atan+0x46>
 8008a4c:	4bb9      	ldr	r3, [pc, #740]	@ (8008d34 <atan+0x2fc>)
 8008a4e:	429e      	cmp	r6, r3
 8008a50:	d801      	bhi.n	8008a56 <atan+0x1e>
 8008a52:	d109      	bne.n	8008a68 <atan+0x30>
 8008a54:	b140      	cbz	r0, 8008a68 <atan+0x30>
 8008a56:	4622      	mov	r2, r4
 8008a58:	462b      	mov	r3, r5
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	4629      	mov	r1, r5
 8008a5e:	f7f7 fb85 	bl	800016c <__adddf3>
 8008a62:	4604      	mov	r4, r0
 8008a64:	460d      	mov	r5, r1
 8008a66:	e006      	b.n	8008a76 <atan+0x3e>
 8008a68:	f1bb 0f00 	cmp.w	fp, #0
 8008a6c:	f340 8123 	ble.w	8008cb6 <atan+0x27e>
 8008a70:	a593      	add	r5, pc, #588	@ (adr r5, 8008cc0 <atan+0x288>)
 8008a72:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008a76:	4620      	mov	r0, r4
 8008a78:	4629      	mov	r1, r5
 8008a7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7e:	4bae      	ldr	r3, [pc, #696]	@ (8008d38 <atan+0x300>)
 8008a80:	429e      	cmp	r6, r3
 8008a82:	d811      	bhi.n	8008aa8 <atan+0x70>
 8008a84:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8008a88:	429e      	cmp	r6, r3
 8008a8a:	d80a      	bhi.n	8008aa2 <atan+0x6a>
 8008a8c:	a38e      	add	r3, pc, #568	@ (adr r3, 8008cc8 <atan+0x290>)
 8008a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a92:	f7f7 fb6b 	bl	800016c <__adddf3>
 8008a96:	2200      	movs	r2, #0
 8008a98:	4ba8      	ldr	r3, [pc, #672]	@ (8008d3c <atan+0x304>)
 8008a9a:	f7f7 ffad 	bl	80009f8 <__aeabi_dcmpgt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d1e9      	bne.n	8008a76 <atan+0x3e>
 8008aa2:	f04f 3aff 	mov.w	sl, #4294967295
 8008aa6:	e027      	b.n	8008af8 <atan+0xc0>
 8008aa8:	f000 f956 	bl	8008d58 <fabs>
 8008aac:	4ba4      	ldr	r3, [pc, #656]	@ (8008d40 <atan+0x308>)
 8008aae:	4604      	mov	r4, r0
 8008ab0:	429e      	cmp	r6, r3
 8008ab2:	460d      	mov	r5, r1
 8008ab4:	f200 80b8 	bhi.w	8008c28 <atan+0x1f0>
 8008ab8:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8008abc:	429e      	cmp	r6, r3
 8008abe:	f200 809c 	bhi.w	8008bfa <atan+0x1c2>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	f7f7 fb51 	bl	800016c <__adddf3>
 8008aca:	2200      	movs	r2, #0
 8008acc:	4b9b      	ldr	r3, [pc, #620]	@ (8008d3c <atan+0x304>)
 8008ace:	f7f7 fb4b 	bl	8000168 <__aeabi_dsub>
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	460f      	mov	r7, r1
 8008ad8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008adc:	4620      	mov	r0, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	f7f7 fb44 	bl	800016c <__adddf3>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	4630      	mov	r0, r6
 8008aea:	4639      	mov	r1, r7
 8008aec:	f7f7 fe1e 	bl	800072c <__aeabi_ddiv>
 8008af0:	f04f 0a00 	mov.w	sl, #0
 8008af4:	4604      	mov	r4, r0
 8008af6:	460d      	mov	r5, r1
 8008af8:	4622      	mov	r2, r4
 8008afa:	462b      	mov	r3, r5
 8008afc:	4620      	mov	r0, r4
 8008afe:	4629      	mov	r1, r5
 8008b00:	f7f7 fcea 	bl	80004d8 <__aeabi_dmul>
 8008b04:	4602      	mov	r2, r0
 8008b06:	460b      	mov	r3, r1
 8008b08:	4680      	mov	r8, r0
 8008b0a:	4689      	mov	r9, r1
 8008b0c:	f7f7 fce4 	bl	80004d8 <__aeabi_dmul>
 8008b10:	a36f      	add	r3, pc, #444	@ (adr r3, 8008cd0 <atan+0x298>)
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	4606      	mov	r6, r0
 8008b18:	460f      	mov	r7, r1
 8008b1a:	f7f7 fcdd 	bl	80004d8 <__aeabi_dmul>
 8008b1e:	a36e      	add	r3, pc, #440	@ (adr r3, 8008cd8 <atan+0x2a0>)
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	f7f7 fb22 	bl	800016c <__adddf3>
 8008b28:	4632      	mov	r2, r6
 8008b2a:	463b      	mov	r3, r7
 8008b2c:	f7f7 fcd4 	bl	80004d8 <__aeabi_dmul>
 8008b30:	a36b      	add	r3, pc, #428	@ (adr r3, 8008ce0 <atan+0x2a8>)
 8008b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b36:	f7f7 fb19 	bl	800016c <__adddf3>
 8008b3a:	4632      	mov	r2, r6
 8008b3c:	463b      	mov	r3, r7
 8008b3e:	f7f7 fccb 	bl	80004d8 <__aeabi_dmul>
 8008b42:	a369      	add	r3, pc, #420	@ (adr r3, 8008ce8 <atan+0x2b0>)
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f7f7 fb10 	bl	800016c <__adddf3>
 8008b4c:	4632      	mov	r2, r6
 8008b4e:	463b      	mov	r3, r7
 8008b50:	f7f7 fcc2 	bl	80004d8 <__aeabi_dmul>
 8008b54:	a366      	add	r3, pc, #408	@ (adr r3, 8008cf0 <atan+0x2b8>)
 8008b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5a:	f7f7 fb07 	bl	800016c <__adddf3>
 8008b5e:	4632      	mov	r2, r6
 8008b60:	463b      	mov	r3, r7
 8008b62:	f7f7 fcb9 	bl	80004d8 <__aeabi_dmul>
 8008b66:	a364      	add	r3, pc, #400	@ (adr r3, 8008cf8 <atan+0x2c0>)
 8008b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6c:	f7f7 fafe 	bl	800016c <__adddf3>
 8008b70:	4642      	mov	r2, r8
 8008b72:	464b      	mov	r3, r9
 8008b74:	f7f7 fcb0 	bl	80004d8 <__aeabi_dmul>
 8008b78:	a361      	add	r3, pc, #388	@ (adr r3, 8008d00 <atan+0x2c8>)
 8008b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7e:	4680      	mov	r8, r0
 8008b80:	4689      	mov	r9, r1
 8008b82:	4630      	mov	r0, r6
 8008b84:	4639      	mov	r1, r7
 8008b86:	f7f7 fca7 	bl	80004d8 <__aeabi_dmul>
 8008b8a:	a35f      	add	r3, pc, #380	@ (adr r3, 8008d08 <atan+0x2d0>)
 8008b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b90:	f7f7 faea 	bl	8000168 <__aeabi_dsub>
 8008b94:	4632      	mov	r2, r6
 8008b96:	463b      	mov	r3, r7
 8008b98:	f7f7 fc9e 	bl	80004d8 <__aeabi_dmul>
 8008b9c:	a35c      	add	r3, pc, #368	@ (adr r3, 8008d10 <atan+0x2d8>)
 8008b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba2:	f7f7 fae1 	bl	8000168 <__aeabi_dsub>
 8008ba6:	4632      	mov	r2, r6
 8008ba8:	463b      	mov	r3, r7
 8008baa:	f7f7 fc95 	bl	80004d8 <__aeabi_dmul>
 8008bae:	a35a      	add	r3, pc, #360	@ (adr r3, 8008d18 <atan+0x2e0>)
 8008bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb4:	f7f7 fad8 	bl	8000168 <__aeabi_dsub>
 8008bb8:	4632      	mov	r2, r6
 8008bba:	463b      	mov	r3, r7
 8008bbc:	f7f7 fc8c 	bl	80004d8 <__aeabi_dmul>
 8008bc0:	a357      	add	r3, pc, #348	@ (adr r3, 8008d20 <atan+0x2e8>)
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	f7f7 facf 	bl	8000168 <__aeabi_dsub>
 8008bca:	4632      	mov	r2, r6
 8008bcc:	463b      	mov	r3, r7
 8008bce:	f7f7 fc83 	bl	80004d8 <__aeabi_dmul>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	4649      	mov	r1, r9
 8008bda:	f7f7 fac7 	bl	800016c <__adddf3>
 8008bde:	4622      	mov	r2, r4
 8008be0:	462b      	mov	r3, r5
 8008be2:	f7f7 fc79 	bl	80004d8 <__aeabi_dmul>
 8008be6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008bea:	4602      	mov	r2, r0
 8008bec:	460b      	mov	r3, r1
 8008bee:	d144      	bne.n	8008c7a <atan+0x242>
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	4629      	mov	r1, r5
 8008bf4:	f7f7 fab8 	bl	8000168 <__aeabi_dsub>
 8008bf8:	e733      	b.n	8008a62 <atan+0x2a>
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8008d3c <atan+0x304>)
 8008bfe:	f7f7 fab3 	bl	8000168 <__aeabi_dsub>
 8008c02:	2200      	movs	r2, #0
 8008c04:	4606      	mov	r6, r0
 8008c06:	460f      	mov	r7, r1
 8008c08:	4620      	mov	r0, r4
 8008c0a:	4629      	mov	r1, r5
 8008c0c:	4b4b      	ldr	r3, [pc, #300]	@ (8008d3c <atan+0x304>)
 8008c0e:	f7f7 faad 	bl	800016c <__adddf3>
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	4630      	mov	r0, r6
 8008c18:	4639      	mov	r1, r7
 8008c1a:	f7f7 fd87 	bl	800072c <__aeabi_ddiv>
 8008c1e:	f04f 0a01 	mov.w	sl, #1
 8008c22:	4604      	mov	r4, r0
 8008c24:	460d      	mov	r5, r1
 8008c26:	e767      	b.n	8008af8 <atan+0xc0>
 8008c28:	4b46      	ldr	r3, [pc, #280]	@ (8008d44 <atan+0x30c>)
 8008c2a:	429e      	cmp	r6, r3
 8008c2c:	d21a      	bcs.n	8008c64 <atan+0x22c>
 8008c2e:	2200      	movs	r2, #0
 8008c30:	4b45      	ldr	r3, [pc, #276]	@ (8008d48 <atan+0x310>)
 8008c32:	f7f7 fa99 	bl	8000168 <__aeabi_dsub>
 8008c36:	2200      	movs	r2, #0
 8008c38:	4606      	mov	r6, r0
 8008c3a:	460f      	mov	r7, r1
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	4629      	mov	r1, r5
 8008c40:	4b41      	ldr	r3, [pc, #260]	@ (8008d48 <atan+0x310>)
 8008c42:	f7f7 fc49 	bl	80004d8 <__aeabi_dmul>
 8008c46:	2200      	movs	r2, #0
 8008c48:	4b3c      	ldr	r3, [pc, #240]	@ (8008d3c <atan+0x304>)
 8008c4a:	f7f7 fa8f 	bl	800016c <__adddf3>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	460b      	mov	r3, r1
 8008c52:	4630      	mov	r0, r6
 8008c54:	4639      	mov	r1, r7
 8008c56:	f7f7 fd69 	bl	800072c <__aeabi_ddiv>
 8008c5a:	f04f 0a02 	mov.w	sl, #2
 8008c5e:	4604      	mov	r4, r0
 8008c60:	460d      	mov	r5, r1
 8008c62:	e749      	b.n	8008af8 <atan+0xc0>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4938      	ldr	r1, [pc, #224]	@ (8008d4c <atan+0x314>)
 8008c6c:	f7f7 fd5e 	bl	800072c <__aeabi_ddiv>
 8008c70:	f04f 0a03 	mov.w	sl, #3
 8008c74:	4604      	mov	r4, r0
 8008c76:	460d      	mov	r5, r1
 8008c78:	e73e      	b.n	8008af8 <atan+0xc0>
 8008c7a:	4b35      	ldr	r3, [pc, #212]	@ (8008d50 <atan+0x318>)
 8008c7c:	4e35      	ldr	r6, [pc, #212]	@ (8008d54 <atan+0x31c>)
 8008c7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c86:	f7f7 fa6f 	bl	8000168 <__aeabi_dsub>
 8008c8a:	4622      	mov	r2, r4
 8008c8c:	462b      	mov	r3, r5
 8008c8e:	f7f7 fa6b 	bl	8000168 <__aeabi_dsub>
 8008c92:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008c96:	4602      	mov	r2, r0
 8008c98:	460b      	mov	r3, r1
 8008c9a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008c9e:	f7f7 fa63 	bl	8000168 <__aeabi_dsub>
 8008ca2:	f1bb 0f00 	cmp.w	fp, #0
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	460d      	mov	r5, r1
 8008caa:	f6bf aee4 	bge.w	8008a76 <atan+0x3e>
 8008cae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008cb2:	461d      	mov	r5, r3
 8008cb4:	e6df      	b.n	8008a76 <atan+0x3e>
 8008cb6:	a51c      	add	r5, pc, #112	@ (adr r5, 8008d28 <atan+0x2f0>)
 8008cb8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008cbc:	e6db      	b.n	8008a76 <atan+0x3e>
 8008cbe:	bf00      	nop
 8008cc0:	54442d18 	.word	0x54442d18
 8008cc4:	3ff921fb 	.word	0x3ff921fb
 8008cc8:	8800759c 	.word	0x8800759c
 8008ccc:	7e37e43c 	.word	0x7e37e43c
 8008cd0:	e322da11 	.word	0xe322da11
 8008cd4:	3f90ad3a 	.word	0x3f90ad3a
 8008cd8:	24760deb 	.word	0x24760deb
 8008cdc:	3fa97b4b 	.word	0x3fa97b4b
 8008ce0:	a0d03d51 	.word	0xa0d03d51
 8008ce4:	3fb10d66 	.word	0x3fb10d66
 8008ce8:	c54c206e 	.word	0xc54c206e
 8008cec:	3fb745cd 	.word	0x3fb745cd
 8008cf0:	920083ff 	.word	0x920083ff
 8008cf4:	3fc24924 	.word	0x3fc24924
 8008cf8:	5555550d 	.word	0x5555550d
 8008cfc:	3fd55555 	.word	0x3fd55555
 8008d00:	2c6a6c2f 	.word	0x2c6a6c2f
 8008d04:	bfa2b444 	.word	0xbfa2b444
 8008d08:	52defd9a 	.word	0x52defd9a
 8008d0c:	3fadde2d 	.word	0x3fadde2d
 8008d10:	af749a6d 	.word	0xaf749a6d
 8008d14:	3fb3b0f2 	.word	0x3fb3b0f2
 8008d18:	fe231671 	.word	0xfe231671
 8008d1c:	3fbc71c6 	.word	0x3fbc71c6
 8008d20:	9998ebc4 	.word	0x9998ebc4
 8008d24:	3fc99999 	.word	0x3fc99999
 8008d28:	54442d18 	.word	0x54442d18
 8008d2c:	bff921fb 	.word	0xbff921fb
 8008d30:	440fffff 	.word	0x440fffff
 8008d34:	7ff00000 	.word	0x7ff00000
 8008d38:	3fdbffff 	.word	0x3fdbffff
 8008d3c:	3ff00000 	.word	0x3ff00000
 8008d40:	3ff2ffff 	.word	0x3ff2ffff
 8008d44:	40038000 	.word	0x40038000
 8008d48:	3ff80000 	.word	0x3ff80000
 8008d4c:	bff00000 	.word	0xbff00000
 8008d50:	08009c10 	.word	0x08009c10
 8008d54:	08009c30 	.word	0x08009c30

08008d58 <fabs>:
 8008d58:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	4770      	bx	lr

08008d60 <__ieee754_sqrt>:
 8008d60:	4a67      	ldr	r2, [pc, #412]	@ (8008f00 <__ieee754_sqrt+0x1a0>)
 8008d62:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d66:	438a      	bics	r2, r1
 8008d68:	4606      	mov	r6, r0
 8008d6a:	460f      	mov	r7, r1
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4604      	mov	r4, r0
 8008d70:	d10e      	bne.n	8008d90 <__ieee754_sqrt+0x30>
 8008d72:	4602      	mov	r2, r0
 8008d74:	f7f7 fbb0 	bl	80004d8 <__aeabi_dmul>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	4639      	mov	r1, r7
 8008d80:	f7f7 f9f4 	bl	800016c <__adddf3>
 8008d84:	4606      	mov	r6, r0
 8008d86:	460f      	mov	r7, r1
 8008d88:	4630      	mov	r0, r6
 8008d8a:	4639      	mov	r1, r7
 8008d8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d90:	2900      	cmp	r1, #0
 8008d92:	dc0c      	bgt.n	8008dae <__ieee754_sqrt+0x4e>
 8008d94:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8008d98:	4302      	orrs	r2, r0
 8008d9a:	d0f5      	beq.n	8008d88 <__ieee754_sqrt+0x28>
 8008d9c:	b189      	cbz	r1, 8008dc2 <__ieee754_sqrt+0x62>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	f7f7 f9e2 	bl	8000168 <__aeabi_dsub>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	f7f7 fcc0 	bl	800072c <__aeabi_ddiv>
 8008dac:	e7ea      	b.n	8008d84 <__ieee754_sqrt+0x24>
 8008dae:	150a      	asrs	r2, r1, #20
 8008db0:	d115      	bne.n	8008dde <__ieee754_sqrt+0x7e>
 8008db2:	2100      	movs	r1, #0
 8008db4:	e009      	b.n	8008dca <__ieee754_sqrt+0x6a>
 8008db6:	0ae3      	lsrs	r3, r4, #11
 8008db8:	3a15      	subs	r2, #21
 8008dba:	0564      	lsls	r4, r4, #21
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d0fa      	beq.n	8008db6 <__ieee754_sqrt+0x56>
 8008dc0:	e7f7      	b.n	8008db2 <__ieee754_sqrt+0x52>
 8008dc2:	460a      	mov	r2, r1
 8008dc4:	e7fa      	b.n	8008dbc <__ieee754_sqrt+0x5c>
 8008dc6:	005b      	lsls	r3, r3, #1
 8008dc8:	3101      	adds	r1, #1
 8008dca:	02d8      	lsls	r0, r3, #11
 8008dcc:	d5fb      	bpl.n	8008dc6 <__ieee754_sqrt+0x66>
 8008dce:	1e48      	subs	r0, r1, #1
 8008dd0:	1a12      	subs	r2, r2, r0
 8008dd2:	f1c1 0020 	rsb	r0, r1, #32
 8008dd6:	fa24 f000 	lsr.w	r0, r4, r0
 8008dda:	4303      	orrs	r3, r0
 8008ddc:	408c      	lsls	r4, r1
 8008dde:	2600      	movs	r6, #0
 8008de0:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008de4:	2116      	movs	r1, #22
 8008de6:	07d2      	lsls	r2, r2, #31
 8008de8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008dec:	4632      	mov	r2, r6
 8008dee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008df2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008df6:	bf5c      	itt	pl
 8008df8:	005b      	lslpl	r3, r3, #1
 8008dfa:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008dfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008e02:	bf58      	it	pl
 8008e04:	0064      	lslpl	r4, r4, #1
 8008e06:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008e0a:	107f      	asrs	r7, r7, #1
 8008e0c:	0064      	lsls	r4, r4, #1
 8008e0e:	1815      	adds	r5, r2, r0
 8008e10:	429d      	cmp	r5, r3
 8008e12:	bfde      	ittt	le
 8008e14:	182a      	addle	r2, r5, r0
 8008e16:	1b5b      	suble	r3, r3, r5
 8008e18:	1836      	addle	r6, r6, r0
 8008e1a:	0fe5      	lsrs	r5, r4, #31
 8008e1c:	3901      	subs	r1, #1
 8008e1e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008e22:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008e26:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008e2a:	d1f0      	bne.n	8008e0e <__ieee754_sqrt+0xae>
 8008e2c:	460d      	mov	r5, r1
 8008e2e:	f04f 0a20 	mov.w	sl, #32
 8008e32:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8008e36:	429a      	cmp	r2, r3
 8008e38:	eb01 0c00 	add.w	ip, r1, r0
 8008e3c:	db02      	blt.n	8008e44 <__ieee754_sqrt+0xe4>
 8008e3e:	d113      	bne.n	8008e68 <__ieee754_sqrt+0x108>
 8008e40:	45a4      	cmp	ip, r4
 8008e42:	d811      	bhi.n	8008e68 <__ieee754_sqrt+0x108>
 8008e44:	f1bc 0f00 	cmp.w	ip, #0
 8008e48:	eb0c 0100 	add.w	r1, ip, r0
 8008e4c:	da42      	bge.n	8008ed4 <__ieee754_sqrt+0x174>
 8008e4e:	2900      	cmp	r1, #0
 8008e50:	db40      	blt.n	8008ed4 <__ieee754_sqrt+0x174>
 8008e52:	f102 0e01 	add.w	lr, r2, #1
 8008e56:	1a9b      	subs	r3, r3, r2
 8008e58:	4672      	mov	r2, lr
 8008e5a:	45a4      	cmp	ip, r4
 8008e5c:	bf88      	it	hi
 8008e5e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008e62:	eba4 040c 	sub.w	r4, r4, ip
 8008e66:	4405      	add	r5, r0
 8008e68:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8008e6c:	f1ba 0a01 	subs.w	sl, sl, #1
 8008e70:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8008e74:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8008e78:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8008e7c:	d1db      	bne.n	8008e36 <__ieee754_sqrt+0xd6>
 8008e7e:	431c      	orrs	r4, r3
 8008e80:	d01a      	beq.n	8008eb8 <__ieee754_sqrt+0x158>
 8008e82:	4c20      	ldr	r4, [pc, #128]	@ (8008f04 <__ieee754_sqrt+0x1a4>)
 8008e84:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8008f08 <__ieee754_sqrt+0x1a8>
 8008e88:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008e8c:	e9db 2300 	ldrd	r2, r3, [fp]
 8008e90:	f7f7 f96a 	bl	8000168 <__aeabi_dsub>
 8008e94:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008e98:	4602      	mov	r2, r0
 8008e9a:	460b      	mov	r3, r1
 8008e9c:	4640      	mov	r0, r8
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	f7f7 fd96 	bl	80009d0 <__aeabi_dcmple>
 8008ea4:	b140      	cbz	r0, 8008eb8 <__ieee754_sqrt+0x158>
 8008ea6:	e9d4 0100 	ldrd	r0, r1, [r4]
 8008eaa:	e9db 2300 	ldrd	r2, r3, [fp]
 8008eae:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008eb2:	d111      	bne.n	8008ed8 <__ieee754_sqrt+0x178>
 8008eb4:	4655      	mov	r5, sl
 8008eb6:	3601      	adds	r6, #1
 8008eb8:	1072      	asrs	r2, r6, #1
 8008eba:	086b      	lsrs	r3, r5, #1
 8008ebc:	07f1      	lsls	r1, r6, #31
 8008ebe:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8008ec2:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8008ec6:	bf48      	it	mi
 8008ec8:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8008ecc:	4618      	mov	r0, r3
 8008ece:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8008ed2:	e757      	b.n	8008d84 <__ieee754_sqrt+0x24>
 8008ed4:	4696      	mov	lr, r2
 8008ed6:	e7be      	b.n	8008e56 <__ieee754_sqrt+0xf6>
 8008ed8:	f7f7 f948 	bl	800016c <__adddf3>
 8008edc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	f7f7 fd68 	bl	80009bc <__aeabi_dcmplt>
 8008eec:	b120      	cbz	r0, 8008ef8 <__ieee754_sqrt+0x198>
 8008eee:	1ca8      	adds	r0, r5, #2
 8008ef0:	bf08      	it	eq
 8008ef2:	3601      	addeq	r6, #1
 8008ef4:	3502      	adds	r5, #2
 8008ef6:	e7df      	b.n	8008eb8 <__ieee754_sqrt+0x158>
 8008ef8:	1c6b      	adds	r3, r5, #1
 8008efa:	f023 0501 	bic.w	r5, r3, #1
 8008efe:	e7db      	b.n	8008eb8 <__ieee754_sqrt+0x158>
 8008f00:	7ff00000 	.word	0x7ff00000
 8008f04:	20000270 	.word	0x20000270
 8008f08:	20000268 	.word	0x20000268
 8008f0c:	00000000 	.word	0x00000000

08008f10 <__ieee754_atan2>:
 8008f10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	4617      	mov	r7, r2
 8008f16:	4690      	mov	r8, r2
 8008f18:	4699      	mov	r9, r3
 8008f1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008f1e:	427b      	negs	r3, r7
 8008f20:	f8df a184 	ldr.w	sl, [pc, #388]	@ 80090a8 <__ieee754_atan2+0x198>
 8008f24:	433b      	orrs	r3, r7
 8008f26:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008f2a:	4553      	cmp	r3, sl
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	460d      	mov	r5, r1
 8008f30:	d809      	bhi.n	8008f46 <__ieee754_atan2+0x36>
 8008f32:	4246      	negs	r6, r0
 8008f34:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008f38:	4306      	orrs	r6, r0
 8008f3a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8008f3e:	4556      	cmp	r6, sl
 8008f40:	468e      	mov	lr, r1
 8008f42:	4683      	mov	fp, r0
 8008f44:	d908      	bls.n	8008f58 <__ieee754_atan2+0x48>
 8008f46:	4642      	mov	r2, r8
 8008f48:	464b      	mov	r3, r9
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	f7f7 f90d 	bl	800016c <__adddf3>
 8008f52:	4604      	mov	r4, r0
 8008f54:	460d      	mov	r5, r1
 8008f56:	e016      	b.n	8008f86 <__ieee754_atan2+0x76>
 8008f58:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8008f5c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8008f60:	433e      	orrs	r6, r7
 8008f62:	d103      	bne.n	8008f6c <__ieee754_atan2+0x5c>
 8008f64:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f68:	f7ff bd66 	b.w	8008a38 <atan>
 8008f6c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8008f70:	f006 0602 	and.w	r6, r6, #2
 8008f74:	ea53 0b0b 	orrs.w	fp, r3, fp
 8008f78:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8008f7c:	d107      	bne.n	8008f8e <__ieee754_atan2+0x7e>
 8008f7e:	2e02      	cmp	r6, #2
 8008f80:	d064      	beq.n	800904c <__ieee754_atan2+0x13c>
 8008f82:	2e03      	cmp	r6, #3
 8008f84:	d066      	beq.n	8009054 <__ieee754_atan2+0x144>
 8008f86:	4620      	mov	r0, r4
 8008f88:	4629      	mov	r1, r5
 8008f8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f8e:	4317      	orrs	r7, r2
 8008f90:	d106      	bne.n	8008fa0 <__ieee754_atan2+0x90>
 8008f92:	f1be 0f00 	cmp.w	lr, #0
 8008f96:	da68      	bge.n	800906a <__ieee754_atan2+0x15a>
 8008f98:	a537      	add	r5, pc, #220	@ (adr r5, 8009078 <__ieee754_atan2+0x168>)
 8008f9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008f9e:	e7f2      	b.n	8008f86 <__ieee754_atan2+0x76>
 8008fa0:	4552      	cmp	r2, sl
 8008fa2:	d10f      	bne.n	8008fc4 <__ieee754_atan2+0xb4>
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	f106 36ff 	add.w	r6, r6, #4294967295
 8008faa:	d107      	bne.n	8008fbc <__ieee754_atan2+0xac>
 8008fac:	2e02      	cmp	r6, #2
 8008fae:	d855      	bhi.n	800905c <__ieee754_atan2+0x14c>
 8008fb0:	4b3e      	ldr	r3, [pc, #248]	@ (80090ac <__ieee754_atan2+0x19c>)
 8008fb2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008fb6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008fba:	e7e4      	b.n	8008f86 <__ieee754_atan2+0x76>
 8008fbc:	2e02      	cmp	r6, #2
 8008fbe:	d851      	bhi.n	8009064 <__ieee754_atan2+0x154>
 8008fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80090b0 <__ieee754_atan2+0x1a0>)
 8008fc2:	e7f6      	b.n	8008fb2 <__ieee754_atan2+0xa2>
 8008fc4:	4553      	cmp	r3, sl
 8008fc6:	d0e4      	beq.n	8008f92 <__ieee754_atan2+0x82>
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8008fce:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008fd2:	da21      	bge.n	8009018 <__ieee754_atan2+0x108>
 8008fd4:	f1b9 0f00 	cmp.w	r9, #0
 8008fd8:	da01      	bge.n	8008fde <__ieee754_atan2+0xce>
 8008fda:	323c      	adds	r2, #60	@ 0x3c
 8008fdc:	db20      	blt.n	8009020 <__ieee754_atan2+0x110>
 8008fde:	4642      	mov	r2, r8
 8008fe0:	464b      	mov	r3, r9
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	f7f7 fba1 	bl	800072c <__aeabi_ddiv>
 8008fea:	f7ff feb5 	bl	8008d58 <fabs>
 8008fee:	f7ff fd23 	bl	8008a38 <atan>
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	460d      	mov	r5, r1
 8008ff6:	2e01      	cmp	r6, #1
 8008ff8:	d015      	beq.n	8009026 <__ieee754_atan2+0x116>
 8008ffa:	2e02      	cmp	r6, #2
 8008ffc:	d017      	beq.n	800902e <__ieee754_atan2+0x11e>
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	d0c1      	beq.n	8008f86 <__ieee754_atan2+0x76>
 8009002:	a31f      	add	r3, pc, #124	@ (adr r3, 8009080 <__ieee754_atan2+0x170>)
 8009004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009008:	4620      	mov	r0, r4
 800900a:	4629      	mov	r1, r5
 800900c:	f7f7 f8ac 	bl	8000168 <__aeabi_dsub>
 8009010:	a31d      	add	r3, pc, #116	@ (adr r3, 8009088 <__ieee754_atan2+0x178>)
 8009012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009016:	e016      	b.n	8009046 <__ieee754_atan2+0x136>
 8009018:	a51d      	add	r5, pc, #116	@ (adr r5, 8009090 <__ieee754_atan2+0x180>)
 800901a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800901e:	e7ea      	b.n	8008ff6 <__ieee754_atan2+0xe6>
 8009020:	2400      	movs	r4, #0
 8009022:	2500      	movs	r5, #0
 8009024:	e7e7      	b.n	8008ff6 <__ieee754_atan2+0xe6>
 8009026:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800902a:	461d      	mov	r5, r3
 800902c:	e7ab      	b.n	8008f86 <__ieee754_atan2+0x76>
 800902e:	a314      	add	r3, pc, #80	@ (adr r3, 8009080 <__ieee754_atan2+0x170>)
 8009030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009034:	4620      	mov	r0, r4
 8009036:	4629      	mov	r1, r5
 8009038:	f7f7 f896 	bl	8000168 <__aeabi_dsub>
 800903c:	4602      	mov	r2, r0
 800903e:	460b      	mov	r3, r1
 8009040:	a111      	add	r1, pc, #68	@ (adr r1, 8009088 <__ieee754_atan2+0x178>)
 8009042:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009046:	f7f7 f88f 	bl	8000168 <__aeabi_dsub>
 800904a:	e782      	b.n	8008f52 <__ieee754_atan2+0x42>
 800904c:	a50e      	add	r5, pc, #56	@ (adr r5, 8009088 <__ieee754_atan2+0x178>)
 800904e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009052:	e798      	b.n	8008f86 <__ieee754_atan2+0x76>
 8009054:	a510      	add	r5, pc, #64	@ (adr r5, 8009098 <__ieee754_atan2+0x188>)
 8009056:	e9d5 4500 	ldrd	r4, r5, [r5]
 800905a:	e794      	b.n	8008f86 <__ieee754_atan2+0x76>
 800905c:	a510      	add	r5, pc, #64	@ (adr r5, 80090a0 <__ieee754_atan2+0x190>)
 800905e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009062:	e790      	b.n	8008f86 <__ieee754_atan2+0x76>
 8009064:	2400      	movs	r4, #0
 8009066:	2500      	movs	r5, #0
 8009068:	e78d      	b.n	8008f86 <__ieee754_atan2+0x76>
 800906a:	a509      	add	r5, pc, #36	@ (adr r5, 8009090 <__ieee754_atan2+0x180>)
 800906c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009070:	e789      	b.n	8008f86 <__ieee754_atan2+0x76>
 8009072:	bf00      	nop
 8009074:	f3af 8000 	nop.w
 8009078:	54442d18 	.word	0x54442d18
 800907c:	bff921fb 	.word	0xbff921fb
 8009080:	33145c07 	.word	0x33145c07
 8009084:	3ca1a626 	.word	0x3ca1a626
 8009088:	54442d18 	.word	0x54442d18
 800908c:	400921fb 	.word	0x400921fb
 8009090:	54442d18 	.word	0x54442d18
 8009094:	3ff921fb 	.word	0x3ff921fb
 8009098:	54442d18 	.word	0x54442d18
 800909c:	c00921fb 	.word	0xc00921fb
 80090a0:	54442d18 	.word	0x54442d18
 80090a4:	3fe921fb 	.word	0x3fe921fb
 80090a8:	7ff00000 	.word	0x7ff00000
 80090ac:	08009c68 	.word	0x08009c68
 80090b0:	08009c50 	.word	0x08009c50

080090b4 <_init>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	bf00      	nop
 80090b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ba:	bc08      	pop	{r3}
 80090bc:	469e      	mov	lr, r3
 80090be:	4770      	bx	lr

080090c0 <_fini>:
 80090c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c2:	bf00      	nop
 80090c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090c6:	bc08      	pop	{r3}
 80090c8:	469e      	mov	lr, r3
 80090ca:	4770      	bx	lr
