Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: ModuloRTC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ModuloRTC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ModuloRTC"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ModuloRTC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\or2.v" into library work
Parsing module <or2>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\Mux2x7.v" into library work
Parsing module <Mux2x7>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\memoria_DRULC.v" into library work
Parsing module <memoria_DMULC>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\lectura.v" into library work
Parsing module <lectura>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\escritura.v" into library work
Parsing module <escritura>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\control_salida.v" into library work
Parsing module <control_salida>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\control_principal_rtc.v" into library work
Parsing module <control_principal_rtc>.
Analyzing Verilog file "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\ModuloRTC.v" into library work
Parsing module <ModuloRTC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ModuloRTC>.

Elaborating module <Mux2x7>.

Elaborating module <or2>.

Elaborating module <control_principal_rtc>.

Elaborating module <lectura>.

Elaborating module <escritura>.

Elaborating module <control_salida>.

Elaborating module <memoria_DMULC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ModuloRTC>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\ModuloRTC.v".
    Summary:
	no macro.
Unit <ModuloRTC> synthesized.

Synthesizing Unit <Mux2x7>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\Mux2x7.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x7> synthesized.

Synthesizing Unit <or2>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\or2.v".
    Summary:
	no macro.
Unit <or2> synthesized.

Synthesizing Unit <control_principal_rtc>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\control_principal_rtc.v".
        inicio = 4'b0000
        esclec = 4'b0001
        wstrobe = 4'b0010
        w_start = 4'b0011
        finesc = 4'b0100
        mem_cicle = 4'b0101
        rstrobe = 4'b0110
        r_start = 4'b1011
        noactlec = 4'b0111
        actilec = 4'b1000
        mem = 4'b1001
        fin = 4'b1010
WARNING:Xst:647 - Input <writestrobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <datoout>.
    Found 8-bit register for signal <datoreg>.
    Found 8-bit register for signal <dirreg>.
    Found 4-bit register for signal <dirmem>.
    Found 1-bit register for signal <actesc>.
    Found 1-bit register for signal <actlec>.
    Found 4-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 32                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_principal_rtc> synthesized.

Synthesizing Unit <lectura>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\lectura.v".
        inicio = 2'b00
        lee = 2'b01
        finalizar = 2'b10
    Found 1-bit register for signal <activa>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <final>.
    Found 8-bit register for signal <dir_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_iniciar_OR_62_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lectura> synthesized.

Synthesizing Unit <escritura>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\escritura.v".
        inicio = 3'b000
        write = 3'b001
        transferorclock = 3'b010
        clk_transfer = 3'b011
        finalizar = 3'b100
    Found 8-bit register for signal <dir_out>.
    Found 1-bit register for signal <escribe>.
    Found 1-bit register for signal <activa>.
    Found 1-bit register for signal <final>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <data_out>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_iniciar_OR_71_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <escritura> synthesized.

Synthesizing Unit <control_salida>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\control_salida.v".
        inicio = 3'b000
        ADdown = 3'b001
        CSdown = 3'b010
        CSup = 3'b011
        ADup = 3'b100
        esclec = 3'b101
        finalesc = 3'b110
        finalizacion = 3'b111
    Found 1-bit register for signal <AD>.
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <WR>.
    Found 1-bit register for signal <final>.
    Found 5-bit register for signal <contador>.
    Found 1-bit register for signal <escreg>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <CS>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_iniciar_OR_78_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <contador[4]_GND_7_o_add_16_OUT> created at line 88.
    Found 8-bit comparator lessequal for signal <n0018> created at line 150
    Found 8-bit comparator lessequal for signal <n0020> created at line 150
    Found 8-bit comparator lessequal for signal <n0023> created at line 150
    Found 8-bit comparator lessequal for signal <n0025> created at line 150
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_salida> synthesized.

Synthesizing Unit <memoria_DMULC>.
    Related source file is "C:\Users\User\Documents\Proyecto_3_grupo_7_II_2016\codigos\Nueva carpeta\memoria_DRULC.v".
    Found 1-bit register for signal <memoriain<0><7>>.
    Found 1-bit register for signal <memoriain<0><6>>.
    Found 1-bit register for signal <memoriain<0><5>>.
    Found 1-bit register for signal <memoriain<0><4>>.
    Found 1-bit register for signal <memoriain<0><3>>.
    Found 1-bit register for signal <memoriain<0><2>>.
    Found 1-bit register for signal <memoriain<0><1>>.
    Found 1-bit register for signal <memoriain<0><0>>.
    Found 1-bit register for signal <memoriain<1><7>>.
    Found 1-bit register for signal <memoriain<1><6>>.
    Found 1-bit register for signal <memoriain<1><5>>.
    Found 1-bit register for signal <memoriain<1><4>>.
    Found 1-bit register for signal <memoriain<1><3>>.
    Found 1-bit register for signal <memoriain<1><2>>.
    Found 1-bit register for signal <memoriain<1><1>>.
    Found 1-bit register for signal <memoriain<1><0>>.
    Found 1-bit register for signal <memoriain<2><7>>.
    Found 1-bit register for signal <memoriain<2><6>>.
    Found 1-bit register for signal <memoriain<2><5>>.
    Found 1-bit register for signal <memoriain<2><4>>.
    Found 1-bit register for signal <memoriain<2><3>>.
    Found 1-bit register for signal <memoriain<2><2>>.
    Found 1-bit register for signal <memoriain<2><1>>.
    Found 1-bit register for signal <memoriain<2><0>>.
    Found 1-bit register for signal <memoriain<3><7>>.
    Found 1-bit register for signal <memoriain<3><6>>.
    Found 1-bit register for signal <memoriain<3><5>>.
    Found 1-bit register for signal <memoriain<3><4>>.
    Found 1-bit register for signal <memoriain<3><3>>.
    Found 1-bit register for signal <memoriain<3><2>>.
    Found 1-bit register for signal <memoriain<3><1>>.
    Found 1-bit register for signal <memoriain<3><0>>.
    Found 1-bit register for signal <memoriain<4><7>>.
    Found 1-bit register for signal <memoriain<4><6>>.
    Found 1-bit register for signal <memoriain<4><5>>.
    Found 1-bit register for signal <memoriain<4><4>>.
    Found 1-bit register for signal <memoriain<4><3>>.
    Found 1-bit register for signal <memoriain<4><2>>.
    Found 1-bit register for signal <memoriain<4><1>>.
    Found 1-bit register for signal <memoriain<4><0>>.
    Found 1-bit register for signal <memoriain<5><7>>.
    Found 1-bit register for signal <memoriain<5><6>>.
    Found 1-bit register for signal <memoriain<5><5>>.
    Found 1-bit register for signal <memoriain<5><4>>.
    Found 1-bit register for signal <memoriain<5><3>>.
    Found 1-bit register for signal <memoriain<5><2>>.
    Found 1-bit register for signal <memoriain<5><1>>.
    Found 1-bit register for signal <memoriain<5><0>>.
    Found 1-bit register for signal <memoriain<6><7>>.
    Found 1-bit register for signal <memoriain<6><6>>.
    Found 1-bit register for signal <memoriain<6><5>>.
    Found 1-bit register for signal <memoriain<6><4>>.
    Found 1-bit register for signal <memoriain<6><3>>.
    Found 1-bit register for signal <memoriain<6><2>>.
    Found 1-bit register for signal <memoriain<6><1>>.
    Found 1-bit register for signal <memoriain<6><0>>.
    Found 1-bit register for signal <memoriain<7><7>>.
    Found 1-bit register for signal <memoriain<7><6>>.
    Found 1-bit register for signal <memoriain<7><5>>.
    Found 1-bit register for signal <memoriain<7><4>>.
    Found 1-bit register for signal <memoriain<7><3>>.
    Found 1-bit register for signal <memoriain<7><2>>.
    Found 1-bit register for signal <memoriain<7><1>>.
    Found 1-bit register for signal <memoriain<7><0>>.
    Found 1-bit register for signal <memoriain<8><7>>.
    Found 1-bit register for signal <memoriain<8><6>>.
    Found 1-bit register for signal <memoriain<8><5>>.
    Found 1-bit register for signal <memoriain<8><4>>.
    Found 1-bit register for signal <memoriain<8><3>>.
    Found 1-bit register for signal <memoriain<8><2>>.
    Found 1-bit register for signal <memoriain<8><1>>.
    Found 1-bit register for signal <memoriain<8><0>>.
    Found 1-bit register for signal <memoriain<9><7>>.
    Found 1-bit register for signal <memoriain<9><6>>.
    Found 1-bit register for signal <memoriain<9><5>>.
    Found 1-bit register for signal <memoriain<9><4>>.
    Found 1-bit register for signal <memoriain<9><3>>.
    Found 1-bit register for signal <memoriain<9><2>>.
    Found 1-bit register for signal <memoriain<9><1>>.
    Found 1-bit register for signal <memoriain<9><0>>.
    Found 1-bit register for signal <memoriain<10><0>>.
    Found 1-bit register for signal <memoriain<11><0>>.
    Found 1-bit register for signal <memoriain<12><7>>.
    Found 1-bit register for signal <memoriain<12><6>>.
    Found 1-bit register for signal <memoriain<12><5>>.
    Found 1-bit register for signal <memoriain<12><4>>.
    Found 1-bit register for signal <memoriain<12><3>>.
    Found 1-bit register for signal <memoriain<12><2>>.
    Found 1-bit register for signal <memoriain<12><1>>.
    Found 1-bit register for signal <memoriain<12><0>>.
    Found 1-bit register for signal <memoriain<13><7>>.
    Found 1-bit register for signal <memoriain<13><6>>.
    Found 1-bit register for signal <memoriain<13><5>>.
    Found 1-bit register for signal <memoriain<13><4>>.
    Found 1-bit register for signal <memoriain<13><3>>.
    Found 1-bit register for signal <memoriain<13><2>>.
    Found 1-bit register for signal <memoriain<13><1>>.
    Found 1-bit register for signal <memoriain<13><0>>.
    Found 1-bit register for signal <memoriain<14><7>>.
    Found 1-bit register for signal <memoriain<14><6>>.
    Found 1-bit register for signal <memoriain<14><5>>.
    Found 1-bit register for signal <memoriain<14><4>>.
    Found 1-bit register for signal <memoriain<14><3>>.
    Found 1-bit register for signal <memoriain<14><2>>.
    Found 1-bit register for signal <memoriain<14><1>>.
    Found 1-bit register for signal <memoriain<14><0>>.
    Found 1-bit register for signal <memoriain<15><7>>.
    Found 1-bit register for signal <memoriain<15><6>>.
    Found 1-bit register for signal <memoriain<15><5>>.
    Found 1-bit register for signal <memoriain<15><4>>.
    Found 1-bit register for signal <memoriain<15><3>>.
    Found 1-bit register for signal <memoriain<15><2>>.
    Found 1-bit register for signal <memoriain<15><1>>.
    Found 1-bit register for signal <memoriain<15><0>>.
    Found 8-bit register for signal <Dato2>.
    Found 8-bit 16-to-1 multiplexer for signal <ADD2[3]_memoriain[15][7]_wide_mux_19_OUT> created at line 69.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><7><0:0>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><6><7:7>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><5><6:6>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><4><5:5>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><3><4:4>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><2><3:3>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<10><1><2:2>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><7><1:1>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><6><7:7>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><5><6:6>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><4><5:5>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><3><4:4>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><2><3:3>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    WARNING:Xst:2404 -  FFs/Latches <memoriain<11><1><2:2>> (without init value) have a constant value of 0 in block <memoria_DMULC>.
    Summary:
	inferred 122 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memoria_DMULC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 39
 1-bit register                                        : 15
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 22
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <control_salida>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <control_salida> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 195
 Flip-Flops                                            : 195
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CPRTC/FSM_0> on signal <State[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0101  | 0101
 0011  | 0011
 0100  | 0100
 1010  | 1010
 0110  | 0110
 1001  | 1001
 1011  | 1011
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <read/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <esc/FSM_2> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <COUT/FSM_3> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
INFO:Xst:2261 - The FF/Latch <activa> in Unit <escritura> is equivalent to the following FF/Latch, which will be removed : <escribe> 

Optimizing unit <ModuloRTC> ...

Optimizing unit <memoria_DMULC> ...

Optimizing unit <control_principal_rtc> ...

Optimizing unit <lectura> ...

Optimizing unit <escritura> ...

Optimizing unit <control_salida> ...
WARNING:Xst:1710 - FF/Latch <escreg> (without init value) has a constant value of 0 in block <control_salida>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <escreg> (without init value) has a constant value of 0 in block <control_salida>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memoria/memoriain_13> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_23> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_33> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_43> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_53> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_63> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_73> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_04> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_14> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_24> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_34> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_44> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_54> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_64> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_74> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_05> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_15> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_25> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_35> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_45> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_55> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_65> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_75> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_06> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_16> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_26> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_36> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_46> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_56> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_66> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_76> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_1> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_2> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_3> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_4> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_5> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_6> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPRTC/datoout_7> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_0> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_1> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_2> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_3> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_4> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_5> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_6> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_7> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_01> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_11> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_21> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_31> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_41> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_51> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_61> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_71> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_02> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_12> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_22> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_32> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_42> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_52> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_62> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_72> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_03> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_011> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_111> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_211> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_311> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_411> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_511> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_611> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_711> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_012> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_112> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_212> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_312> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_412> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_512> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_612> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_712> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_013> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_113> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_213> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_313> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_413> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_513> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_613> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_713> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_1> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_2> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_3> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_4> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_5> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_6> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/Dato2_7> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_07> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_17> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_27> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_37> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_47> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_57> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_67> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_77> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_08> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_18> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_28> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_38> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_48> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_58> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_68> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_78> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_09> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_19> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_29> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_39> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_49> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_59> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_69> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_79> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_010> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_110> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_210> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_310> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_410> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_510> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_610> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memoria/memoriain_710> (without init value) has a constant value of 0 in block <ModuloRTC>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ModuloRTC, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ModuloRTC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 14
#      LUT3                        : 33
#      LUT4                        : 25
#      LUT5                        : 17
#      LUT6                        : 35
#      MUXF7                       : 2
#      MUXF8                       : 1
# FlipFlops/Latches                : 84
#      FD                          : 11
#      FDE                         : 8
#      FDR                         : 17
#      FDRE                        : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 20
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  126800     0%  
 Number of Slice LUTs:                  125  out of  63400     0%  
    Number used as Logic:               125  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      45  out of    129    34%  
   Number with an unused LUT:             4  out of    129     3%  
   Number of fully used LUT-FF pairs:    80  out of    129    62%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  41  out of    210    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.507ns (Maximum Frequency: 398.883MHz)
   Minimum input arrival time before clock: 2.097ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.507ns (frequency: 398.883MHz)
  Total number of paths / destination ports: 655 / 177
-------------------------------------------------------------------------
Delay:               2.507ns (Levels of Logic = 3)
  Source:            CPRTC/dirreg_3 (FF)
  Destination:       CPRTC/State_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CPRTC/dirreg_3 to CPRTC/State_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.478   0.965  CPRTC/dirreg_3 (CPRTC/dirreg_3)
     LUT5:I0->O            1   0.124   0.000  CPRTC/State_FSM_FFd4-In11_SW2_F (N62)
     MUXF7:I0->O           1   0.365   0.421  CPRTC/State_FSM_FFd4-In11_SW2 (N52)
     LUT6:I5->O            1   0.124   0.000  CPRTC/State_FSM_FFd1-In11 (CPRTC/State_FSM_FFd1-In1)
     FDR:D                     0.030          CPRTC/State_FSM_FFd1
    ----------------------------------------
    Total                      2.507ns (1.121ns logic, 1.386ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 144 / 110
-------------------------------------------------------------------------
Offset:              2.097ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       esc/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: reset to esc/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   1.073  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.124   0.405  esc/_n0071_01 (esc/_n0071_0)
     FDR:R                     0.494          esc/state_FSM_FFd3
    ----------------------------------------
    Total                      2.097ns (0.619ns logic, 1.478ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            COUT/data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: COUT/data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  COUT/data_out_7 (COUT/data_out_7)
     OBUF:I->O                 0.000          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.507|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.10 secs
 
--> 

Total memory usage is 320792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  143 (   0 filtered)
Number of infos    :    1 (   0 filtered)

