{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669223312192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669223312192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 18:08:32 2022 " "Processing started: Wed Nov 23 18:08:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669223312192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669223312192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diplomskirad -c diplomskirad " "Command: quartus_map --read_settings_files=on --write_settings_files=off diplomskirad -c diplomskirad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669223312192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669223312615 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "diplomskirad.v(62) " "Verilog HDL information at diplomskirad.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669223312678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diplomskirad.v 1 1 " "Found 1 design units, including 1 entities, in source file diplomskirad.v" { { "Info" "ISGN_ENTITY_NAME" "1 diplomskirad " "Found entity 1: diplomskirad" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motori.v 1 1 " "Found 1 design units, including 1 entities, in source file motori.v" { { "Info" "ISGN_ENTITY_NAME" "1 motori " "Found entity 1: motori" {  } { { "motori.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/motori.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.v 3 3 " "Found 3 design units, including 3 entities, in source file uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "uartrx.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312688 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASSERTION_ERROR " "Found entity 2: ASSERTION_ERROR" {  } { { "uartrx.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312688 ""} { "Info" "ISGN_ENTITY_NAME" "3 BaudTickGen " "Found entity 3: BaudTickGen" {  } { { "uartrx.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "servo.v(32) " "Verilog HDL information at servo.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "servo.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/servo.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.v 1 1 " "Found 1 design units, including 1 entities, in source file servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/servo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "followline.v 1 1 " "Found 1 design units, including 1 entities, in source file followline.v" { { "Info" "ISGN_ENTITY_NAME" "1 followline " "Found entity 1: followline" {  } { { "followline.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/followline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx2.v 3 3 " "Found 3 design units, including 3 entities, in source file uartrx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx2 " "Found entity 1: uartrx2" {  } { { "uartrx2.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASSERTION_ERROR2 " "Found entity 2: ASSERTION_ERROR2" {  } { { "uartrx2.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""} { "Info" "ISGN_ENTITY_NAME" "3 BaudTickGen2 " "Found entity 3: BaudTickGen2" {  } { { "uartrx2.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RxD2 diplomskirad.v(56) " "Verilog HDL Implicit Net warning at diplomskirad.v(56): created implicit net for \"RxD2\"" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diplomskirad.v(54) " "Verilog HDL Instantiation warning at diplomskirad.v(54): instance has no name" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diplomskirad.v(55) " "Verilog HDL Instantiation warning at diplomskirad.v(55): instance has no name" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diplomskirad.v(56) " "Verilog HDL Instantiation warning at diplomskirad.v(56): instance has no name" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diplomskirad.v(57) " "Verilog HDL Instantiation warning at diplomskirad.v(57): instance has no name" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1669223312693 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "followline.v(4) " "Verilog HDL Instantiation warning at followline.v(4): instance has no name" {  } { { "followline.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/followline.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1669223312709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diplomskirad " "Elaborating entity \"diplomskirad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669223312743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter diplomskirad.v(30) " "Verilog HDL or VHDL warning at diplomskirad.v(30): object \"counter\" assigned a value but never read" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312756 "|diplomskirad"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntl1 diplomskirad.v(32) " "Verilog HDL or VHDL warning at diplomskirad.v(32): object \"cntl1\" assigned a value but never read" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312756 "|diplomskirad"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "in1 line diplomskirad.v(486) " "Verilog HDL warning at diplomskirad.v(486): variable in1 in static task or function line may have unintended latch behavior" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "in2 line diplomskirad.v(486) " "Verilog HDL warning at diplomskirad.v(486): variable in2 in static task or function line may have unintended latch behavior" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "in3 line diplomskirad.v(486) " "Verilog HDL warning at diplomskirad.v(486): variable in3 in static task or function line may have unintended latch behavior" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "in4 line diplomskirad.v(486) " "Verilog HDL warning at diplomskirad.v(486): variable in4 in static task or function line may have unintended latch behavior" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(163) " "Verilog HDL assignment warning at diplomskirad.v(163): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(189) " "Verilog HDL assignment warning at diplomskirad.v(189): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(213) " "Verilog HDL assignment warning at diplomskirad.v(213): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(255) " "Verilog HDL assignment warning at diplomskirad.v(255): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(281) " "Verilog HDL assignment warning at diplomskirad.v(281): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(305) " "Verilog HDL assignment warning at diplomskirad.v(305): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(342) " "Verilog HDL assignment warning at diplomskirad.v(342): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(368) " "Verilog HDL assignment warning at diplomskirad.v(368): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312772 "|diplomskirad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 diplomskirad.v(392) " "Verilog HDL assignment warning at diplomskirad.v(392): truncated value with size 32 to match size of target (30)" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312788 "|diplomskirad"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "line.in1 0 diplomskirad.v(486) " "Net \"line.in1\" at diplomskirad.v(486) has no driver or initial value, using a default initial value '0'" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1669223312803 "|diplomskirad"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "line.in2 0 diplomskirad.v(486) " "Net \"line.in2\" at diplomskirad.v(486) has no driver or initial value, using a default initial value '0'" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1669223312803 "|diplomskirad"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "line.in3 0 diplomskirad.v(486) " "Net \"line.in3\" at diplomskirad.v(486) has no driver or initial value, using a default initial value '0'" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1669223312803 "|diplomskirad"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "line.in4 0 diplomskirad.v(486) " "Net \"line.in4\" at diplomskirad.v(486) has no driver or initial value, using a default initial value '0'" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1669223312803 "|diplomskirad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motori motori:comb_3 " "Elaborating entity \"motori\" for hierarchy \"motori:comb_3\"" {  } { { "diplomskirad.v" "comb_3" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx uartrx:comb_4 " "Elaborating entity \"uartrx\" for hierarchy \"uartrx:comb_4\"" {  } { { "diplomskirad.v" "comb_4" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxD_endofpacket uartrx.v(12) " "Verilog HDL or VHDL warning at uartrx.v(12): object \"RxD_endofpacket\" assigned a value but never read" {  } { { "uartrx.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312945 "|diplomskirad|uartrx:comb_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxD_idle uartrx.v(13) " "Verilog HDL or VHDL warning at uartrx.v(13): object \"RxD_idle\" assigned a value but never read" {  } { { "uartrx.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312945 "|diplomskirad|uartrx:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen uartrx:comb_4\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"uartrx:comb_4\|BaudTickGen:tickgen\"" {  } { { "uartrx.v" "tickgen" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx2 uartrx2:comb_5 " "Elaborating entity \"uartrx2\" for hierarchy \"uartrx2:comb_5\"" {  } { { "diplomskirad.v" "comb_5" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxD_endofpacket uartrx2.v(12) " "Verilog HDL or VHDL warning at uartrx2.v(12): object \"RxD_endofpacket\" assigned a value but never read" {  } { { "uartrx2.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312945 "|diplomskirad|uartrx2:comb_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxD_idle uartrx2.v(13) " "Verilog HDL or VHDL warning at uartrx2.v(13): object \"RxD_idle\" assigned a value but never read" {  } { { "uartrx2.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669223312945 "|diplomskirad|uartrx2:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen2 uartrx2:comb_5\|BaudTickGen2:tickgen " "Elaborating entity \"BaudTickGen2\" for hierarchy \"uartrx2:comb_5\|BaudTickGen2:tickgen\"" {  } { { "uartrx2.v" "tickgen" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/uartrx2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:comb_6 " "Elaborating entity \"servo\" for hierarchy \"servo:comb_6\"" {  } { { "diplomskirad.v" "comb_6" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669223312960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 1 servo.v(65) " "Verilog HDL assignment warning at servo.v(65): truncated value with size 26 to match size of target (1)" {  } { { "servo.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/servo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312960 "|diplomskirad|servo:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 1 servo.v(69) " "Verilog HDL assignment warning at servo.v(69): truncated value with size 26 to match size of target (1)" {  } { { "servo.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/servo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669223312960 "|diplomskirad|servo:comb_5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669223315030 "|diplomskirad|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669223315030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669223315156 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "90 " "90 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669223315767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hp/Documents/Diplomski rad/quartus/output_files/diplomskirad.map.smsg " "Generated suppressed messages file C:/Users/Hp/Documents/Diplomski rad/quartus/output_files/diplomskirad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669223315814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669223315908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669223315908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD2 " "No output dependent on input pin \"RXD2\"" {  } { { "diplomskirad.v" "" { Text "C:/Users/Hp/Documents/Diplomski rad/quartus/diplomskirad.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669223316002 "|diplomskirad|RXD2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669223316002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "524 " "Implemented 524 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669223316002 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669223316002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "502 " "Implemented 502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669223316002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669223316002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669223316017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 18:08:36 2022 " "Processing ended: Wed Nov 23 18:08:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669223316017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669223316017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669223316017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669223316017 ""}
