
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003631                       # Number of seconds simulated
sim_ticks                                  3630605913                       # Number of ticks simulated
final_tick                               533194985850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57925                       # Simulator instruction rate (inst/s)
host_op_rate                                    73352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 103859                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889872                       # Number of bytes of host memory used
host_seconds                                 34957.14                       # Real time elapsed on the host
sim_insts                                  2024905309                       # Number of instructions simulated
sim_ops                                    2564175040                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       302976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       326144                       # Number of bytes read from this memory
system.physmem.bytes_read::total               632064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       133888                       # Number of bytes written to this memory
system.physmem.bytes_written::total            133888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2548                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4938                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1046                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1046                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       352558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83450533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       458326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     89831837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               174093255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       352558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       458326                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             810884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36877591                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36877591                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36877591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       352558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83450533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       458326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     89831837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210970846                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8706490                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112556                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556276                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202785                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268008                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204650                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314970                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052805                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112556                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519620                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085101                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        767287                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564881                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8508217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4847298     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364979      4.29%     61.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318557      3.74%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342444      4.02%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300345      3.53%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156044      1.83%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101660      1.19%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269405      3.17%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807485     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8508217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357498                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958631                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370748                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       723138                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479363                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56521                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878438                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506760                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1012                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227546                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878438                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538241                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         365675                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79701                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364395                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281759                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538492                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          521                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27121792                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91082154                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91082154                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10314805                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3294                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1697                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           746241                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25605                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       276530                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18422183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14773149                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28965                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18792416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8508217                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3090749     36.33%     36.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797687     21.13%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1175828     13.82%     71.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760939      8.94%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761386      8.95%     89.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441980      5.19%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337872      3.97%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75895      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65881      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8508217                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108013     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21310     13.62%     82.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27176     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139320     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200334      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578622     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853276      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14773149                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696797                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156504                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010594                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38239982                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24570980                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14929653                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26019                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711887                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228110                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878438                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         288302                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16586                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18425472                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941090                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008010                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237413                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14513466                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485765                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259681                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057061                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827897                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666971                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370832                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356401                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358065                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26120661                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648931                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358263                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6186683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7629779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3103089     40.67%     40.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2044504     26.80%     67.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837025     10.97%     78.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428329      5.61%     84.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       365765      4.79%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179101      2.35%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198710      2.60%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101087      1.32%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372169      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7629779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372169                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25683620                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37731417                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 198273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870649                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870649                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65537145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19677255                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18979835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8706490                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3069732                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2495170                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211380                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1301273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1193234                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9062                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3081530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17017774                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3069732                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1516624                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3740626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1130641                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        702535                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1508600                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8439332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4698706     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          328929      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264985      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          642398      7.61%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174111      2.06%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225489      2.67%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163021      1.93%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90931      1.08%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850762     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8439332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.352580                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.954608                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3224401                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       684669                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3595667                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24626                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        909960                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523669                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4722                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20341687                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11475                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        909960                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3461198                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154850                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       182076                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3377831                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353409                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19619330                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3203                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145708                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          362                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27461983                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91579637                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91579637                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16783616                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10678328                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4082                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           971825                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1834131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       931761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14668                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       354803                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18543488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14704584                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29775                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6438281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19694327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          692                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8439332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2981885     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1789058     21.20%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1202305     14.25%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       871373     10.33%     81.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       742250      8.80%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390053      4.62%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329500      3.90%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62732      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70176      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8439332                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86428     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17515     14.46%     85.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17167     14.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12251951     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208780      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1626      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1462698      9.95%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       779529      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14704584                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.688922                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121111                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37999384                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24985782                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14326784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14825695                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729597                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240945                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        909960                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          70471                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8423                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18547434                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1834131                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       931761                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2318                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244352                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14469311                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1371544                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235271                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2131453                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2040111                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759909                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.661899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14336575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14326784                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9331332                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26348376                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645529                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354152                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9832169                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12074935                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6472627                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211319                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7529372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.603711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.131052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2981656     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2061391     27.38%     66.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837576     11.12%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471629      6.26%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386686      5.14%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158303      2.10%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189096      2.51%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93610      1.24%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349425      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7529372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9832169                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12074935                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1795347                       # Number of memory references committed
system.switch_cpus1.commit.loads              1104531                       # Number of loads committed
system.switch_cpus1.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1734827                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10880089                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245847                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349425                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25727509                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38005698                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 267158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9832169                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12074935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9832169                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.885511                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.885511                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.129292                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.129292                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65090168                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19805884                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18768285                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3252                       # number of misc regfile writes
system.l20.replacements                          2377                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471750                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6473                       # Sample count of references to valid blocks.
system.l20.avg_refs                         72.879654                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.917607                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.896042                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1202.668224                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2877.518127                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001445                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002416                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.293620                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.702519                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7541                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7541                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1580                       # number of Writeback hits
system.l20.Writeback_hits::total                 1580                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7541                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7541                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7541                       # number of overall hits
system.l20.overall_hits::total                   7541                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2367                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2377                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2367                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2377                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2367                       # number of overall misses
system.l20.overall_misses::total                 2377                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    221443594                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      222090517                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    221443594                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       222090517                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    221443594                       # number of overall miss cycles
system.l20.overall_miss_latency::total      222090517                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9908                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9918                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1580                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1580                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9908                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9918                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9908                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9918                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.238898                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.239665                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.238898                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.239665                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.238898                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.239665                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93554.539079                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93433.116113                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93554.539079                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93433.116113                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93554.539079                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93433.116113                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 558                       # number of writebacks
system.l20.writebacks::total                      558                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2367                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2377                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2367                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2377                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2367                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2377                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    203888635                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    204461555                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    203888635                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    204461555                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    203888635                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    204461555                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.239665                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.239665                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.239665                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86137.995353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86016.640724                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86137.995353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86016.640724                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86137.995353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86016.640724                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2561                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          312226                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6657                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.901908                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.411853                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.348217                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   977.553500                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3069.686430                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009134                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.238661                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.749435                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4708                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4708                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1519                       # number of Writeback hits
system.l21.Writeback_hits::total                 1519                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4708                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4708                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4708                       # number of overall hits
system.l21.overall_hits::total                   4708                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2548                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2561                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2548                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2561                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2548                       # number of overall misses
system.l21.overall_misses::total                 2561                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1193682                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    226484824                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      227678506                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1193682                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    226484824                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       227678506                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1193682                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    226484824                       # number of overall miss cycles
system.l21.overall_miss_latency::total      227678506                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7256                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7269                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1519                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1519                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7256                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7269                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7256                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7269                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351158                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.352318                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351158                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.352318                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351158                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.352318                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88887.293564                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88902.188989                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88887.293564                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88902.188989                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88887.293564                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88902.188989                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 488                       # number of writebacks
system.l21.writebacks::total                      488                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2548                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2561                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2548                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2561                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2548                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2561                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    206714059                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    207806166                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    206714059                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    207806166                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    206714059                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    207806166                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.352318                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.352318                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.352318                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81127.966641                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81142.587271                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81127.966641                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81142.587271                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81127.966641                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81142.587271                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975898                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572531                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821040.965455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975898                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881372                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564870                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564870                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564870                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564881                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9908                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469368                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10164                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17165.423849                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.886430                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.113570                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167636                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944318                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38466                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38476                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38476                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1500127436                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1500127436                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       348202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       348202                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1500475638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1500475638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1500475638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1500475638                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982794                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982794                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982794                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031893                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031893                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019405                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019405                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019405                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019405                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38998.789476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38998.789476                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34820.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34820.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38997.703452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38997.703452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38997.703452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38997.703452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1580                       # number of writebacks
system.cpu0.dcache.writebacks::total             1580                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28558                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28568                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28568                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9908                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9908                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    283743177                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    283743177                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283743177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283743177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283743177                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283743177                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28637.785325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28637.785325                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28637.785325                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28637.785325                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28637.785325                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28637.785325                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966868                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006589338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029413.987903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966868                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1508583                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1508583                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1508583                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1508583                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1508583                       # number of overall hits
system.cpu1.icache.overall_hits::total        1508583                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1532122                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1532122                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1532122                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1532122                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1532122                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1532122                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1508600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1508600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1508600                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1508600                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1508600                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1508600                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90124.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90124.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90124.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1222352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1222352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1222352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 94027.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7256                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165466917                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7512                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22027.012380                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.016645                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.983355                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1041963                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1041963                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       687564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        687564                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2204                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1729527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1729527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1729527                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1729527                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16128                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16128                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16128                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16128                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16128                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    813093315                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    813093315                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    813093315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    813093315                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    813093315                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    813093315                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1745655                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1745655                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1745655                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1745655                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015243                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009239                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50415.012091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50415.012091                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50415.012091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50415.012091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50415.012091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50415.012091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1519                       # number of writebacks
system.cpu1.dcache.writebacks::total             1519                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8872                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8872                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8872                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8872                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7256                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7256                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    264328589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    264328589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    264328589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    264328589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    264328589                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    264328589                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36428.967613                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36428.967613                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36428.967613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36428.967613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36428.967613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36428.967613                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
