
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2304:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf700ffff; valaddr_reg:x3; val_offset:6912*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6912*0 + 3*0*FLEN/8, x4, x1, x2)

inst_2305:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf701ffff; valaddr_reg:x3; val_offset:6915*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6915*0 + 3*1*FLEN/8, x4, x1, x2)

inst_2306:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf703ffff; valaddr_reg:x3; val_offset:6918*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6918*0 + 3*2*FLEN/8, x4, x1, x2)

inst_2307:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf707ffff; valaddr_reg:x3; val_offset:6921*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6921*0 + 3*3*FLEN/8, x4, x1, x2)

inst_2308:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf70fffff; valaddr_reg:x3; val_offset:6924*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6924*0 + 3*4*FLEN/8, x4, x1, x2)

inst_2309:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf71fffff; valaddr_reg:x3; val_offset:6927*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6927*0 + 3*5*FLEN/8, x4, x1, x2)

inst_2310:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf73fffff; valaddr_reg:x3; val_offset:6930*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6930*0 + 3*6*FLEN/8, x4, x1, x2)

inst_2311:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf7400000; valaddr_reg:x3; val_offset:6933*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6933*0 + 3*7*FLEN/8, x4, x1, x2)

inst_2312:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf7600000; valaddr_reg:x3; val_offset:6936*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6936*0 + 3*8*FLEN/8, x4, x1, x2)

inst_2313:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf7700000; valaddr_reg:x3; val_offset:6939*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6939*0 + 3*9*FLEN/8, x4, x1, x2)

inst_2314:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf7780000; valaddr_reg:x3; val_offset:6942*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6942*0 + 3*10*FLEN/8, x4, x1, x2)

inst_2315:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77c0000; valaddr_reg:x3; val_offset:6945*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6945*0 + 3*11*FLEN/8, x4, x1, x2)

inst_2316:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77e0000; valaddr_reg:x3; val_offset:6948*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6948*0 + 3*12*FLEN/8, x4, x1, x2)

inst_2317:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77f0000; valaddr_reg:x3; val_offset:6951*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6951*0 + 3*13*FLEN/8, x4, x1, x2)

inst_2318:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77f8000; valaddr_reg:x3; val_offset:6954*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6954*0 + 3*14*FLEN/8, x4, x1, x2)

inst_2319:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fc000; valaddr_reg:x3; val_offset:6957*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6957*0 + 3*15*FLEN/8, x4, x1, x2)

inst_2320:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fe000; valaddr_reg:x3; val_offset:6960*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6960*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2321:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ff000; valaddr_reg:x3; val_offset:6963*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6963*0 + 3*17*FLEN/8, x4, x1, x2)

inst_2322:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ff800; valaddr_reg:x3; val_offset:6966*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6966*0 + 3*18*FLEN/8, x4, x1, x2)

inst_2323:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffc00; valaddr_reg:x3; val_offset:6969*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6969*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2324:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffe00; valaddr_reg:x3; val_offset:6972*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6972*0 + 3*20*FLEN/8, x4, x1, x2)

inst_2325:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fff00; valaddr_reg:x3; val_offset:6975*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6975*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2326:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fff80; valaddr_reg:x3; val_offset:6978*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6978*0 + 3*22*FLEN/8, x4, x1, x2)

inst_2327:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fffc0; valaddr_reg:x3; val_offset:6981*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6981*0 + 3*23*FLEN/8, x4, x1, x2)

inst_2328:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fffe0; valaddr_reg:x3; val_offset:6984*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6984*0 + 3*24*FLEN/8, x4, x1, x2)

inst_2329:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffff0; valaddr_reg:x3; val_offset:6987*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6987*0 + 3*25*FLEN/8, x4, x1, x2)

inst_2330:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffff8; valaddr_reg:x3; val_offset:6990*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6990*0 + 3*26*FLEN/8, x4, x1, x2)

inst_2331:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffffc; valaddr_reg:x3; val_offset:6993*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6993*0 + 3*27*FLEN/8, x4, x1, x2)

inst_2332:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77ffffe; valaddr_reg:x3; val_offset:6996*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6996*0 + 3*28*FLEN/8, x4, x1, x2)

inst_2333:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xee and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xf77fffff; valaddr_reg:x3; val_offset:6999*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6999*0 + 3*29*FLEN/8, x4, x1, x2)

inst_2334:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff000001; valaddr_reg:x3; val_offset:7002*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7002*0 + 3*30*FLEN/8, x4, x1, x2)

inst_2335:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff000003; valaddr_reg:x3; val_offset:7005*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7005*0 + 3*31*FLEN/8, x4, x1, x2)

inst_2336:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff000007; valaddr_reg:x3; val_offset:7008*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7008*0 + 3*32*FLEN/8, x4, x1, x2)

inst_2337:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff199999; valaddr_reg:x3; val_offset:7011*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7011*0 + 3*33*FLEN/8, x4, x1, x2)

inst_2338:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff249249; valaddr_reg:x3; val_offset:7014*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7014*0 + 3*34*FLEN/8, x4, x1, x2)

inst_2339:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff333333; valaddr_reg:x3; val_offset:7017*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7017*0 + 3*35*FLEN/8, x4, x1, x2)

inst_2340:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:7020*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7020*0 + 3*36*FLEN/8, x4, x1, x2)

inst_2341:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:7023*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7023*0 + 3*37*FLEN/8, x4, x1, x2)

inst_2342:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff444444; valaddr_reg:x3; val_offset:7026*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7026*0 + 3*38*FLEN/8, x4, x1, x2)

inst_2343:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:7029*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7029*0 + 3*39*FLEN/8, x4, x1, x2)

inst_2344:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:7032*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7032*0 + 3*40*FLEN/8, x4, x1, x2)

inst_2345:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff666666; valaddr_reg:x3; val_offset:7035*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7035*0 + 3*41*FLEN/8, x4, x1, x2)

inst_2346:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:7038*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7038*0 + 3*42*FLEN/8, x4, x1, x2)

inst_2347:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:7041*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7041*0 + 3*43*FLEN/8, x4, x1, x2)

inst_2348:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:7044*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7044*0 + 3*44*FLEN/8, x4, x1, x2)

inst_2349:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5ed740 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x130bf1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5ed740; op2val:0xc1930bf1;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:7047*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7047*0 + 3*45*FLEN/8, x4, x1, x2)

inst_2350:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbf800001; valaddr_reg:x3; val_offset:7050*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7050*0 + 3*46*FLEN/8, x4, x1, x2)

inst_2351:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbf800003; valaddr_reg:x3; val_offset:7053*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7053*0 + 3*47*FLEN/8, x4, x1, x2)

inst_2352:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbf800007; valaddr_reg:x3; val_offset:7056*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7056*0 + 3*48*FLEN/8, x4, x1, x2)

inst_2353:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbf999999; valaddr_reg:x3; val_offset:7059*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7059*0 + 3*49*FLEN/8, x4, x1, x2)

inst_2354:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:7062*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7062*0 + 3*50*FLEN/8, x4, x1, x2)

inst_2355:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:7065*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7065*0 + 3*51*FLEN/8, x4, x1, x2)

inst_2356:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:7068*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7068*0 + 3*52*FLEN/8, x4, x1, x2)

inst_2357:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:7071*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7071*0 + 3*53*FLEN/8, x4, x1, x2)

inst_2358:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:7074*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7074*0 + 3*54*FLEN/8, x4, x1, x2)

inst_2359:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:7077*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7077*0 + 3*55*FLEN/8, x4, x1, x2)

inst_2360:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:7080*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7080*0 + 3*56*FLEN/8, x4, x1, x2)

inst_2361:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:7083*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7083*0 + 3*57*FLEN/8, x4, x1, x2)

inst_2362:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:7086*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7086*0 + 3*58*FLEN/8, x4, x1, x2)

inst_2363:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:7089*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7089*0 + 3*59*FLEN/8, x4, x1, x2)

inst_2364:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:7092*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7092*0 + 3*60*FLEN/8, x4, x1, x2)

inst_2365:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:7095*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7095*0 + 3*61*FLEN/8, x4, x1, x2)

inst_2366:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2000000; valaddr_reg:x3; val_offset:7098*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7098*0 + 3*62*FLEN/8, x4, x1, x2)

inst_2367:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2000001; valaddr_reg:x3; val_offset:7101*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7101*0 + 3*63*FLEN/8, x4, x1, x2)

inst_2368:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2000003; valaddr_reg:x3; val_offset:7104*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7104*0 + 3*64*FLEN/8, x4, x1, x2)

inst_2369:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2000007; valaddr_reg:x3; val_offset:7107*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7107*0 + 3*65*FLEN/8, x4, x1, x2)

inst_2370:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc200000f; valaddr_reg:x3; val_offset:7110*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7110*0 + 3*66*FLEN/8, x4, x1, x2)

inst_2371:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc200001f; valaddr_reg:x3; val_offset:7113*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7113*0 + 3*67*FLEN/8, x4, x1, x2)

inst_2372:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc200003f; valaddr_reg:x3; val_offset:7116*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7116*0 + 3*68*FLEN/8, x4, x1, x2)

inst_2373:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc200007f; valaddr_reg:x3; val_offset:7119*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7119*0 + 3*69*FLEN/8, x4, x1, x2)

inst_2374:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc20000ff; valaddr_reg:x3; val_offset:7122*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7122*0 + 3*70*FLEN/8, x4, x1, x2)

inst_2375:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc20001ff; valaddr_reg:x3; val_offset:7125*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7125*0 + 3*71*FLEN/8, x4, x1, x2)

inst_2376:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc20003ff; valaddr_reg:x3; val_offset:7128*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7128*0 + 3*72*FLEN/8, x4, x1, x2)

inst_2377:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc20007ff; valaddr_reg:x3; val_offset:7131*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7131*0 + 3*73*FLEN/8, x4, x1, x2)

inst_2378:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2000fff; valaddr_reg:x3; val_offset:7134*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7134*0 + 3*74*FLEN/8, x4, x1, x2)

inst_2379:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2001fff; valaddr_reg:x3; val_offset:7137*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7137*0 + 3*75*FLEN/8, x4, x1, x2)

inst_2380:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2003fff; valaddr_reg:x3; val_offset:7140*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7140*0 + 3*76*FLEN/8, x4, x1, x2)

inst_2381:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2007fff; valaddr_reg:x3; val_offset:7143*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7143*0 + 3*77*FLEN/8, x4, x1, x2)

inst_2382:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc200ffff; valaddr_reg:x3; val_offset:7146*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7146*0 + 3*78*FLEN/8, x4, x1, x2)

inst_2383:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc201ffff; valaddr_reg:x3; val_offset:7149*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7149*0 + 3*79*FLEN/8, x4, x1, x2)

inst_2384:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc203ffff; valaddr_reg:x3; val_offset:7152*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7152*0 + 3*80*FLEN/8, x4, x1, x2)

inst_2385:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc207ffff; valaddr_reg:x3; val_offset:7155*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7155*0 + 3*81*FLEN/8, x4, x1, x2)

inst_2386:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc20fffff; valaddr_reg:x3; val_offset:7158*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7158*0 + 3*82*FLEN/8, x4, x1, x2)

inst_2387:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc21fffff; valaddr_reg:x3; val_offset:7161*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7161*0 + 3*83*FLEN/8, x4, x1, x2)

inst_2388:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc23fffff; valaddr_reg:x3; val_offset:7164*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7164*0 + 3*84*FLEN/8, x4, x1, x2)

inst_2389:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2400000; valaddr_reg:x3; val_offset:7167*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7167*0 + 3*85*FLEN/8, x4, x1, x2)

inst_2390:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2600000; valaddr_reg:x3; val_offset:7170*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7170*0 + 3*86*FLEN/8, x4, x1, x2)

inst_2391:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2700000; valaddr_reg:x3; val_offset:7173*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7173*0 + 3*87*FLEN/8, x4, x1, x2)

inst_2392:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc2780000; valaddr_reg:x3; val_offset:7176*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7176*0 + 3*88*FLEN/8, x4, x1, x2)

inst_2393:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27c0000; valaddr_reg:x3; val_offset:7179*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7179*0 + 3*89*FLEN/8, x4, x1, x2)

inst_2394:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27e0000; valaddr_reg:x3; val_offset:7182*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7182*0 + 3*90*FLEN/8, x4, x1, x2)

inst_2395:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27f0000; valaddr_reg:x3; val_offset:7185*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7185*0 + 3*91*FLEN/8, x4, x1, x2)

inst_2396:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27f8000; valaddr_reg:x3; val_offset:7188*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7188*0 + 3*92*FLEN/8, x4, x1, x2)

inst_2397:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fc000; valaddr_reg:x3; val_offset:7191*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7191*0 + 3*93*FLEN/8, x4, x1, x2)

inst_2398:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fe000; valaddr_reg:x3; val_offset:7194*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7194*0 + 3*94*FLEN/8, x4, x1, x2)

inst_2399:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ff000; valaddr_reg:x3; val_offset:7197*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7197*0 + 3*95*FLEN/8, x4, x1, x2)

inst_2400:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ff800; valaddr_reg:x3; val_offset:7200*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7200*0 + 3*96*FLEN/8, x4, x1, x2)

inst_2401:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffc00; valaddr_reg:x3; val_offset:7203*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7203*0 + 3*97*FLEN/8, x4, x1, x2)

inst_2402:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffe00; valaddr_reg:x3; val_offset:7206*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7206*0 + 3*98*FLEN/8, x4, x1, x2)

inst_2403:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fff00; valaddr_reg:x3; val_offset:7209*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7209*0 + 3*99*FLEN/8, x4, x1, x2)

inst_2404:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fff80; valaddr_reg:x3; val_offset:7212*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7212*0 + 3*100*FLEN/8, x4, x1, x2)

inst_2405:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fffc0; valaddr_reg:x3; val_offset:7215*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7215*0 + 3*101*FLEN/8, x4, x1, x2)

inst_2406:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fffe0; valaddr_reg:x3; val_offset:7218*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7218*0 + 3*102*FLEN/8, x4, x1, x2)

inst_2407:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffff0; valaddr_reg:x3; val_offset:7221*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7221*0 + 3*103*FLEN/8, x4, x1, x2)

inst_2408:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffff8; valaddr_reg:x3; val_offset:7224*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7224*0 + 3*104*FLEN/8, x4, x1, x2)

inst_2409:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffffc; valaddr_reg:x3; val_offset:7227*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7227*0 + 3*105*FLEN/8, x4, x1, x2)

inst_2410:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27ffffe; valaddr_reg:x3; val_offset:7230*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7230*0 + 3*106*FLEN/8, x4, x1, x2)

inst_2411:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x6b794c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0b2860 and fs3 == 1 and fe3 == 0x84 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d6b794c; op2val:0x818b2860;
op3val:0xc27fffff; valaddr_reg:x3; val_offset:7233*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7233*0 + 3*107*FLEN/8, x4, x1, x2)

inst_2412:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:7236*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7236*0 + 3*108*FLEN/8, x4, x1, x2)

inst_2413:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:7239*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7239*0 + 3*109*FLEN/8, x4, x1, x2)

inst_2414:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:7242*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7242*0 + 3*110*FLEN/8, x4, x1, x2)

inst_2415:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:7245*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7245*0 + 3*111*FLEN/8, x4, x1, x2)

inst_2416:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:7248*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7248*0 + 3*112*FLEN/8, x4, x1, x2)

inst_2417:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:7251*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7251*0 + 3*113*FLEN/8, x4, x1, x2)

inst_2418:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:7254*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7254*0 + 3*114*FLEN/8, x4, x1, x2)

inst_2419:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:7257*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7257*0 + 3*115*FLEN/8, x4, x1, x2)

inst_2420:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:7260*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7260*0 + 3*116*FLEN/8, x4, x1, x2)

inst_2421:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:7263*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7263*0 + 3*117*FLEN/8, x4, x1, x2)

inst_2422:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:7266*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7266*0 + 3*118*FLEN/8, x4, x1, x2)

inst_2423:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:7269*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7269*0 + 3*119*FLEN/8, x4, x1, x2)

inst_2424:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:7272*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7272*0 + 3*120*FLEN/8, x4, x1, x2)

inst_2425:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:7275*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7275*0 + 3*121*FLEN/8, x4, x1, x2)

inst_2426:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:7278*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7278*0 + 3*122*FLEN/8, x4, x1, x2)

inst_2427:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:7281*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7281*0 + 3*123*FLEN/8, x4, x1, x2)

inst_2428:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd000000; valaddr_reg:x3; val_offset:7284*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7284*0 + 3*124*FLEN/8, x4, x1, x2)

inst_2429:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd000001; valaddr_reg:x3; val_offset:7287*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7287*0 + 3*125*FLEN/8, x4, x1, x2)

inst_2430:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd000003; valaddr_reg:x3; val_offset:7290*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7290*0 + 3*126*FLEN/8, x4, x1, x2)

inst_2431:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd000007; valaddr_reg:x3; val_offset:7293*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7293*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_2432:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd00000f; valaddr_reg:x3; val_offset:7296*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7296*0 + 3*128*FLEN/8, x4, x1, x2)

inst_2433:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd00001f; valaddr_reg:x3; val_offset:7299*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7299*0 + 3*129*FLEN/8, x4, x1, x2)

inst_2434:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd00003f; valaddr_reg:x3; val_offset:7302*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7302*0 + 3*130*FLEN/8, x4, x1, x2)

inst_2435:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd00007f; valaddr_reg:x3; val_offset:7305*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7305*0 + 3*131*FLEN/8, x4, x1, x2)

inst_2436:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd0000ff; valaddr_reg:x3; val_offset:7308*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7308*0 + 3*132*FLEN/8, x4, x1, x2)

inst_2437:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd0001ff; valaddr_reg:x3; val_offset:7311*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7311*0 + 3*133*FLEN/8, x4, x1, x2)

inst_2438:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd0003ff; valaddr_reg:x3; val_offset:7314*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7314*0 + 3*134*FLEN/8, x4, x1, x2)

inst_2439:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd0007ff; valaddr_reg:x3; val_offset:7317*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7317*0 + 3*135*FLEN/8, x4, x1, x2)

inst_2440:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd000fff; valaddr_reg:x3; val_offset:7320*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7320*0 + 3*136*FLEN/8, x4, x1, x2)

inst_2441:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd001fff; valaddr_reg:x3; val_offset:7323*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7323*0 + 3*137*FLEN/8, x4, x1, x2)

inst_2442:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd003fff; valaddr_reg:x3; val_offset:7326*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7326*0 + 3*138*FLEN/8, x4, x1, x2)

inst_2443:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd007fff; valaddr_reg:x3; val_offset:7329*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7329*0 + 3*139*FLEN/8, x4, x1, x2)

inst_2444:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd00ffff; valaddr_reg:x3; val_offset:7332*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7332*0 + 3*140*FLEN/8, x4, x1, x2)

inst_2445:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd01ffff; valaddr_reg:x3; val_offset:7335*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7335*0 + 3*141*FLEN/8, x4, x1, x2)

inst_2446:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd03ffff; valaddr_reg:x3; val_offset:7338*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7338*0 + 3*142*FLEN/8, x4, x1, x2)

inst_2447:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd07ffff; valaddr_reg:x3; val_offset:7341*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7341*0 + 3*143*FLEN/8, x4, x1, x2)

inst_2448:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd0fffff; valaddr_reg:x3; val_offset:7344*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7344*0 + 3*144*FLEN/8, x4, x1, x2)

inst_2449:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd1fffff; valaddr_reg:x3; val_offset:7347*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7347*0 + 3*145*FLEN/8, x4, x1, x2)

inst_2450:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd3fffff; valaddr_reg:x3; val_offset:7350*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7350*0 + 3*146*FLEN/8, x4, x1, x2)

inst_2451:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd400000; valaddr_reg:x3; val_offset:7353*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7353*0 + 3*147*FLEN/8, x4, x1, x2)

inst_2452:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd600000; valaddr_reg:x3; val_offset:7356*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7356*0 + 3*148*FLEN/8, x4, x1, x2)

inst_2453:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd700000; valaddr_reg:x3; val_offset:7359*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7359*0 + 3*149*FLEN/8, x4, x1, x2)

inst_2454:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd780000; valaddr_reg:x3; val_offset:7362*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7362*0 + 3*150*FLEN/8, x4, x1, x2)

inst_2455:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7c0000; valaddr_reg:x3; val_offset:7365*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7365*0 + 3*151*FLEN/8, x4, x1, x2)

inst_2456:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7e0000; valaddr_reg:x3; val_offset:7368*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7368*0 + 3*152*FLEN/8, x4, x1, x2)

inst_2457:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7f0000; valaddr_reg:x3; val_offset:7371*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7371*0 + 3*153*FLEN/8, x4, x1, x2)

inst_2458:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7f8000; valaddr_reg:x3; val_offset:7374*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7374*0 + 3*154*FLEN/8, x4, x1, x2)

inst_2459:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fc000; valaddr_reg:x3; val_offset:7377*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7377*0 + 3*155*FLEN/8, x4, x1, x2)

inst_2460:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fe000; valaddr_reg:x3; val_offset:7380*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7380*0 + 3*156*FLEN/8, x4, x1, x2)

inst_2461:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ff000; valaddr_reg:x3; val_offset:7383*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7383*0 + 3*157*FLEN/8, x4, x1, x2)

inst_2462:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ff800; valaddr_reg:x3; val_offset:7386*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7386*0 + 3*158*FLEN/8, x4, x1, x2)

inst_2463:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffc00; valaddr_reg:x3; val_offset:7389*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7389*0 + 3*159*FLEN/8, x4, x1, x2)

inst_2464:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffe00; valaddr_reg:x3; val_offset:7392*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7392*0 + 3*160*FLEN/8, x4, x1, x2)

inst_2465:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fff00; valaddr_reg:x3; val_offset:7395*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7395*0 + 3*161*FLEN/8, x4, x1, x2)

inst_2466:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fff80; valaddr_reg:x3; val_offset:7398*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7398*0 + 3*162*FLEN/8, x4, x1, x2)

inst_2467:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fffc0; valaddr_reg:x3; val_offset:7401*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7401*0 + 3*163*FLEN/8, x4, x1, x2)

inst_2468:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fffe0; valaddr_reg:x3; val_offset:7404*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7404*0 + 3*164*FLEN/8, x4, x1, x2)

inst_2469:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffff0; valaddr_reg:x3; val_offset:7407*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7407*0 + 3*165*FLEN/8, x4, x1, x2)

inst_2470:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffff8; valaddr_reg:x3; val_offset:7410*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7410*0 + 3*166*FLEN/8, x4, x1, x2)

inst_2471:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffffc; valaddr_reg:x3; val_offset:7413*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7413*0 + 3*167*FLEN/8, x4, x1, x2)

inst_2472:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7ffffe; valaddr_reg:x3; val_offset:7416*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7416*0 + 3*168*FLEN/8, x4, x1, x2)

inst_2473:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x79f6ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d79f6ff; op2val:0x0;
op3val:0xd7fffff; valaddr_reg:x3; val_offset:7419*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7419*0 + 3*169*FLEN/8, x4, x1, x2)

inst_2474:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:7422*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7422*0 + 3*170*FLEN/8, x4, x1, x2)

inst_2475:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:7425*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7425*0 + 3*171*FLEN/8, x4, x1, x2)

inst_2476:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:7428*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7428*0 + 3*172*FLEN/8, x4, x1, x2)

inst_2477:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:7431*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7431*0 + 3*173*FLEN/8, x4, x1, x2)

inst_2478:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:7434*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7434*0 + 3*174*FLEN/8, x4, x1, x2)

inst_2479:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:7437*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7437*0 + 3*175*FLEN/8, x4, x1, x2)

inst_2480:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:7440*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7440*0 + 3*176*FLEN/8, x4, x1, x2)

inst_2481:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:7443*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7443*0 + 3*177*FLEN/8, x4, x1, x2)

inst_2482:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:7446*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7446*0 + 3*178*FLEN/8, x4, x1, x2)

inst_2483:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:7449*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7449*0 + 3*179*FLEN/8, x4, x1, x2)

inst_2484:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:7452*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7452*0 + 3*180*FLEN/8, x4, x1, x2)

inst_2485:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:7455*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7455*0 + 3*181*FLEN/8, x4, x1, x2)

inst_2486:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:7458*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7458*0 + 3*182*FLEN/8, x4, x1, x2)

inst_2487:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:7461*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7461*0 + 3*183*FLEN/8, x4, x1, x2)

inst_2488:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:7464*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7464*0 + 3*184*FLEN/8, x4, x1, x2)

inst_2489:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:7467*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7467*0 + 3*185*FLEN/8, x4, x1, x2)

inst_2490:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d000000; valaddr_reg:x3; val_offset:7470*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7470*0 + 3*186*FLEN/8, x4, x1, x2)

inst_2491:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d000001; valaddr_reg:x3; val_offset:7473*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7473*0 + 3*187*FLEN/8, x4, x1, x2)

inst_2492:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d000003; valaddr_reg:x3; val_offset:7476*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7476*0 + 3*188*FLEN/8, x4, x1, x2)

inst_2493:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d000007; valaddr_reg:x3; val_offset:7479*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7479*0 + 3*189*FLEN/8, x4, x1, x2)

inst_2494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d00000f; valaddr_reg:x3; val_offset:7482*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7482*0 + 3*190*FLEN/8, x4, x1, x2)

inst_2495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d00001f; valaddr_reg:x3; val_offset:7485*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7485*0 + 3*191*FLEN/8, x4, x1, x2)

inst_2496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d00003f; valaddr_reg:x3; val_offset:7488*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7488*0 + 3*192*FLEN/8, x4, x1, x2)

inst_2497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d00007f; valaddr_reg:x3; val_offset:7491*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7491*0 + 3*193*FLEN/8, x4, x1, x2)

inst_2498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d0000ff; valaddr_reg:x3; val_offset:7494*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7494*0 + 3*194*FLEN/8, x4, x1, x2)

inst_2499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d0001ff; valaddr_reg:x3; val_offset:7497*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7497*0 + 3*195*FLEN/8, x4, x1, x2)

inst_2500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d0003ff; valaddr_reg:x3; val_offset:7500*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7500*0 + 3*196*FLEN/8, x4, x1, x2)

inst_2501:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d0007ff; valaddr_reg:x3; val_offset:7503*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7503*0 + 3*197*FLEN/8, x4, x1, x2)

inst_2502:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d000fff; valaddr_reg:x3; val_offset:7506*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7506*0 + 3*198*FLEN/8, x4, x1, x2)

inst_2503:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d001fff; valaddr_reg:x3; val_offset:7509*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7509*0 + 3*199*FLEN/8, x4, x1, x2)

inst_2504:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d003fff; valaddr_reg:x3; val_offset:7512*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7512*0 + 3*200*FLEN/8, x4, x1, x2)

inst_2505:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d007fff; valaddr_reg:x3; val_offset:7515*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7515*0 + 3*201*FLEN/8, x4, x1, x2)

inst_2506:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d00ffff; valaddr_reg:x3; val_offset:7518*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7518*0 + 3*202*FLEN/8, x4, x1, x2)

inst_2507:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d01ffff; valaddr_reg:x3; val_offset:7521*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7521*0 + 3*203*FLEN/8, x4, x1, x2)

inst_2508:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d03ffff; valaddr_reg:x3; val_offset:7524*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7524*0 + 3*204*FLEN/8, x4, x1, x2)

inst_2509:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d07ffff; valaddr_reg:x3; val_offset:7527*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7527*0 + 3*205*FLEN/8, x4, x1, x2)

inst_2510:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d0fffff; valaddr_reg:x3; val_offset:7530*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7530*0 + 3*206*FLEN/8, x4, x1, x2)

inst_2511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d1fffff; valaddr_reg:x3; val_offset:7533*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7533*0 + 3*207*FLEN/8, x4, x1, x2)

inst_2512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d3fffff; valaddr_reg:x3; val_offset:7536*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7536*0 + 3*208*FLEN/8, x4, x1, x2)

inst_2513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d400000; valaddr_reg:x3; val_offset:7539*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7539*0 + 3*209*FLEN/8, x4, x1, x2)

inst_2514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d600000; valaddr_reg:x3; val_offset:7542*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7542*0 + 3*210*FLEN/8, x4, x1, x2)

inst_2515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d700000; valaddr_reg:x3; val_offset:7545*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7545*0 + 3*211*FLEN/8, x4, x1, x2)

inst_2516:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d780000; valaddr_reg:x3; val_offset:7548*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7548*0 + 3*212*FLEN/8, x4, x1, x2)

inst_2517:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7c0000; valaddr_reg:x3; val_offset:7551*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7551*0 + 3*213*FLEN/8, x4, x1, x2)

inst_2518:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7e0000; valaddr_reg:x3; val_offset:7554*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7554*0 + 3*214*FLEN/8, x4, x1, x2)

inst_2519:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7f0000; valaddr_reg:x3; val_offset:7557*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7557*0 + 3*215*FLEN/8, x4, x1, x2)

inst_2520:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7f8000; valaddr_reg:x3; val_offset:7560*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7560*0 + 3*216*FLEN/8, x4, x1, x2)

inst_2521:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fc000; valaddr_reg:x3; val_offset:7563*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7563*0 + 3*217*FLEN/8, x4, x1, x2)

inst_2522:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fe000; valaddr_reg:x3; val_offset:7566*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7566*0 + 3*218*FLEN/8, x4, x1, x2)

inst_2523:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ff000; valaddr_reg:x3; val_offset:7569*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7569*0 + 3*219*FLEN/8, x4, x1, x2)

inst_2524:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ff800; valaddr_reg:x3; val_offset:7572*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7572*0 + 3*220*FLEN/8, x4, x1, x2)

inst_2525:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffc00; valaddr_reg:x3; val_offset:7575*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7575*0 + 3*221*FLEN/8, x4, x1, x2)

inst_2526:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffe00; valaddr_reg:x3; val_offset:7578*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7578*0 + 3*222*FLEN/8, x4, x1, x2)

inst_2527:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fff00; valaddr_reg:x3; val_offset:7581*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7581*0 + 3*223*FLEN/8, x4, x1, x2)

inst_2528:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fff80; valaddr_reg:x3; val_offset:7584*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7584*0 + 3*224*FLEN/8, x4, x1, x2)

inst_2529:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fffc0; valaddr_reg:x3; val_offset:7587*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7587*0 + 3*225*FLEN/8, x4, x1, x2)

inst_2530:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fffe0; valaddr_reg:x3; val_offset:7590*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7590*0 + 3*226*FLEN/8, x4, x1, x2)

inst_2531:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffff0; valaddr_reg:x3; val_offset:7593*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7593*0 + 3*227*FLEN/8, x4, x1, x2)

inst_2532:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffff8; valaddr_reg:x3; val_offset:7596*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7596*0 + 3*228*FLEN/8, x4, x1, x2)

inst_2533:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffffc; valaddr_reg:x3; val_offset:7599*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7599*0 + 3*229*FLEN/8, x4, x1, x2)

inst_2534:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7ffffe; valaddr_reg:x3; val_offset:7602*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7602*0 + 3*230*FLEN/8, x4, x1, x2)

inst_2535:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x04d070 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d84d070; op2val:0x80000000;
op3val:0x8d7fffff; valaddr_reg:x3; val_offset:7605*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7605*0 + 3*231*FLEN/8, x4, x1, x2)

inst_2536:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:7608*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7608*0 + 3*232*FLEN/8, x4, x1, x2)

inst_2537:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:7611*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7611*0 + 3*233*FLEN/8, x4, x1, x2)

inst_2538:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:7614*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7614*0 + 3*234*FLEN/8, x4, x1, x2)

inst_2539:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:7617*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7617*0 + 3*235*FLEN/8, x4, x1, x2)

inst_2540:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:7620*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7620*0 + 3*236*FLEN/8, x4, x1, x2)

inst_2541:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:7623*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7623*0 + 3*237*FLEN/8, x4, x1, x2)

inst_2542:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:7626*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7626*0 + 3*238*FLEN/8, x4, x1, x2)

inst_2543:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:7629*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7629*0 + 3*239*FLEN/8, x4, x1, x2)

inst_2544:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:7632*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7632*0 + 3*240*FLEN/8, x4, x1, x2)

inst_2545:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:7635*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7635*0 + 3*241*FLEN/8, x4, x1, x2)

inst_2546:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:7638*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7638*0 + 3*242*FLEN/8, x4, x1, x2)

inst_2547:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:7641*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7641*0 + 3*243*FLEN/8, x4, x1, x2)

inst_2548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:7644*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7644*0 + 3*244*FLEN/8, x4, x1, x2)

inst_2549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:7647*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7647*0 + 3*245*FLEN/8, x4, x1, x2)

inst_2550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:7650*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7650*0 + 3*246*FLEN/8, x4, x1, x2)

inst_2551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:7653*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7653*0 + 3*247*FLEN/8, x4, x1, x2)

inst_2552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81800000; valaddr_reg:x3; val_offset:7656*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7656*0 + 3*248*FLEN/8, x4, x1, x2)

inst_2553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81800001; valaddr_reg:x3; val_offset:7659*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7659*0 + 3*249*FLEN/8, x4, x1, x2)

inst_2554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81800003; valaddr_reg:x3; val_offset:7662*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7662*0 + 3*250*FLEN/8, x4, x1, x2)

inst_2555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81800007; valaddr_reg:x3; val_offset:7665*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7665*0 + 3*251*FLEN/8, x4, x1, x2)

inst_2556:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8180000f; valaddr_reg:x3; val_offset:7668*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7668*0 + 3*252*FLEN/8, x4, x1, x2)

inst_2557:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8180001f; valaddr_reg:x3; val_offset:7671*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7671*0 + 3*253*FLEN/8, x4, x1, x2)

inst_2558:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8180003f; valaddr_reg:x3; val_offset:7674*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7674*0 + 3*254*FLEN/8, x4, x1, x2)

inst_2559:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8180007f; valaddr_reg:x3; val_offset:7677*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7677*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_2560:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x818000ff; valaddr_reg:x3; val_offset:7680*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7680*0 + 3*256*FLEN/8, x4, x1, x2)

inst_2561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x818001ff; valaddr_reg:x3; val_offset:7683*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7683*0 + 3*257*FLEN/8, x4, x1, x2)

inst_2562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x818003ff; valaddr_reg:x3; val_offset:7686*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7686*0 + 3*258*FLEN/8, x4, x1, x2)

inst_2563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x818007ff; valaddr_reg:x3; val_offset:7689*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7689*0 + 3*259*FLEN/8, x4, x1, x2)

inst_2564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81800fff; valaddr_reg:x3; val_offset:7692*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7692*0 + 3*260*FLEN/8, x4, x1, x2)

inst_2565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81801fff; valaddr_reg:x3; val_offset:7695*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7695*0 + 3*261*FLEN/8, x4, x1, x2)

inst_2566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81803fff; valaddr_reg:x3; val_offset:7698*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7698*0 + 3*262*FLEN/8, x4, x1, x2)

inst_2567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81807fff; valaddr_reg:x3; val_offset:7701*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7701*0 + 3*263*FLEN/8, x4, x1, x2)

inst_2568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8180ffff; valaddr_reg:x3; val_offset:7704*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7704*0 + 3*264*FLEN/8, x4, x1, x2)

inst_2569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8181ffff; valaddr_reg:x3; val_offset:7707*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7707*0 + 3*265*FLEN/8, x4, x1, x2)

inst_2570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8183ffff; valaddr_reg:x3; val_offset:7710*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7710*0 + 3*266*FLEN/8, x4, x1, x2)

inst_2571:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x8187ffff; valaddr_reg:x3; val_offset:7713*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7713*0 + 3*267*FLEN/8, x4, x1, x2)

inst_2572:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x818fffff; valaddr_reg:x3; val_offset:7716*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7716*0 + 3*268*FLEN/8, x4, x1, x2)

inst_2573:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x819fffff; valaddr_reg:x3; val_offset:7719*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7719*0 + 3*269*FLEN/8, x4, x1, x2)

inst_2574:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81bfffff; valaddr_reg:x3; val_offset:7722*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7722*0 + 3*270*FLEN/8, x4, x1, x2)

inst_2575:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81c00000; valaddr_reg:x3; val_offset:7725*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7725*0 + 3*271*FLEN/8, x4, x1, x2)

inst_2576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81e00000; valaddr_reg:x3; val_offset:7728*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7728*0 + 3*272*FLEN/8, x4, x1, x2)

inst_2577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81f00000; valaddr_reg:x3; val_offset:7731*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7731*0 + 3*273*FLEN/8, x4, x1, x2)

inst_2578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81f80000; valaddr_reg:x3; val_offset:7734*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7734*0 + 3*274*FLEN/8, x4, x1, x2)

inst_2579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fc0000; valaddr_reg:x3; val_offset:7737*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7737*0 + 3*275*FLEN/8, x4, x1, x2)

inst_2580:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fe0000; valaddr_reg:x3; val_offset:7740*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7740*0 + 3*276*FLEN/8, x4, x1, x2)

inst_2581:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ff0000; valaddr_reg:x3; val_offset:7743*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7743*0 + 3*277*FLEN/8, x4, x1, x2)

inst_2582:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ff8000; valaddr_reg:x3; val_offset:7746*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7746*0 + 3*278*FLEN/8, x4, x1, x2)

inst_2583:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffc000; valaddr_reg:x3; val_offset:7749*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7749*0 + 3*279*FLEN/8, x4, x1, x2)

inst_2584:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffe000; valaddr_reg:x3; val_offset:7752*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7752*0 + 3*280*FLEN/8, x4, x1, x2)

inst_2585:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fff000; valaddr_reg:x3; val_offset:7755*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7755*0 + 3*281*FLEN/8, x4, x1, x2)

inst_2586:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fff800; valaddr_reg:x3; val_offset:7758*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7758*0 + 3*282*FLEN/8, x4, x1, x2)

inst_2587:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffc00; valaddr_reg:x3; val_offset:7761*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7761*0 + 3*283*FLEN/8, x4, x1, x2)

inst_2588:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffe00; valaddr_reg:x3; val_offset:7764*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7764*0 + 3*284*FLEN/8, x4, x1, x2)

inst_2589:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffff00; valaddr_reg:x3; val_offset:7767*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7767*0 + 3*285*FLEN/8, x4, x1, x2)

inst_2590:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:7770*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7770*0 + 3*286*FLEN/8, x4, x1, x2)

inst_2591:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:7773*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7773*0 + 3*287*FLEN/8, x4, x1, x2)

inst_2592:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:7776*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7776*0 + 3*288*FLEN/8, x4, x1, x2)

inst_2593:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:7779*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7779*0 + 3*289*FLEN/8, x4, x1, x2)

inst_2594:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:7782*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7782*0 + 3*290*FLEN/8, x4, x1, x2)

inst_2595:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:7785*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7785*0 + 3*291*FLEN/8, x4, x1, x2)

inst_2596:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:7788*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7788*0 + 3*292*FLEN/8, x4, x1, x2)

inst_2597:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09156f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d89156f; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:7791*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7791*0 + 3*293*FLEN/8, x4, x1, x2)

inst_2598:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34000000; valaddr_reg:x3; val_offset:7794*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7794*0 + 3*294*FLEN/8, x4, x1, x2)

inst_2599:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34000001; valaddr_reg:x3; val_offset:7797*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7797*0 + 3*295*FLEN/8, x4, x1, x2)

inst_2600:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34000003; valaddr_reg:x3; val_offset:7800*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7800*0 + 3*296*FLEN/8, x4, x1, x2)

inst_2601:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34000007; valaddr_reg:x3; val_offset:7803*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7803*0 + 3*297*FLEN/8, x4, x1, x2)

inst_2602:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3400000f; valaddr_reg:x3; val_offset:7806*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7806*0 + 3*298*FLEN/8, x4, x1, x2)

inst_2603:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3400001f; valaddr_reg:x3; val_offset:7809*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7809*0 + 3*299*FLEN/8, x4, x1, x2)

inst_2604:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3400003f; valaddr_reg:x3; val_offset:7812*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7812*0 + 3*300*FLEN/8, x4, x1, x2)

inst_2605:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3400007f; valaddr_reg:x3; val_offset:7815*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7815*0 + 3*301*FLEN/8, x4, x1, x2)

inst_2606:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x340000ff; valaddr_reg:x3; val_offset:7818*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7818*0 + 3*302*FLEN/8, x4, x1, x2)

inst_2607:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x340001ff; valaddr_reg:x3; val_offset:7821*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7821*0 + 3*303*FLEN/8, x4, x1, x2)

inst_2608:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x340003ff; valaddr_reg:x3; val_offset:7824*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7824*0 + 3*304*FLEN/8, x4, x1, x2)

inst_2609:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x340007ff; valaddr_reg:x3; val_offset:7827*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7827*0 + 3*305*FLEN/8, x4, x1, x2)

inst_2610:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34000fff; valaddr_reg:x3; val_offset:7830*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7830*0 + 3*306*FLEN/8, x4, x1, x2)

inst_2611:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34001fff; valaddr_reg:x3; val_offset:7833*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7833*0 + 3*307*FLEN/8, x4, x1, x2)

inst_2612:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34003fff; valaddr_reg:x3; val_offset:7836*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7836*0 + 3*308*FLEN/8, x4, x1, x2)

inst_2613:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34007fff; valaddr_reg:x3; val_offset:7839*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7839*0 + 3*309*FLEN/8, x4, x1, x2)

inst_2614:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3400ffff; valaddr_reg:x3; val_offset:7842*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7842*0 + 3*310*FLEN/8, x4, x1, x2)

inst_2615:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3401ffff; valaddr_reg:x3; val_offset:7845*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7845*0 + 3*311*FLEN/8, x4, x1, x2)

inst_2616:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3403ffff; valaddr_reg:x3; val_offset:7848*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7848*0 + 3*312*FLEN/8, x4, x1, x2)

inst_2617:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3407ffff; valaddr_reg:x3; val_offset:7851*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7851*0 + 3*313*FLEN/8, x4, x1, x2)

inst_2618:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x340fffff; valaddr_reg:x3; val_offset:7854*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7854*0 + 3*314*FLEN/8, x4, x1, x2)

inst_2619:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x341fffff; valaddr_reg:x3; val_offset:7857*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7857*0 + 3*315*FLEN/8, x4, x1, x2)

inst_2620:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x343fffff; valaddr_reg:x3; val_offset:7860*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7860*0 + 3*316*FLEN/8, x4, x1, x2)

inst_2621:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34400000; valaddr_reg:x3; val_offset:7863*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7863*0 + 3*317*FLEN/8, x4, x1, x2)

inst_2622:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34600000; valaddr_reg:x3; val_offset:7866*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7866*0 + 3*318*FLEN/8, x4, x1, x2)

inst_2623:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34700000; valaddr_reg:x3; val_offset:7869*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7869*0 + 3*319*FLEN/8, x4, x1, x2)

inst_2624:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x34780000; valaddr_reg:x3; val_offset:7872*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7872*0 + 3*320*FLEN/8, x4, x1, x2)

inst_2625:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347c0000; valaddr_reg:x3; val_offset:7875*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7875*0 + 3*321*FLEN/8, x4, x1, x2)

inst_2626:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347e0000; valaddr_reg:x3; val_offset:7878*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7878*0 + 3*322*FLEN/8, x4, x1, x2)

inst_2627:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347f0000; valaddr_reg:x3; val_offset:7881*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7881*0 + 3*323*FLEN/8, x4, x1, x2)

inst_2628:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347f8000; valaddr_reg:x3; val_offset:7884*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7884*0 + 3*324*FLEN/8, x4, x1, x2)

inst_2629:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fc000; valaddr_reg:x3; val_offset:7887*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7887*0 + 3*325*FLEN/8, x4, x1, x2)

inst_2630:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fe000; valaddr_reg:x3; val_offset:7890*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7890*0 + 3*326*FLEN/8, x4, x1, x2)

inst_2631:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ff000; valaddr_reg:x3; val_offset:7893*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7893*0 + 3*327*FLEN/8, x4, x1, x2)

inst_2632:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ff800; valaddr_reg:x3; val_offset:7896*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7896*0 + 3*328*FLEN/8, x4, x1, x2)

inst_2633:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffc00; valaddr_reg:x3; val_offset:7899*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7899*0 + 3*329*FLEN/8, x4, x1, x2)

inst_2634:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffe00; valaddr_reg:x3; val_offset:7902*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7902*0 + 3*330*FLEN/8, x4, x1, x2)

inst_2635:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fff00; valaddr_reg:x3; val_offset:7905*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7905*0 + 3*331*FLEN/8, x4, x1, x2)

inst_2636:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fff80; valaddr_reg:x3; val_offset:7908*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7908*0 + 3*332*FLEN/8, x4, x1, x2)

inst_2637:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fffc0; valaddr_reg:x3; val_offset:7911*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7911*0 + 3*333*FLEN/8, x4, x1, x2)

inst_2638:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fffe0; valaddr_reg:x3; val_offset:7914*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7914*0 + 3*334*FLEN/8, x4, x1, x2)

inst_2639:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffff0; valaddr_reg:x3; val_offset:7917*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7917*0 + 3*335*FLEN/8, x4, x1, x2)

inst_2640:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffff8; valaddr_reg:x3; val_offset:7920*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7920*0 + 3*336*FLEN/8, x4, x1, x2)

inst_2641:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffffc; valaddr_reg:x3; val_offset:7923*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7923*0 + 3*337*FLEN/8, x4, x1, x2)

inst_2642:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347ffffe; valaddr_reg:x3; val_offset:7926*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7926*0 + 3*338*FLEN/8, x4, x1, x2)

inst_2643:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x68 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x347fffff; valaddr_reg:x3; val_offset:7929*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7929*0 + 3*339*FLEN/8, x4, x1, x2)

inst_2644:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3f800001; valaddr_reg:x3; val_offset:7932*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7932*0 + 3*340*FLEN/8, x4, x1, x2)

inst_2645:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3f800003; valaddr_reg:x3; val_offset:7935*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7935*0 + 3*341*FLEN/8, x4, x1, x2)

inst_2646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3f800007; valaddr_reg:x3; val_offset:7938*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7938*0 + 3*342*FLEN/8, x4, x1, x2)

inst_2647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3f999999; valaddr_reg:x3; val_offset:7941*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7941*0 + 3*343*FLEN/8, x4, x1, x2)

inst_2648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:7944*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7944*0 + 3*344*FLEN/8, x4, x1, x2)

inst_2649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:7947*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7947*0 + 3*345*FLEN/8, x4, x1, x2)

inst_2650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:7950*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7950*0 + 3*346*FLEN/8, x4, x1, x2)

inst_2651:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:7953*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7953*0 + 3*347*FLEN/8, x4, x1, x2)

inst_2652:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:7956*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7956*0 + 3*348*FLEN/8, x4, x1, x2)

inst_2653:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:7959*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7959*0 + 3*349*FLEN/8, x4, x1, x2)

inst_2654:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:7962*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7962*0 + 3*350*FLEN/8, x4, x1, x2)

inst_2655:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:7965*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7965*0 + 3*351*FLEN/8, x4, x1, x2)

inst_2656:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:7968*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7968*0 + 3*352*FLEN/8, x4, x1, x2)

inst_2657:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:7971*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7971*0 + 3*353*FLEN/8, x4, x1, x2)

inst_2658:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:7974*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7974*0 + 3*354*FLEN/8, x4, x1, x2)

inst_2659:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0cb323 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x68e4a1 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8cb323; op2val:0x168e4a1;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:7977*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7977*0 + 3*355*FLEN/8, x4, x1, x2)

inst_2660:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:7980*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7980*0 + 3*356*FLEN/8, x4, x1, x2)

inst_2661:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:7983*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7983*0 + 3*357*FLEN/8, x4, x1, x2)

inst_2662:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:7986*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7986*0 + 3*358*FLEN/8, x4, x1, x2)

inst_2663:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:7989*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7989*0 + 3*359*FLEN/8, x4, x1, x2)

inst_2664:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:7992*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7992*0 + 3*360*FLEN/8, x4, x1, x2)

inst_2665:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:7995*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7995*0 + 3*361*FLEN/8, x4, x1, x2)

inst_2666:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:7998*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7998*0 + 3*362*FLEN/8, x4, x1, x2)

inst_2667:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:8001*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8001*0 + 3*363*FLEN/8, x4, x1, x2)

inst_2668:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:8004*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8004*0 + 3*364*FLEN/8, x4, x1, x2)

inst_2669:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:8007*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8007*0 + 3*365*FLEN/8, x4, x1, x2)

inst_2670:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:8010*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8010*0 + 3*366*FLEN/8, x4, x1, x2)

inst_2671:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:8013*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8013*0 + 3*367*FLEN/8, x4, x1, x2)

inst_2672:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:8016*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8016*0 + 3*368*FLEN/8, x4, x1, x2)

inst_2673:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:8019*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8019*0 + 3*369*FLEN/8, x4, x1, x2)

inst_2674:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:8022*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8022*0 + 3*370*FLEN/8, x4, x1, x2)

inst_2675:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:8025*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8025*0 + 3*371*FLEN/8, x4, x1, x2)

inst_2676:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84000000; valaddr_reg:x3; val_offset:8028*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8028*0 + 3*372*FLEN/8, x4, x1, x2)

inst_2677:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84000001; valaddr_reg:x3; val_offset:8031*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8031*0 + 3*373*FLEN/8, x4, x1, x2)

inst_2678:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84000003; valaddr_reg:x3; val_offset:8034*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8034*0 + 3*374*FLEN/8, x4, x1, x2)

inst_2679:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84000007; valaddr_reg:x3; val_offset:8037*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8037*0 + 3*375*FLEN/8, x4, x1, x2)

inst_2680:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8400000f; valaddr_reg:x3; val_offset:8040*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8040*0 + 3*376*FLEN/8, x4, x1, x2)

inst_2681:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8400001f; valaddr_reg:x3; val_offset:8043*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8043*0 + 3*377*FLEN/8, x4, x1, x2)

inst_2682:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8400003f; valaddr_reg:x3; val_offset:8046*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8046*0 + 3*378*FLEN/8, x4, x1, x2)

inst_2683:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8400007f; valaddr_reg:x3; val_offset:8049*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8049*0 + 3*379*FLEN/8, x4, x1, x2)

inst_2684:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x840000ff; valaddr_reg:x3; val_offset:8052*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8052*0 + 3*380*FLEN/8, x4, x1, x2)

inst_2685:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x840001ff; valaddr_reg:x3; val_offset:8055*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8055*0 + 3*381*FLEN/8, x4, x1, x2)

inst_2686:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x840003ff; valaddr_reg:x3; val_offset:8058*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8058*0 + 3*382*FLEN/8, x4, x1, x2)

inst_2687:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x840007ff; valaddr_reg:x3; val_offset:8061*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8061*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_2688:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84000fff; valaddr_reg:x3; val_offset:8064*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8064*0 + 3*384*FLEN/8, x4, x1, x2)

inst_2689:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84001fff; valaddr_reg:x3; val_offset:8067*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8067*0 + 3*385*FLEN/8, x4, x1, x2)

inst_2690:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84003fff; valaddr_reg:x3; val_offset:8070*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8070*0 + 3*386*FLEN/8, x4, x1, x2)

inst_2691:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84007fff; valaddr_reg:x3; val_offset:8073*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8073*0 + 3*387*FLEN/8, x4, x1, x2)

inst_2692:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8400ffff; valaddr_reg:x3; val_offset:8076*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8076*0 + 3*388*FLEN/8, x4, x1, x2)

inst_2693:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8401ffff; valaddr_reg:x3; val_offset:8079*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8079*0 + 3*389*FLEN/8, x4, x1, x2)

inst_2694:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8403ffff; valaddr_reg:x3; val_offset:8082*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8082*0 + 3*390*FLEN/8, x4, x1, x2)

inst_2695:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x8407ffff; valaddr_reg:x3; val_offset:8085*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8085*0 + 3*391*FLEN/8, x4, x1, x2)

inst_2696:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x840fffff; valaddr_reg:x3; val_offset:8088*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8088*0 + 3*392*FLEN/8, x4, x1, x2)

inst_2697:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x841fffff; valaddr_reg:x3; val_offset:8091*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8091*0 + 3*393*FLEN/8, x4, x1, x2)

inst_2698:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x843fffff; valaddr_reg:x3; val_offset:8094*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8094*0 + 3*394*FLEN/8, x4, x1, x2)

inst_2699:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84400000; valaddr_reg:x3; val_offset:8097*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8097*0 + 3*395*FLEN/8, x4, x1, x2)

inst_2700:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84600000; valaddr_reg:x3; val_offset:8100*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8100*0 + 3*396*FLEN/8, x4, x1, x2)

inst_2701:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84700000; valaddr_reg:x3; val_offset:8103*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8103*0 + 3*397*FLEN/8, x4, x1, x2)

inst_2702:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x84780000; valaddr_reg:x3; val_offset:8106*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8106*0 + 3*398*FLEN/8, x4, x1, x2)

inst_2703:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847c0000; valaddr_reg:x3; val_offset:8109*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8109*0 + 3*399*FLEN/8, x4, x1, x2)

inst_2704:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847e0000; valaddr_reg:x3; val_offset:8112*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8112*0 + 3*400*FLEN/8, x4, x1, x2)

inst_2705:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847f0000; valaddr_reg:x3; val_offset:8115*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8115*0 + 3*401*FLEN/8, x4, x1, x2)

inst_2706:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847f8000; valaddr_reg:x3; val_offset:8118*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8118*0 + 3*402*FLEN/8, x4, x1, x2)

inst_2707:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fc000; valaddr_reg:x3; val_offset:8121*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8121*0 + 3*403*FLEN/8, x4, x1, x2)

inst_2708:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fe000; valaddr_reg:x3; val_offset:8124*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8124*0 + 3*404*FLEN/8, x4, x1, x2)

inst_2709:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ff000; valaddr_reg:x3; val_offset:8127*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8127*0 + 3*405*FLEN/8, x4, x1, x2)

inst_2710:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ff800; valaddr_reg:x3; val_offset:8130*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8130*0 + 3*406*FLEN/8, x4, x1, x2)

inst_2711:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffc00; valaddr_reg:x3; val_offset:8133*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8133*0 + 3*407*FLEN/8, x4, x1, x2)

inst_2712:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffe00; valaddr_reg:x3; val_offset:8136*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8136*0 + 3*408*FLEN/8, x4, x1, x2)

inst_2713:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fff00; valaddr_reg:x3; val_offset:8139*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8139*0 + 3*409*FLEN/8, x4, x1, x2)

inst_2714:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fff80; valaddr_reg:x3; val_offset:8142*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8142*0 + 3*410*FLEN/8, x4, x1, x2)

inst_2715:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fffc0; valaddr_reg:x3; val_offset:8145*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8145*0 + 3*411*FLEN/8, x4, x1, x2)

inst_2716:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fffe0; valaddr_reg:x3; val_offset:8148*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8148*0 + 3*412*FLEN/8, x4, x1, x2)

inst_2717:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffff0; valaddr_reg:x3; val_offset:8151*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8151*0 + 3*413*FLEN/8, x4, x1, x2)

inst_2718:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffff8; valaddr_reg:x3; val_offset:8154*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8154*0 + 3*414*FLEN/8, x4, x1, x2)

inst_2719:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffffc; valaddr_reg:x3; val_offset:8157*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8157*0 + 3*415*FLEN/8, x4, x1, x2)

inst_2720:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847ffffe; valaddr_reg:x3; val_offset:8160*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8160*0 + 3*416*FLEN/8, x4, x1, x2)

inst_2721:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0d6124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8d6124; op2val:0x80000000;
op3val:0x847fffff; valaddr_reg:x3; val_offset:8163*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8163*0 + 3*417*FLEN/8, x4, x1, x2)

inst_2722:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4800000; valaddr_reg:x3; val_offset:8166*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8166*0 + 3*418*FLEN/8, x4, x1, x2)

inst_2723:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4800001; valaddr_reg:x3; val_offset:8169*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8169*0 + 3*419*FLEN/8, x4, x1, x2)

inst_2724:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4800003; valaddr_reg:x3; val_offset:8172*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8172*0 + 3*420*FLEN/8, x4, x1, x2)

inst_2725:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4800007; valaddr_reg:x3; val_offset:8175*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8175*0 + 3*421*FLEN/8, x4, x1, x2)

inst_2726:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe480000f; valaddr_reg:x3; val_offset:8178*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8178*0 + 3*422*FLEN/8, x4, x1, x2)

inst_2727:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe480001f; valaddr_reg:x3; val_offset:8181*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8181*0 + 3*423*FLEN/8, x4, x1, x2)

inst_2728:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe480003f; valaddr_reg:x3; val_offset:8184*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8184*0 + 3*424*FLEN/8, x4, x1, x2)

inst_2729:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe480007f; valaddr_reg:x3; val_offset:8187*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8187*0 + 3*425*FLEN/8, x4, x1, x2)

inst_2730:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe48000ff; valaddr_reg:x3; val_offset:8190*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8190*0 + 3*426*FLEN/8, x4, x1, x2)

inst_2731:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe48001ff; valaddr_reg:x3; val_offset:8193*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8193*0 + 3*427*FLEN/8, x4, x1, x2)

inst_2732:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe48003ff; valaddr_reg:x3; val_offset:8196*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8196*0 + 3*428*FLEN/8, x4, x1, x2)

inst_2733:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe48007ff; valaddr_reg:x3; val_offset:8199*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8199*0 + 3*429*FLEN/8, x4, x1, x2)

inst_2734:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4800fff; valaddr_reg:x3; val_offset:8202*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8202*0 + 3*430*FLEN/8, x4, x1, x2)

inst_2735:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4801fff; valaddr_reg:x3; val_offset:8205*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8205*0 + 3*431*FLEN/8, x4, x1, x2)

inst_2736:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4803fff; valaddr_reg:x3; val_offset:8208*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8208*0 + 3*432*FLEN/8, x4, x1, x2)

inst_2737:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4807fff; valaddr_reg:x3; val_offset:8211*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8211*0 + 3*433*FLEN/8, x4, x1, x2)

inst_2738:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe480ffff; valaddr_reg:x3; val_offset:8214*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8214*0 + 3*434*FLEN/8, x4, x1, x2)

inst_2739:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe481ffff; valaddr_reg:x3; val_offset:8217*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8217*0 + 3*435*FLEN/8, x4, x1, x2)

inst_2740:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe483ffff; valaddr_reg:x3; val_offset:8220*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8220*0 + 3*436*FLEN/8, x4, x1, x2)

inst_2741:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe487ffff; valaddr_reg:x3; val_offset:8223*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8223*0 + 3*437*FLEN/8, x4, x1, x2)

inst_2742:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe48fffff; valaddr_reg:x3; val_offset:8226*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8226*0 + 3*438*FLEN/8, x4, x1, x2)

inst_2743:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe49fffff; valaddr_reg:x3; val_offset:8229*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8229*0 + 3*439*FLEN/8, x4, x1, x2)

inst_2744:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4bfffff; valaddr_reg:x3; val_offset:8232*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8232*0 + 3*440*FLEN/8, x4, x1, x2)

inst_2745:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4c00000; valaddr_reg:x3; val_offset:8235*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8235*0 + 3*441*FLEN/8, x4, x1, x2)

inst_2746:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4e00000; valaddr_reg:x3; val_offset:8238*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8238*0 + 3*442*FLEN/8, x4, x1, x2)

inst_2747:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4f00000; valaddr_reg:x3; val_offset:8241*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8241*0 + 3*443*FLEN/8, x4, x1, x2)

inst_2748:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4f80000; valaddr_reg:x3; val_offset:8244*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8244*0 + 3*444*FLEN/8, x4, x1, x2)

inst_2749:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fc0000; valaddr_reg:x3; val_offset:8247*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8247*0 + 3*445*FLEN/8, x4, x1, x2)

inst_2750:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fe0000; valaddr_reg:x3; val_offset:8250*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8250*0 + 3*446*FLEN/8, x4, x1, x2)

inst_2751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ff0000; valaddr_reg:x3; val_offset:8253*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8253*0 + 3*447*FLEN/8, x4, x1, x2)

inst_2752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ff8000; valaddr_reg:x3; val_offset:8256*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8256*0 + 3*448*FLEN/8, x4, x1, x2)

inst_2753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffc000; valaddr_reg:x3; val_offset:8259*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8259*0 + 3*449*FLEN/8, x4, x1, x2)

inst_2754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffe000; valaddr_reg:x3; val_offset:8262*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8262*0 + 3*450*FLEN/8, x4, x1, x2)

inst_2755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fff000; valaddr_reg:x3; val_offset:8265*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8265*0 + 3*451*FLEN/8, x4, x1, x2)

inst_2756:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fff800; valaddr_reg:x3; val_offset:8268*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8268*0 + 3*452*FLEN/8, x4, x1, x2)

inst_2757:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffc00; valaddr_reg:x3; val_offset:8271*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8271*0 + 3*453*FLEN/8, x4, x1, x2)

inst_2758:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffe00; valaddr_reg:x3; val_offset:8274*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8274*0 + 3*454*FLEN/8, x4, x1, x2)

inst_2759:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffff00; valaddr_reg:x3; val_offset:8277*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8277*0 + 3*455*FLEN/8, x4, x1, x2)

inst_2760:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffff80; valaddr_reg:x3; val_offset:8280*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8280*0 + 3*456*FLEN/8, x4, x1, x2)

inst_2761:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffffc0; valaddr_reg:x3; val_offset:8283*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8283*0 + 3*457*FLEN/8, x4, x1, x2)

inst_2762:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffffe0; valaddr_reg:x3; val_offset:8286*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8286*0 + 3*458*FLEN/8, x4, x1, x2)

inst_2763:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffff0; valaddr_reg:x3; val_offset:8289*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8289*0 + 3*459*FLEN/8, x4, x1, x2)

inst_2764:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffff8; valaddr_reg:x3; val_offset:8292*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8292*0 + 3*460*FLEN/8, x4, x1, x2)

inst_2765:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffffc; valaddr_reg:x3; val_offset:8295*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8295*0 + 3*461*FLEN/8, x4, x1, x2)

inst_2766:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4fffffe; valaddr_reg:x3; val_offset:8298*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8298*0 + 3*462*FLEN/8, x4, x1, x2)

inst_2767:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xe4ffffff; valaddr_reg:x3; val_offset:8301*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8301*0 + 3*463*FLEN/8, x4, x1, x2)

inst_2768:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff000001; valaddr_reg:x3; val_offset:8304*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8304*0 + 3*464*FLEN/8, x4, x1, x2)

inst_2769:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff000003; valaddr_reg:x3; val_offset:8307*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8307*0 + 3*465*FLEN/8, x4, x1, x2)

inst_2770:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff000007; valaddr_reg:x3; val_offset:8310*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8310*0 + 3*466*FLEN/8, x4, x1, x2)

inst_2771:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff199999; valaddr_reg:x3; val_offset:8313*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8313*0 + 3*467*FLEN/8, x4, x1, x2)

inst_2772:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff249249; valaddr_reg:x3; val_offset:8316*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8316*0 + 3*468*FLEN/8, x4, x1, x2)

inst_2773:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff333333; valaddr_reg:x3; val_offset:8319*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8319*0 + 3*469*FLEN/8, x4, x1, x2)

inst_2774:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:8322*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8322*0 + 3*470*FLEN/8, x4, x1, x2)

inst_2775:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:8325*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8325*0 + 3*471*FLEN/8, x4, x1, x2)

inst_2776:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff444444; valaddr_reg:x3; val_offset:8328*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8328*0 + 3*472*FLEN/8, x4, x1, x2)

inst_2777:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:8331*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8331*0 + 3*473*FLEN/8, x4, x1, x2)

inst_2778:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:8334*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8334*0 + 3*474*FLEN/8, x4, x1, x2)

inst_2779:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff666666; valaddr_reg:x3; val_offset:8337*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8337*0 + 3*475*FLEN/8, x4, x1, x2)

inst_2780:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:8340*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8340*0 + 3*476*FLEN/8, x4, x1, x2)

inst_2781:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:8343*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8343*0 + 3*477*FLEN/8, x4, x1, x2)

inst_2782:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:8346*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8346*0 + 3*478*FLEN/8, x4, x1, x2)

inst_2783:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0eee19 and fs2 == 1 and fe2 == 0x82 and fm2 == 0x654249 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d8eee19; op2val:0xc1654249;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:8349*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8349*0 + 3*479*FLEN/8, x4, x1, x2)

inst_2784:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0800000; valaddr_reg:x3; val_offset:8352*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8352*0 + 3*480*FLEN/8, x4, x1, x2)

inst_2785:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0800001; valaddr_reg:x3; val_offset:8355*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8355*0 + 3*481*FLEN/8, x4, x1, x2)

inst_2786:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0800003; valaddr_reg:x3; val_offset:8358*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8358*0 + 3*482*FLEN/8, x4, x1, x2)

inst_2787:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0800007; valaddr_reg:x3; val_offset:8361*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8361*0 + 3*483*FLEN/8, x4, x1, x2)

inst_2788:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb080000f; valaddr_reg:x3; val_offset:8364*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8364*0 + 3*484*FLEN/8, x4, x1, x2)

inst_2789:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb080001f; valaddr_reg:x3; val_offset:8367*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8367*0 + 3*485*FLEN/8, x4, x1, x2)

inst_2790:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb080003f; valaddr_reg:x3; val_offset:8370*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8370*0 + 3*486*FLEN/8, x4, x1, x2)

inst_2791:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb080007f; valaddr_reg:x3; val_offset:8373*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8373*0 + 3*487*FLEN/8, x4, x1, x2)

inst_2792:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb08000ff; valaddr_reg:x3; val_offset:8376*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8376*0 + 3*488*FLEN/8, x4, x1, x2)

inst_2793:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb08001ff; valaddr_reg:x3; val_offset:8379*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8379*0 + 3*489*FLEN/8, x4, x1, x2)

inst_2794:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb08003ff; valaddr_reg:x3; val_offset:8382*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8382*0 + 3*490*FLEN/8, x4, x1, x2)

inst_2795:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb08007ff; valaddr_reg:x3; val_offset:8385*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8385*0 + 3*491*FLEN/8, x4, x1, x2)

inst_2796:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0800fff; valaddr_reg:x3; val_offset:8388*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8388*0 + 3*492*FLEN/8, x4, x1, x2)

inst_2797:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0801fff; valaddr_reg:x3; val_offset:8391*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8391*0 + 3*493*FLEN/8, x4, x1, x2)

inst_2798:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0803fff; valaddr_reg:x3; val_offset:8394*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8394*0 + 3*494*FLEN/8, x4, x1, x2)

inst_2799:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0807fff; valaddr_reg:x3; val_offset:8397*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8397*0 + 3*495*FLEN/8, x4, x1, x2)

inst_2800:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb080ffff; valaddr_reg:x3; val_offset:8400*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8400*0 + 3*496*FLEN/8, x4, x1, x2)

inst_2801:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb081ffff; valaddr_reg:x3; val_offset:8403*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8403*0 + 3*497*FLEN/8, x4, x1, x2)

inst_2802:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb083ffff; valaddr_reg:x3; val_offset:8406*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8406*0 + 3*498*FLEN/8, x4, x1, x2)

inst_2803:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb087ffff; valaddr_reg:x3; val_offset:8409*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8409*0 + 3*499*FLEN/8, x4, x1, x2)

inst_2804:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb08fffff; valaddr_reg:x3; val_offset:8412*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8412*0 + 3*500*FLEN/8, x4, x1, x2)

inst_2805:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb09fffff; valaddr_reg:x3; val_offset:8415*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8415*0 + 3*501*FLEN/8, x4, x1, x2)

inst_2806:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0bfffff; valaddr_reg:x3; val_offset:8418*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8418*0 + 3*502*FLEN/8, x4, x1, x2)

inst_2807:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0c00000; valaddr_reg:x3; val_offset:8421*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8421*0 + 3*503*FLEN/8, x4, x1, x2)

inst_2808:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0e00000; valaddr_reg:x3; val_offset:8424*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8424*0 + 3*504*FLEN/8, x4, x1, x2)

inst_2809:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0f00000; valaddr_reg:x3; val_offset:8427*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8427*0 + 3*505*FLEN/8, x4, x1, x2)

inst_2810:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0f80000; valaddr_reg:x3; val_offset:8430*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8430*0 + 3*506*FLEN/8, x4, x1, x2)

inst_2811:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fc0000; valaddr_reg:x3; val_offset:8433*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8433*0 + 3*507*FLEN/8, x4, x1, x2)

inst_2812:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fe0000; valaddr_reg:x3; val_offset:8436*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8436*0 + 3*508*FLEN/8, x4, x1, x2)

inst_2813:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ff0000; valaddr_reg:x3; val_offset:8439*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8439*0 + 3*509*FLEN/8, x4, x1, x2)

inst_2814:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ff8000; valaddr_reg:x3; val_offset:8442*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8442*0 + 3*510*FLEN/8, x4, x1, x2)

inst_2815:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffc000; valaddr_reg:x3; val_offset:8445*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8445*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_2816:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffe000; valaddr_reg:x3; val_offset:8448*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8448*0 + 3*512*FLEN/8, x4, x1, x2)

inst_2817:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fff000; valaddr_reg:x3; val_offset:8451*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8451*0 + 3*513*FLEN/8, x4, x1, x2)

inst_2818:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fff800; valaddr_reg:x3; val_offset:8454*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8454*0 + 3*514*FLEN/8, x4, x1, x2)

inst_2819:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffc00; valaddr_reg:x3; val_offset:8457*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8457*0 + 3*515*FLEN/8, x4, x1, x2)

inst_2820:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffe00; valaddr_reg:x3; val_offset:8460*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8460*0 + 3*516*FLEN/8, x4, x1, x2)

inst_2821:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffff00; valaddr_reg:x3; val_offset:8463*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8463*0 + 3*517*FLEN/8, x4, x1, x2)

inst_2822:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffff80; valaddr_reg:x3; val_offset:8466*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8466*0 + 3*518*FLEN/8, x4, x1, x2)

inst_2823:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffffc0; valaddr_reg:x3; val_offset:8469*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8469*0 + 3*519*FLEN/8, x4, x1, x2)

inst_2824:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffffe0; valaddr_reg:x3; val_offset:8472*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8472*0 + 3*520*FLEN/8, x4, x1, x2)

inst_2825:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffff0; valaddr_reg:x3; val_offset:8475*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8475*0 + 3*521*FLEN/8, x4, x1, x2)

inst_2826:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffff8; valaddr_reg:x3; val_offset:8478*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8478*0 + 3*522*FLEN/8, x4, x1, x2)

inst_2827:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffffc; valaddr_reg:x3; val_offset:8481*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8481*0 + 3*523*FLEN/8, x4, x1, x2)

inst_2828:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0fffffe; valaddr_reg:x3; val_offset:8484*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8484*0 + 3*524*FLEN/8, x4, x1, x2)

inst_2829:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xb0ffffff; valaddr_reg:x3; val_offset:8487*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8487*0 + 3*525*FLEN/8, x4, x1, x2)

inst_2830:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbf800001; valaddr_reg:x3; val_offset:8490*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8490*0 + 3*526*FLEN/8, x4, x1, x2)

inst_2831:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbf800003; valaddr_reg:x3; val_offset:8493*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8493*0 + 3*527*FLEN/8, x4, x1, x2)

inst_2832:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbf800007; valaddr_reg:x3; val_offset:8496*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8496*0 + 3*528*FLEN/8, x4, x1, x2)

inst_2833:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbf999999; valaddr_reg:x3; val_offset:8499*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8499*0 + 3*529*FLEN/8, x4, x1, x2)

inst_2834:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:8502*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8502*0 + 3*530*FLEN/8, x4, x1, x2)

inst_2835:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:8505*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8505*0 + 3*531*FLEN/8, x4, x1, x2)

inst_2836:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:8508*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8508*0 + 3*532*FLEN/8, x4, x1, x2)

inst_2837:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:8511*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8511*0 + 3*533*FLEN/8, x4, x1, x2)

inst_2838:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:8514*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8514*0 + 3*534*FLEN/8, x4, x1, x2)

inst_2839:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:8517*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8517*0 + 3*535*FLEN/8, x4, x1, x2)

inst_2840:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:8520*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8520*0 + 3*536*FLEN/8, x4, x1, x2)

inst_2841:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:8523*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8523*0 + 3*537*FLEN/8, x4, x1, x2)

inst_2842:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:8526*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8526*0 + 3*538*FLEN/8, x4, x1, x2)

inst_2843:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:8529*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8529*0 + 3*539*FLEN/8, x4, x1, x2)

inst_2844:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:8532*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8532*0 + 3*540*FLEN/8, x4, x1, x2)

inst_2845:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x141406 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x5d49d6 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d941406; op2val:0x815d49d6;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:8535*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8535*0 + 3*541*FLEN/8, x4, x1, x2)

inst_2846:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0800000; valaddr_reg:x3; val_offset:8538*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8538*0 + 3*542*FLEN/8, x4, x1, x2)

inst_2847:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0800001; valaddr_reg:x3; val_offset:8541*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8541*0 + 3*543*FLEN/8, x4, x1, x2)

inst_2848:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0800003; valaddr_reg:x3; val_offset:8544*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8544*0 + 3*544*FLEN/8, x4, x1, x2)

inst_2849:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0800007; valaddr_reg:x3; val_offset:8547*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8547*0 + 3*545*FLEN/8, x4, x1, x2)

inst_2850:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe080000f; valaddr_reg:x3; val_offset:8550*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8550*0 + 3*546*FLEN/8, x4, x1, x2)

inst_2851:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe080001f; valaddr_reg:x3; val_offset:8553*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8553*0 + 3*547*FLEN/8, x4, x1, x2)

inst_2852:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe080003f; valaddr_reg:x3; val_offset:8556*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8556*0 + 3*548*FLEN/8, x4, x1, x2)

inst_2853:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe080007f; valaddr_reg:x3; val_offset:8559*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8559*0 + 3*549*FLEN/8, x4, x1, x2)

inst_2854:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe08000ff; valaddr_reg:x3; val_offset:8562*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8562*0 + 3*550*FLEN/8, x4, x1, x2)

inst_2855:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe08001ff; valaddr_reg:x3; val_offset:8565*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8565*0 + 3*551*FLEN/8, x4, x1, x2)

inst_2856:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe08003ff; valaddr_reg:x3; val_offset:8568*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8568*0 + 3*552*FLEN/8, x4, x1, x2)

inst_2857:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe08007ff; valaddr_reg:x3; val_offset:8571*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8571*0 + 3*553*FLEN/8, x4, x1, x2)

inst_2858:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0800fff; valaddr_reg:x3; val_offset:8574*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8574*0 + 3*554*FLEN/8, x4, x1, x2)

inst_2859:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0801fff; valaddr_reg:x3; val_offset:8577*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8577*0 + 3*555*FLEN/8, x4, x1, x2)

inst_2860:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0803fff; valaddr_reg:x3; val_offset:8580*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8580*0 + 3*556*FLEN/8, x4, x1, x2)

inst_2861:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0807fff; valaddr_reg:x3; val_offset:8583*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8583*0 + 3*557*FLEN/8, x4, x1, x2)

inst_2862:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe080ffff; valaddr_reg:x3; val_offset:8586*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8586*0 + 3*558*FLEN/8, x4, x1, x2)

inst_2863:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe081ffff; valaddr_reg:x3; val_offset:8589*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8589*0 + 3*559*FLEN/8, x4, x1, x2)

inst_2864:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe083ffff; valaddr_reg:x3; val_offset:8592*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8592*0 + 3*560*FLEN/8, x4, x1, x2)

inst_2865:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe087ffff; valaddr_reg:x3; val_offset:8595*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8595*0 + 3*561*FLEN/8, x4, x1, x2)

inst_2866:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe08fffff; valaddr_reg:x3; val_offset:8598*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8598*0 + 3*562*FLEN/8, x4, x1, x2)

inst_2867:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe09fffff; valaddr_reg:x3; val_offset:8601*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8601*0 + 3*563*FLEN/8, x4, x1, x2)

inst_2868:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0bfffff; valaddr_reg:x3; val_offset:8604*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8604*0 + 3*564*FLEN/8, x4, x1, x2)

inst_2869:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0c00000; valaddr_reg:x3; val_offset:8607*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8607*0 + 3*565*FLEN/8, x4, x1, x2)

inst_2870:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0e00000; valaddr_reg:x3; val_offset:8610*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8610*0 + 3*566*FLEN/8, x4, x1, x2)

inst_2871:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0f00000; valaddr_reg:x3; val_offset:8613*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8613*0 + 3*567*FLEN/8, x4, x1, x2)

inst_2872:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0f80000; valaddr_reg:x3; val_offset:8616*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8616*0 + 3*568*FLEN/8, x4, x1, x2)

inst_2873:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fc0000; valaddr_reg:x3; val_offset:8619*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8619*0 + 3*569*FLEN/8, x4, x1, x2)

inst_2874:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fe0000; valaddr_reg:x3; val_offset:8622*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8622*0 + 3*570*FLEN/8, x4, x1, x2)

inst_2875:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ff0000; valaddr_reg:x3; val_offset:8625*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8625*0 + 3*571*FLEN/8, x4, x1, x2)

inst_2876:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ff8000; valaddr_reg:x3; val_offset:8628*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8628*0 + 3*572*FLEN/8, x4, x1, x2)

inst_2877:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffc000; valaddr_reg:x3; val_offset:8631*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8631*0 + 3*573*FLEN/8, x4, x1, x2)

inst_2878:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffe000; valaddr_reg:x3; val_offset:8634*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8634*0 + 3*574*FLEN/8, x4, x1, x2)

inst_2879:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fff000; valaddr_reg:x3; val_offset:8637*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8637*0 + 3*575*FLEN/8, x4, x1, x2)

inst_2880:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fff800; valaddr_reg:x3; val_offset:8640*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8640*0 + 3*576*FLEN/8, x4, x1, x2)

inst_2881:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffc00; valaddr_reg:x3; val_offset:8643*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8643*0 + 3*577*FLEN/8, x4, x1, x2)

inst_2882:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffe00; valaddr_reg:x3; val_offset:8646*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8646*0 + 3*578*FLEN/8, x4, x1, x2)

inst_2883:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffff00; valaddr_reg:x3; val_offset:8649*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8649*0 + 3*579*FLEN/8, x4, x1, x2)

inst_2884:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffff80; valaddr_reg:x3; val_offset:8652*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8652*0 + 3*580*FLEN/8, x4, x1, x2)

inst_2885:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffffc0; valaddr_reg:x3; val_offset:8655*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8655*0 + 3*581*FLEN/8, x4, x1, x2)

inst_2886:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffffe0; valaddr_reg:x3; val_offset:8658*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8658*0 + 3*582*FLEN/8, x4, x1, x2)

inst_2887:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffff0; valaddr_reg:x3; val_offset:8661*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8661*0 + 3*583*FLEN/8, x4, x1, x2)

inst_2888:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffff8; valaddr_reg:x3; val_offset:8664*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8664*0 + 3*584*FLEN/8, x4, x1, x2)

inst_2889:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffffc; valaddr_reg:x3; val_offset:8667*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8667*0 + 3*585*FLEN/8, x4, x1, x2)

inst_2890:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0fffffe; valaddr_reg:x3; val_offset:8670*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8670*0 + 3*586*FLEN/8, x4, x1, x2)

inst_2891:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xc1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xe0ffffff; valaddr_reg:x3; val_offset:8673*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8673*0 + 3*587*FLEN/8, x4, x1, x2)

inst_2892:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff000001; valaddr_reg:x3; val_offset:8676*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8676*0 + 3*588*FLEN/8, x4, x1, x2)

inst_2893:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff000003; valaddr_reg:x3; val_offset:8679*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8679*0 + 3*589*FLEN/8, x4, x1, x2)

inst_2894:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff000007; valaddr_reg:x3; val_offset:8682*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8682*0 + 3*590*FLEN/8, x4, x1, x2)

inst_2895:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff199999; valaddr_reg:x3; val_offset:8685*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8685*0 + 3*591*FLEN/8, x4, x1, x2)

inst_2896:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff249249; valaddr_reg:x3; val_offset:8688*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8688*0 + 3*592*FLEN/8, x4, x1, x2)

inst_2897:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff333333; valaddr_reg:x3; val_offset:8691*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8691*0 + 3*593*FLEN/8, x4, x1, x2)

inst_2898:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:8694*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8694*0 + 3*594*FLEN/8, x4, x1, x2)

inst_2899:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:8697*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8697*0 + 3*595*FLEN/8, x4, x1, x2)

inst_2900:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff444444; valaddr_reg:x3; val_offset:8700*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8700*0 + 3*596*FLEN/8, x4, x1, x2)

inst_2901:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:8703*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8703*0 + 3*597*FLEN/8, x4, x1, x2)

inst_2902:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:8706*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8706*0 + 3*598*FLEN/8, x4, x1, x2)

inst_2903:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff666666; valaddr_reg:x3; val_offset:8709*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8709*0 + 3*599*FLEN/8, x4, x1, x2)

inst_2904:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:8712*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8712*0 + 3*600*FLEN/8, x4, x1, x2)

inst_2905:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:8715*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8715*0 + 3*601*FLEN/8, x4, x1, x2)

inst_2906:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:8718*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8718*0 + 3*602*FLEN/8, x4, x1, x2)

inst_2907:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x177eed and fs2 == 1 and fe2 == 0x82 and fm2 == 0x584be0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d977eed; op2val:0xc1584be0;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:8721*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8721*0 + 3*603*FLEN/8, x4, x1, x2)

inst_2908:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000000; valaddr_reg:x3; val_offset:8724*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8724*0 + 3*604*FLEN/8, x4, x1, x2)

inst_2909:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000001; valaddr_reg:x3; val_offset:8727*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8727*0 + 3*605*FLEN/8, x4, x1, x2)

inst_2910:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000003; valaddr_reg:x3; val_offset:8730*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8730*0 + 3*606*FLEN/8, x4, x1, x2)

inst_2911:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000007; valaddr_reg:x3; val_offset:8733*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8733*0 + 3*607*FLEN/8, x4, x1, x2)

inst_2912:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700000f; valaddr_reg:x3; val_offset:8736*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8736*0 + 3*608*FLEN/8, x4, x1, x2)

inst_2913:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700001f; valaddr_reg:x3; val_offset:8739*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8739*0 + 3*609*FLEN/8, x4, x1, x2)

inst_2914:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700003f; valaddr_reg:x3; val_offset:8742*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8742*0 + 3*610*FLEN/8, x4, x1, x2)

inst_2915:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700007f; valaddr_reg:x3; val_offset:8745*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8745*0 + 3*611*FLEN/8, x4, x1, x2)

inst_2916:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70000ff; valaddr_reg:x3; val_offset:8748*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8748*0 + 3*612*FLEN/8, x4, x1, x2)

inst_2917:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70001ff; valaddr_reg:x3; val_offset:8751*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8751*0 + 3*613*FLEN/8, x4, x1, x2)

inst_2918:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70003ff; valaddr_reg:x3; val_offset:8754*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8754*0 + 3*614*FLEN/8, x4, x1, x2)

inst_2919:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70007ff; valaddr_reg:x3; val_offset:8757*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8757*0 + 3*615*FLEN/8, x4, x1, x2)

inst_2920:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7000fff; valaddr_reg:x3; val_offset:8760*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8760*0 + 3*616*FLEN/8, x4, x1, x2)

inst_2921:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7001fff; valaddr_reg:x3; val_offset:8763*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8763*0 + 3*617*FLEN/8, x4, x1, x2)

inst_2922:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7003fff; valaddr_reg:x3; val_offset:8766*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8766*0 + 3*618*FLEN/8, x4, x1, x2)

inst_2923:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7007fff; valaddr_reg:x3; val_offset:8769*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8769*0 + 3*619*FLEN/8, x4, x1, x2)

inst_2924:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa700ffff; valaddr_reg:x3; val_offset:8772*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8772*0 + 3*620*FLEN/8, x4, x1, x2)

inst_2925:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa701ffff; valaddr_reg:x3; val_offset:8775*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8775*0 + 3*621*FLEN/8, x4, x1, x2)

inst_2926:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa703ffff; valaddr_reg:x3; val_offset:8778*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8778*0 + 3*622*FLEN/8, x4, x1, x2)

inst_2927:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa707ffff; valaddr_reg:x3; val_offset:8781*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8781*0 + 3*623*FLEN/8, x4, x1, x2)

inst_2928:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa70fffff; valaddr_reg:x3; val_offset:8784*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8784*0 + 3*624*FLEN/8, x4, x1, x2)

inst_2929:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa71fffff; valaddr_reg:x3; val_offset:8787*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8787*0 + 3*625*FLEN/8, x4, x1, x2)

inst_2930:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa73fffff; valaddr_reg:x3; val_offset:8790*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8790*0 + 3*626*FLEN/8, x4, x1, x2)

inst_2931:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7400000; valaddr_reg:x3; val_offset:8793*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8793*0 + 3*627*FLEN/8, x4, x1, x2)

inst_2932:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7600000; valaddr_reg:x3; val_offset:8796*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8796*0 + 3*628*FLEN/8, x4, x1, x2)

inst_2933:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7700000; valaddr_reg:x3; val_offset:8799*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8799*0 + 3*629*FLEN/8, x4, x1, x2)

inst_2934:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa7780000; valaddr_reg:x3; val_offset:8802*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8802*0 + 3*630*FLEN/8, x4, x1, x2)

inst_2935:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77c0000; valaddr_reg:x3; val_offset:8805*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8805*0 + 3*631*FLEN/8, x4, x1, x2)

inst_2936:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77e0000; valaddr_reg:x3; val_offset:8808*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8808*0 + 3*632*FLEN/8, x4, x1, x2)

inst_2937:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77f0000; valaddr_reg:x3; val_offset:8811*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8811*0 + 3*633*FLEN/8, x4, x1, x2)

inst_2938:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77f8000; valaddr_reg:x3; val_offset:8814*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8814*0 + 3*634*FLEN/8, x4, x1, x2)

inst_2939:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fc000; valaddr_reg:x3; val_offset:8817*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8817*0 + 3*635*FLEN/8, x4, x1, x2)

inst_2940:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fe000; valaddr_reg:x3; val_offset:8820*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8820*0 + 3*636*FLEN/8, x4, x1, x2)

inst_2941:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ff000; valaddr_reg:x3; val_offset:8823*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8823*0 + 3*637*FLEN/8, x4, x1, x2)

inst_2942:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ff800; valaddr_reg:x3; val_offset:8826*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8826*0 + 3*638*FLEN/8, x4, x1, x2)

inst_2943:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffc00; valaddr_reg:x3; val_offset:8829*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8829*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_2944:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffe00; valaddr_reg:x3; val_offset:8832*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8832*0 + 3*640*FLEN/8, x4, x1, x2)

inst_2945:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fff00; valaddr_reg:x3; val_offset:8835*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8835*0 + 3*641*FLEN/8, x4, x1, x2)

inst_2946:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fff80; valaddr_reg:x3; val_offset:8838*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8838*0 + 3*642*FLEN/8, x4, x1, x2)

inst_2947:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffc0; valaddr_reg:x3; val_offset:8841*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8841*0 + 3*643*FLEN/8, x4, x1, x2)

inst_2948:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffe0; valaddr_reg:x3; val_offset:8844*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8844*0 + 3*644*FLEN/8, x4, x1, x2)

inst_2949:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffff0; valaddr_reg:x3; val_offset:8847*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8847*0 + 3*645*FLEN/8, x4, x1, x2)

inst_2950:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffff8; valaddr_reg:x3; val_offset:8850*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8850*0 + 3*646*FLEN/8, x4, x1, x2)

inst_2951:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffffc; valaddr_reg:x3; val_offset:8853*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8853*0 + 3*647*FLEN/8, x4, x1, x2)

inst_2952:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77ffffe; valaddr_reg:x3; val_offset:8856*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8856*0 + 3*648*FLEN/8, x4, x1, x2)

inst_2953:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x4e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xa77fffff; valaddr_reg:x3; val_offset:8859*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8859*0 + 3*649*FLEN/8, x4, x1, x2)

inst_2954:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800001; valaddr_reg:x3; val_offset:8862*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8862*0 + 3*650*FLEN/8, x4, x1, x2)

inst_2955:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800003; valaddr_reg:x3; val_offset:8865*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8865*0 + 3*651*FLEN/8, x4, x1, x2)

inst_2956:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf800007; valaddr_reg:x3; val_offset:8868*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8868*0 + 3*652*FLEN/8, x4, x1, x2)

inst_2957:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbf999999; valaddr_reg:x3; val_offset:8871*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8871*0 + 3*653*FLEN/8, x4, x1, x2)

inst_2958:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:8874*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8874*0 + 3*654*FLEN/8, x4, x1, x2)

inst_2959:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:8877*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8877*0 + 3*655*FLEN/8, x4, x1, x2)

inst_2960:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:8880*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8880*0 + 3*656*FLEN/8, x4, x1, x2)

inst_2961:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:8883*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8883*0 + 3*657*FLEN/8, x4, x1, x2)

inst_2962:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:8886*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8886*0 + 3*658*FLEN/8, x4, x1, x2)

inst_2963:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:8889*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8889*0 + 3*659*FLEN/8, x4, x1, x2)

inst_2964:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:8892*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8892*0 + 3*660*FLEN/8, x4, x1, x2)

inst_2965:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:8895*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8895*0 + 3*661*FLEN/8, x4, x1, x2)

inst_2966:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:8898*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8898*0 + 3*662*FLEN/8, x4, x1, x2)

inst_2967:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:8901*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8901*0 + 3*663*FLEN/8, x4, x1, x2)

inst_2968:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:8904*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8904*0 + 3*664*FLEN/8, x4, x1, x2)

inst_2969:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x181a5b and fs2 == 1 and fe2 == 0x02 and fm2 == 0x576edb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d981a5b; op2val:0x81576edb;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:8907*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8907*0 + 3*665*FLEN/8, x4, x1, x2)

inst_2970:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80000000; valaddr_reg:x3; val_offset:8910*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8910*0 + 3*666*FLEN/8, x4, x1, x2)

inst_2971:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:8913*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8913*0 + 3*667*FLEN/8, x4, x1, x2)

inst_2972:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:8916*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8916*0 + 3*668*FLEN/8, x4, x1, x2)

inst_2973:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:8919*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8919*0 + 3*669*FLEN/8, x4, x1, x2)

inst_2974:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8000000f; valaddr_reg:x3; val_offset:8922*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8922*0 + 3*670*FLEN/8, x4, x1, x2)

inst_2975:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8000001f; valaddr_reg:x3; val_offset:8925*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8925*0 + 3*671*FLEN/8, x4, x1, x2)

inst_2976:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8000003f; valaddr_reg:x3; val_offset:8928*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8928*0 + 3*672*FLEN/8, x4, x1, x2)

inst_2977:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8000007f; valaddr_reg:x3; val_offset:8931*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8931*0 + 3*673*FLEN/8, x4, x1, x2)

inst_2978:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x800000ff; valaddr_reg:x3; val_offset:8934*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8934*0 + 3*674*FLEN/8, x4, x1, x2)

inst_2979:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x800001ff; valaddr_reg:x3; val_offset:8937*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8937*0 + 3*675*FLEN/8, x4, x1, x2)

inst_2980:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x800003ff; valaddr_reg:x3; val_offset:8940*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8940*0 + 3*676*FLEN/8, x4, x1, x2)

inst_2981:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x800007ff; valaddr_reg:x3; val_offset:8943*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8943*0 + 3*677*FLEN/8, x4, x1, x2)

inst_2982:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80000fff; valaddr_reg:x3; val_offset:8946*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8946*0 + 3*678*FLEN/8, x4, x1, x2)

inst_2983:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80001fff; valaddr_reg:x3; val_offset:8949*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8949*0 + 3*679*FLEN/8, x4, x1, x2)

inst_2984:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80003fff; valaddr_reg:x3; val_offset:8952*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8952*0 + 3*680*FLEN/8, x4, x1, x2)

inst_2985:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80007fff; valaddr_reg:x3; val_offset:8955*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8955*0 + 3*681*FLEN/8, x4, x1, x2)

inst_2986:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8000ffff; valaddr_reg:x3; val_offset:8958*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8958*0 + 3*682*FLEN/8, x4, x1, x2)

inst_2987:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8001ffff; valaddr_reg:x3; val_offset:8961*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8961*0 + 3*683*FLEN/8, x4, x1, x2)

inst_2988:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8003ffff; valaddr_reg:x3; val_offset:8964*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8964*0 + 3*684*FLEN/8, x4, x1, x2)

inst_2989:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8007ffff; valaddr_reg:x3; val_offset:8967*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8967*0 + 3*685*FLEN/8, x4, x1, x2)

inst_2990:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x800fffff; valaddr_reg:x3; val_offset:8970*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8970*0 + 3*686*FLEN/8, x4, x1, x2)

inst_2991:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:8973*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8973*0 + 3*687*FLEN/8, x4, x1, x2)

inst_2992:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x801fffff; valaddr_reg:x3; val_offset:8976*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8976*0 + 3*688*FLEN/8, x4, x1, x2)

inst_2993:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:8979*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8979*0 + 3*689*FLEN/8, x4, x1, x2)

inst_2994:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:8982*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8982*0 + 3*690*FLEN/8, x4, x1, x2)

inst_2995:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:8985*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8985*0 + 3*691*FLEN/8, x4, x1, x2)

inst_2996:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:8988*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8988*0 + 3*692*FLEN/8, x4, x1, x2)

inst_2997:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x803fffff; valaddr_reg:x3; val_offset:8991*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8991*0 + 3*693*FLEN/8, x4, x1, x2)

inst_2998:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80400000; valaddr_reg:x3; val_offset:8994*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8994*0 + 3*694*FLEN/8, x4, x1, x2)

inst_2999:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:8997*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8997*0 + 3*695*FLEN/8, x4, x1, x2)

inst_3000:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:9000*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9000*0 + 3*696*FLEN/8, x4, x1, x2)

inst_3001:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:9003*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9003*0 + 3*697*FLEN/8, x4, x1, x2)

inst_3002:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80600000; valaddr_reg:x3; val_offset:9006*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9006*0 + 3*698*FLEN/8, x4, x1, x2)

inst_3003:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:9009*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9009*0 + 3*699*FLEN/8, x4, x1, x2)

inst_3004:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:9012*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9012*0 + 3*700*FLEN/8, x4, x1, x2)

inst_3005:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80700000; valaddr_reg:x3; val_offset:9015*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9015*0 + 3*701*FLEN/8, x4, x1, x2)

inst_3006:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x80780000; valaddr_reg:x3; val_offset:9018*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9018*0 + 3*702*FLEN/8, x4, x1, x2)

inst_3007:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807c0000; valaddr_reg:x3; val_offset:9021*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9021*0 + 3*703*FLEN/8, x4, x1, x2)

inst_3008:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807e0000; valaddr_reg:x3; val_offset:9024*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9024*0 + 3*704*FLEN/8, x4, x1, x2)

inst_3009:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807f0000; valaddr_reg:x3; val_offset:9027*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9027*0 + 3*705*FLEN/8, x4, x1, x2)

inst_3010:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807f8000; valaddr_reg:x3; val_offset:9030*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9030*0 + 3*706*FLEN/8, x4, x1, x2)

inst_3011:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fc000; valaddr_reg:x3; val_offset:9033*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9033*0 + 3*707*FLEN/8, x4, x1, x2)

inst_3012:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fe000; valaddr_reg:x3; val_offset:9036*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9036*0 + 3*708*FLEN/8, x4, x1, x2)

inst_3013:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ff000; valaddr_reg:x3; val_offset:9039*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9039*0 + 3*709*FLEN/8, x4, x1, x2)

inst_3014:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ff800; valaddr_reg:x3; val_offset:9042*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9042*0 + 3*710*FLEN/8, x4, x1, x2)

inst_3015:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffc00; valaddr_reg:x3; val_offset:9045*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9045*0 + 3*711*FLEN/8, x4, x1, x2)

inst_3016:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffe00; valaddr_reg:x3; val_offset:9048*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9048*0 + 3*712*FLEN/8, x4, x1, x2)

inst_3017:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fff00; valaddr_reg:x3; val_offset:9051*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9051*0 + 3*713*FLEN/8, x4, x1, x2)

inst_3018:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fff80; valaddr_reg:x3; val_offset:9054*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9054*0 + 3*714*FLEN/8, x4, x1, x2)

inst_3019:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fffc0; valaddr_reg:x3; val_offset:9057*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9057*0 + 3*715*FLEN/8, x4, x1, x2)

inst_3020:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fffe0; valaddr_reg:x3; val_offset:9060*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9060*0 + 3*716*FLEN/8, x4, x1, x2)

inst_3021:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffff0; valaddr_reg:x3; val_offset:9063*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9063*0 + 3*717*FLEN/8, x4, x1, x2)

inst_3022:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:9066*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9066*0 + 3*718*FLEN/8, x4, x1, x2)

inst_3023:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:9069*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9069*0 + 3*719*FLEN/8, x4, x1, x2)

inst_3024:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:9072*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9072*0 + 3*720*FLEN/8, x4, x1, x2)

inst_3025:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1999b4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d9999b4; op2val:0x80000000;
op3val:0x807fffff; valaddr_reg:x3; val_offset:9075*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9075*0 + 3*721*FLEN/8, x4, x1, x2)

inst_3026:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:9078*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9078*0 + 3*722*FLEN/8, x4, x1, x2)

inst_3027:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:9081*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9081*0 + 3*723*FLEN/8, x4, x1, x2)

inst_3028:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:9084*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9084*0 + 3*724*FLEN/8, x4, x1, x2)

inst_3029:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:9087*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9087*0 + 3*725*FLEN/8, x4, x1, x2)

inst_3030:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:9090*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9090*0 + 3*726*FLEN/8, x4, x1, x2)

inst_3031:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:9093*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9093*0 + 3*727*FLEN/8, x4, x1, x2)

inst_3032:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:9096*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9096*0 + 3*728*FLEN/8, x4, x1, x2)

inst_3033:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:9099*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9099*0 + 3*729*FLEN/8, x4, x1, x2)

inst_3034:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:9102*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9102*0 + 3*730*FLEN/8, x4, x1, x2)

inst_3035:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:9105*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9105*0 + 3*731*FLEN/8, x4, x1, x2)

inst_3036:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:9108*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9108*0 + 3*732*FLEN/8, x4, x1, x2)

inst_3037:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:9111*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9111*0 + 3*733*FLEN/8, x4, x1, x2)

inst_3038:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:9114*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9114*0 + 3*734*FLEN/8, x4, x1, x2)

inst_3039:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:9117*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9117*0 + 3*735*FLEN/8, x4, x1, x2)

inst_3040:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:9120*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9120*0 + 3*736*FLEN/8, x4, x1, x2)

inst_3041:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:9123*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9123*0 + 3*737*FLEN/8, x4, x1, x2)

inst_3042:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1000000; valaddr_reg:x3; val_offset:9126*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9126*0 + 3*738*FLEN/8, x4, x1, x2)

inst_3043:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1000001; valaddr_reg:x3; val_offset:9129*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9129*0 + 3*739*FLEN/8, x4, x1, x2)

inst_3044:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1000003; valaddr_reg:x3; val_offset:9132*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9132*0 + 3*740*FLEN/8, x4, x1, x2)

inst_3045:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1000007; valaddr_reg:x3; val_offset:9135*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9135*0 + 3*741*FLEN/8, x4, x1, x2)

inst_3046:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x100000f; valaddr_reg:x3; val_offset:9138*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9138*0 + 3*742*FLEN/8, x4, x1, x2)

inst_3047:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x100001f; valaddr_reg:x3; val_offset:9141*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9141*0 + 3*743*FLEN/8, x4, x1, x2)

inst_3048:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x100003f; valaddr_reg:x3; val_offset:9144*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9144*0 + 3*744*FLEN/8, x4, x1, x2)

inst_3049:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x100007f; valaddr_reg:x3; val_offset:9147*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9147*0 + 3*745*FLEN/8, x4, x1, x2)

inst_3050:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x10000ff; valaddr_reg:x3; val_offset:9150*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9150*0 + 3*746*FLEN/8, x4, x1, x2)

inst_3051:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x10001ff; valaddr_reg:x3; val_offset:9153*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9153*0 + 3*747*FLEN/8, x4, x1, x2)

inst_3052:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x10003ff; valaddr_reg:x3; val_offset:9156*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9156*0 + 3*748*FLEN/8, x4, x1, x2)

inst_3053:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x10007ff; valaddr_reg:x3; val_offset:9159*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9159*0 + 3*749*FLEN/8, x4, x1, x2)

inst_3054:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1000fff; valaddr_reg:x3; val_offset:9162*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9162*0 + 3*750*FLEN/8, x4, x1, x2)

inst_3055:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1001fff; valaddr_reg:x3; val_offset:9165*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9165*0 + 3*751*FLEN/8, x4, x1, x2)

inst_3056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1003fff; valaddr_reg:x3; val_offset:9168*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9168*0 + 3*752*FLEN/8, x4, x1, x2)

inst_3057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1007fff; valaddr_reg:x3; val_offset:9171*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9171*0 + 3*753*FLEN/8, x4, x1, x2)

inst_3058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x100ffff; valaddr_reg:x3; val_offset:9174*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9174*0 + 3*754*FLEN/8, x4, x1, x2)

inst_3059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x101ffff; valaddr_reg:x3; val_offset:9177*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9177*0 + 3*755*FLEN/8, x4, x1, x2)

inst_3060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x103ffff; valaddr_reg:x3; val_offset:9180*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9180*0 + 3*756*FLEN/8, x4, x1, x2)

inst_3061:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x107ffff; valaddr_reg:x3; val_offset:9183*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9183*0 + 3*757*FLEN/8, x4, x1, x2)

inst_3062:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x10fffff; valaddr_reg:x3; val_offset:9186*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9186*0 + 3*758*FLEN/8, x4, x1, x2)

inst_3063:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x11fffff; valaddr_reg:x3; val_offset:9189*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9189*0 + 3*759*FLEN/8, x4, x1, x2)

inst_3064:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x13fffff; valaddr_reg:x3; val_offset:9192*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9192*0 + 3*760*FLEN/8, x4, x1, x2)

inst_3065:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1400000; valaddr_reg:x3; val_offset:9195*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9195*0 + 3*761*FLEN/8, x4, x1, x2)

inst_3066:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1600000; valaddr_reg:x3; val_offset:9198*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9198*0 + 3*762*FLEN/8, x4, x1, x2)

inst_3067:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1700000; valaddr_reg:x3; val_offset:9201*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9201*0 + 3*763*FLEN/8, x4, x1, x2)

inst_3068:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x1780000; valaddr_reg:x3; val_offset:9204*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9204*0 + 3*764*FLEN/8, x4, x1, x2)

inst_3069:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17c0000; valaddr_reg:x3; val_offset:9207*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9207*0 + 3*765*FLEN/8, x4, x1, x2)

inst_3070:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17e0000; valaddr_reg:x3; val_offset:9210*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9210*0 + 3*766*FLEN/8, x4, x1, x2)

inst_3071:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x19cc61 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d99cc61; op2val:0x0;
op3val:0x17f0000; valaddr_reg:x3; val_offset:9213*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 9213*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4144037887,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4144103423,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4144234495,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4144496639,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4145020927,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4146069503,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4148166655,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4148166656,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4150263808,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4151312384,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4151836672,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152098816,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152229888,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152295424,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152328192,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152344576,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152352768,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152356864,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152358912,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152359936,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360448,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360704,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360832,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360896,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360928,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360944,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360952,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360956,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360958,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4152360959,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2103367488,32,FLEN)
NAN_BOXED(3247639537,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779904,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779905,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779907,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779911,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779919,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779935,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254779967,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254780031,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254780159,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254780415,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254780927,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254781951,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254783999,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254788095,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254796287,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254812671,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254845439,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3254910975,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3255042047,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3255304191,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3255828479,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3256877055,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3258974207,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3258974208,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3261071360,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3262119936,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3262644224,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3262906368,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263037440,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263102976,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263135744,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263152128,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263160320,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263164416,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263166464,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263167488,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168000,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168256,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168384,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168448,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168480,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168496,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168504,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168508,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168510,32,FLEN)
NAN_BOXED(2104195404,32,FLEN)
NAN_BOXED(2173380704,32,FLEN)
NAN_BOXED(3263168511,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103808,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103809,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103811,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103815,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103823,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103839,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103871,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103935,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104063,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104319,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104831,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218105855,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218107903,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218111999,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218120191,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218136575,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218169343,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218234879,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218365951,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218628095,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219152383,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(220200959,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298111,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298112,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(224395264,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225443840,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225968128,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226230272,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226361344,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226426880,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226459648,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226476032,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226484224,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226488320,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226490368,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491392,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491904,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492160,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492288,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492352,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492384,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492400,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492408,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492412,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492414,32,FLEN)
NAN_BOXED(2105145087,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492415,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587456,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587457,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587459,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587463,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587471,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587487,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587519,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587583,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587711,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587967,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365588479,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365589503,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365591551,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365595647,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365603839,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365620223,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365652991,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365718527,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365849599,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2366111743,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2366636031,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2367684607,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2369781759,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2369781760,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2371878912,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2372927488,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373451776,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373713920,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373844992,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373910528,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373943296,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373959680,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373967872,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373971968,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373974016,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975040,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975552,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975808,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975936,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976000,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976032,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976048,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976056,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976060,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976062,32,FLEN)
NAN_BOXED(2105856112,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976063,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649472,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649473,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649475,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649479,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649487,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649503,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649535,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649599,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649727,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649983,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172650495,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172651519,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172653567,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172657663,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172665855,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172682239,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172715007,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172780543,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172911615,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173173759,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173698047,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2174746623,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843775,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843776,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2178940928,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2179989504,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180513792,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180775936,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180907008,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180972544,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181005312,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181021696,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181029888,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181033984,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181036032,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037056,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037568,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037824,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037952,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038016,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038048,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038064,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038072,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038076,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038078,32,FLEN)
NAN_BOXED(2106135919,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038079,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415232,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415233,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415235,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415239,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415247,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415263,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415295,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415359,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415487,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872415743,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872416255,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872417279,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872419327,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872423423,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872431615,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872447999,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872480767,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872546303,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872677375,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(872939519,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(873463807,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(874512383,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(876609535,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(876609536,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(878706688,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(879755264,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880279552,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880541696,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880672768,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880738304,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880771072,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880787456,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880795648,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880799744,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880801792,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880802816,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803328,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803584,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803712,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803776,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803808,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803824,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803832,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803836,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803838,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(880803839,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2106372899,32,FLEN)
NAN_BOXED(23651489,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592512,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592513,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592515,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592519,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592527,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592543,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592575,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592639,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592767,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593023,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593535,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214594559,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214596607,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214600703,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214608895,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214625279,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214658047,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214723583,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214854655,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215116799,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215641087,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2216689663,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2218786815,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2218786816,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2220883968,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2221932544,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222456832,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222718976,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222850048,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222915584,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222948352,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222964736,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222972928,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222977024,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222979072,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980096,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980608,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980864,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222980992,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981056,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981088,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981104,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981112,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981116,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981118,32,FLEN)
NAN_BOXED(2106417444,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2222981119,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593856,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593857,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593859,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593863,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593871,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593887,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593919,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833593983,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833594111,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833594367,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833594879,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833595903,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833597951,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833602047,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833610239,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833626623,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833659391,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833724927,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3833855999,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3834118143,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3834642431,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3835691007,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3837788159,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3837788160,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3839885312,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3840933888,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841458176,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841720320,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841851392,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841916928,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841949696,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841966080,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841974272,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841978368,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841980416,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841981440,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841981952,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982208,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982336,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982400,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982432,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982448,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982456,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982460,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982462,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(3841982463,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2106519065,32,FLEN)
NAN_BOXED(3244638793,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178624,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178625,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178627,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178631,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178639,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178655,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178687,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178751,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961178879,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961179135,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961179647,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961180671,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961182719,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961186815,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961195007,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961211391,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961244159,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961309695,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961440767,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2961702911,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2962227199,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2963275775,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2965372927,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2965372928,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2967470080,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2968518656,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969042944,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969305088,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969436160,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969501696,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969534464,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969550848,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969559040,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969563136,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969565184,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969566208,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969566720,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969566976,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567104,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567168,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567200,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567216,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567224,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567228,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567230,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(2969567231,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2106856454,32,FLEN)
NAN_BOXED(2170374614,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766484992,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766484993,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766484995,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766484999,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485007,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485023,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485055,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485119,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485247,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766485503,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766486015,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766487039,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766489087,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766493183,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766501375,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766517759,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766550527,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766616063,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3766747135,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3767009279,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3767533567,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3768582143,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3770679295,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3770679296,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3772776448,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3773825024,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774349312,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774611456,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774742528,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774808064,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774840832,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774857216,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774865408,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774869504,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774871552,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774872576,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873088,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873344,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873472,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873536,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873568,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873584,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873592,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873596,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873598,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(3774873599,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2107080429,32,FLEN)
NAN_BOXED(3243789280,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795072,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795073,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795075,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795079,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795087,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795103,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795135,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795199,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795327,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801795583,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801796095,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801797119,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801799167,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801803263,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801811455,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801827839,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801860607,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2801926143,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802057215,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802319359,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2802843647,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2803892223,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2805989375,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2805989376,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2808086528,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809135104,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809659392,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2809921536,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810052608,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810118144,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810150912,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810167296,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810175488,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810179584,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810181632,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810182656,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183168,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183424,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183552,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183616,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183648,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183664,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183672,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183676,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183678,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(2810183679,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2107120219,32,FLEN)
NAN_BOXED(2169990875,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483663,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483679,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483711,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483775,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483903,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147484159,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147484671,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147485695,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147487743,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147491839,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147500031,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147516415,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147549183,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147614719,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147745791,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2148007935,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2148532223,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149580799,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151677951,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151677952,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153775104,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154823680,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155347968,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155610112,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155741184,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155806720,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155839488,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155855872,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155864064,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155868160,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155870208,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871232,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871744,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872000,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872128,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872192,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872224,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872240,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2107218356,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872255,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777216,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777217,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777219,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777223,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777231,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777247,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777279,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777343,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777471,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777727,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16778239,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16779263,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16781311,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16785407,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16793599,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16809983,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16842751,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16908287,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17039359,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17301503,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(17825791,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(18874367,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971519,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(20971520,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(23068672,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24117248,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24641536,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24903680,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25034752,32,FLEN)
NAN_BOXED(2107231329,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25100288,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
