$date
	Tue Apr  5 05:14:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Control_Unit_tb $end
$var wire 1 ! reg_write $end
$var wire 1 " reg_dst $end
$var wire 1 # mem_write $end
$var wire 1 $ mem_to_reg $end
$var wire 1 % mem_read $end
$var wire 1 & jump $end
$var wire 1 ' branch $end
$var wire 2 ( alu_op [1:0] $end
$var wire 1 ) ALU_src $end
$var reg 3 * control_opcode [2:0] $end
$scope module control_unit $end
$var wire 3 + control_opcode [2:0] $end
$var reg 1 ) ALU_src $end
$var reg 2 , alu_op [1:0] $end
$var reg 1 ' branch $end
$var reg 1 & jump $end
$var reg 1 % mem_read $end
$var reg 1 $ mem_to_reg $end
$var reg 1 # mem_write $end
$var reg 1 " reg_dst $end
$var reg 1 ! reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
x)
bx (
x'
x&
x%
x$
x#
x"
x!
$end
#1
0)
0$
0#
0%
b1 (
b1 ,
1&
0'
0!
0"
b11 *
b11 +
#6
1)
1$
1%
b0 (
b0 ,
0&
1!
b1 *
b1 +
#11
0$
1#
0%
0!
b10 *
b10 +
#16
0)
0#
b1 (
b1 ,
1&
b11 *
b11 +
#21
b10 (
b10 ,
0&
1!
1"
b100 *
b100 +
#26
1)
0"
b101 *
b101 +
#31
0)
1"
b110 *
b110 +
