// Seed: 3363004960
module module_0 (
    input logic id_0,
    input tri   id_1,
    input tri0  id_2
);
  tri   id_4;
  logic id_5 = 1;
  always @(posedge 1 - id_2) id_5 = #id_6 1;
  assign id_6 = 1 == id_4;
  assign id_6 = (id_5);
  wire id_7;
  logic id_8 = id_6, id_9;
  wire id_10;
  wire id_11;
  always @(posedge 1'b0) assign id_9 = id_6;
  assign id_8 = id_0;
  assign module_1.type_11 = 0;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output supply0 id_2,
    output wire id_3,
    input logic id_4,
    input wire id_5,
    output logic id_6
);
  assign id_6 = id_4;
  wire id_8 = id_6++;
  assign id_2 = 1;
  always #1{id_4, 1'b0} <= id_1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
endmodule
