

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s'
================================================================
* Date:           Mon Jun 19 04:07:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.240 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        5|        6|  25.000 ns|  30.000 ns|    5|    5|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       75|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      132|    -|
|Memory               |        0|     -|        8|        9|    -|
|Multiplexer          |        -|     -|        -|      267|    -|
|Register             |        -|     -|      190|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      198|      483|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-------------------+---------+----+---+----+-----+
    |         Instance        |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |mul_8s_8ns_15_1_1_U1874  |mul_8s_8ns_15_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8ns_15_1_1_U1876  |mul_8s_8ns_15_1_1  |        0|   0|  0|  40|    0|
    |mux_53_8_1_1_U1873       |mux_53_8_1_1       |        0|   0|  0|  26|    0|
    |mux_53_8_1_1_U1875       |mux_53_8_1_1       |        0|   0|  0|  26|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |Total                    |                   |        0|   0|  0| 132|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w15_V_U  |dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe  |        0|  8|   9|    0|    10|    8|     1|           80|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                                  |        0|  8|   9|    0|    10|    8|     1|           80|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln813_1_fu_598_p2  |         +|   0|  0|  18|           9|           9|
    |add_ln813_fu_592_p2    |         +|   0|  0|  18|           9|           9|
    |empty_34_fu_479_p2     |         +|   0|  0|  12|           5|           4|
    |in_index_fu_500_p2     |         +|   0|  0|  10|           3|           1|
    |ap_condition_165       |       and|   0|  0|   2|           1|           1|
    |ap_condition_42        |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_506_p2    |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  75|          33|          32|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  14|          3|    1|          3|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_161_p6            |  14|          3|    1|          3|
    |ap_phi_mux_in_index9_phi_fu_177_p6          |  14|          3|    3|          9|
    |ap_phi_mux_p_read113_phi_phi_fu_358_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read12_phi_phi_fu_346_p4       |   9|          2|    8|         16|
    |ap_phi_mux_p_read214_phi_phi_fu_370_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read315_phi_phi_fu_382_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read416_phi_phi_fu_394_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read517_phi_phi_fu_406_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read618_phi_phi_fu_418_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read719_phi_phi_fu_430_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read820_phi_phi_fu_442_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_read921_phi_phi_fu_454_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read113_phi_reg_354  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read12_phi_reg_342   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read214_phi_reg_366  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read315_phi_reg_378  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read416_phi_reg_390  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read517_phi_reg_402  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read618_phi_reg_414  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read719_phi_reg_426  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read820_phi_reg_438  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_read921_phi_reg_450  |   9|          2|    8|         16|
    |ap_return                                   |   9|          2|    9|         18|
    |in_index9_reg_173                           |   9|          2|    3|          6|
    |res_010_reg_328                             |   9|          2|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 267|         59|  188|        381|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  2|   0|    2|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_read113_phi_reg_354  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read12_phi_reg_342   |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read214_phi_reg_366  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read315_phi_reg_378  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read416_phi_reg_390  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read517_phi_reg_402  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read618_phi_reg_414  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read719_phi_reg_426  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read820_phi_reg_438  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_read921_phi_reg_450  |  8|   0|    8|          0|
    |ap_return_preg                              |  9|   0|    9|          0|
    |do_init_reg_157                             |  1|   0|    1|          0|
    |icmp_ln42_reg_673                           |  1|   0|    1|          0|
    |in_index9_reg_173                           |  3|   0|    3|          0|
    |in_index_reg_668                            |  3|   0|    3|          0|
    |p_read113_rewind_reg_202                    |  8|   0|    8|          0|
    |p_read12_rewind_reg_188                     |  8|   0|    8|          0|
    |p_read214_rewind_reg_216                    |  8|   0|    8|          0|
    |p_read315_rewind_reg_230                    |  8|   0|    8|          0|
    |p_read416_rewind_reg_244                    |  8|   0|    8|          0|
    |p_read517_rewind_reg_258                    |  8|   0|    8|          0|
    |p_read618_rewind_reg_272                    |  8|   0|    8|          0|
    |p_read719_rewind_reg_286                    |  8|   0|    8|          0|
    |p_read820_rewind_reg_300                    |  8|   0|    8|          0|
    |p_read921_rewind_reg_314                    |  8|   0|    8|          0|
    |res_010_reg_328                             |  9|   0|    9|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |190|   0|  190|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|ap_return    |  out|    9|  ap_ctrl_hs|  dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                     p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                     p_read4|        scalar|
|p_read5      |   in|    8|     ap_none|                                                                     p_read5|        scalar|
|p_read6      |   in|    8|     ap_none|                                                                     p_read6|        scalar|
|p_read7      |   in|    8|     ap_none|                                                                     p_read7|        scalar|
|p_read8      |   in|    8|     ap_none|                                                                     p_read8|        scalar|
|p_read9      |   in|    8|     ap_none|                                                                     p_read9|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln42 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 4 'br' 'br_ln42' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body12.split.i, i1 1, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%in_index9 = phi i3 0, void %entry, i3 %in_index, void %for.body12.split.i, i3 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit"   --->   Operation 6 'phi' 'in_index9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.42ns)   --->   "%p_read921 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 7 'read' 'p_read921' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%p_read820 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 8 'read' 'p_read820' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%p_read719 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 9 'read' 'p_read719' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 10 [1/1] (1.42ns)   --->   "%p_read618 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 10 'read' 'p_read618' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%p_read517 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 11 'read' 'p_read517' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 12 [1/1] (1.42ns)   --->   "%p_read416 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 12 'read' 'p_read416' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 13 [1/1] (1.42ns)   --->   "%p_read315 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 13 'read' 'p_read315' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 14 'read' 'p_read214' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 15 [1/1] (1.42ns)   --->   "%p_read113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 15 'read' 'p_read113' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 16 [1/1] (1.42ns)   --->   "%p_read12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 16 'read' 'p_read12' <Predicate = (do_init)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln42 = br void %for.body12.split.i" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 17 'br' 'br_ln42' <Predicate = (do_init)> <Delay = 0.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %in_index9" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 18 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %in_index9, i1 0" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 19 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %tmp_1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 20 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%w15_V_addr = getelementptr i8 %w15_V, i64 0, i64 %zext_ln42" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 21 'getelementptr' 'w15_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.66ns)   --->   "%w_V = load i4 %w15_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 22 'load' 'w_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%empty_34 = add i5 %p_cast, i5 10" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 23 'add' 'empty_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %empty_34, i32 1, i32 4" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 24 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast3 = zext i4 %tmp_2" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 25 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w15_V_addr_1 = getelementptr i8 %w15_V, i64 0, i64 %p_cast3" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 26 'getelementptr' 'w15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.66ns)   --->   "%w_V_1 = load i4 %w15_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 27 'load' 'w_V_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 28 [1/1] (0.57ns)   --->   "%in_index = add i3 %in_index9, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 28 'add' 'in_index' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln42 = icmp_eq  i3 %in_index9, i3 4" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 29 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %rewind_header, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 30 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln246 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 31 'br' 'br_ln246' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_read12_rewind = phi i8 0, void %entry, i8 %p_read12_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 32 'phi' 'p_read12_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_read113_rewind = phi i8 0, void %entry, i8 %p_read113_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 33 'phi' 'p_read113_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_read214_rewind = phi i8 0, void %entry, i8 %p_read214_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 34 'phi' 'p_read214_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_read315_rewind = phi i8 0, void %entry, i8 %p_read315_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 35 'phi' 'p_read315_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_read416_rewind = phi i8 0, void %entry, i8 %p_read416_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 36 'phi' 'p_read416_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_read517_rewind = phi i8 0, void %entry, i8 %p_read517_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 37 'phi' 'p_read517_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_read618_rewind = phi i8 0, void %entry, i8 %p_read618_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 38 'phi' 'p_read618_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_read719_rewind = phi i8 0, void %entry, i8 %p_read719_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 39 'phi' 'p_read719_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_read820_rewind = phi i8 0, void %entry, i8 %p_read820_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 40 'phi' 'p_read820_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_read921_rewind = phi i8 0, void %entry, i8 %p_read921_phi, void %for.body12.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 41 'phi' 'p_read921_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%res_010 = phi i9 6, void %entry, i9 %add_ln813_1, void %for.body12.split.i, i9 6, void %dense_resource_rf_leq_nin<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.exit"   --->   Operation 42 'phi' 'res_010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body12.split.i, void %rewind_init"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_read12_phi = phi i8 %p_read12, void %rewind_init, i8 %p_read12_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 44 'phi' 'p_read12_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_read113_phi = phi i8 %p_read113, void %rewind_init, i8 %p_read113_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 45 'phi' 'p_read113_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_read214_phi = phi i8 %p_read214, void %rewind_init, i8 %p_read214_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 46 'phi' 'p_read214_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_read315_phi = phi i8 %p_read315, void %rewind_init, i8 %p_read315_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 47 'phi' 'p_read315_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_read416_phi = phi i8 %p_read416, void %rewind_init, i8 %p_read416_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 48 'phi' 'p_read416_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_read517_phi = phi i8 %p_read517, void %rewind_init, i8 %p_read517_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 49 'phi' 'p_read517_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_read618_phi = phi i8 %p_read618, void %rewind_init, i8 %p_read618_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 50 'phi' 'p_read618_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_read719_phi = phi i8 %p_read719, void %rewind_init, i8 %p_read719_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 51 'phi' 'p_read719_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_read820_phi = phi i8 %p_read820, void %rewind_init, i8 %p_read820_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 52 'phi' 'p_read820_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_read921_phi = phi i8 %p_read921, void %rewind_init, i8 %p_read921_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 53 'phi' 'p_read921_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:43->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 55 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:45->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 56 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.48ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %p_read12_phi, i8 %p_read113_phi, i8 %p_read214_phi, i8 %p_read315_phi, i8 %p_read416_phi, i3 %in_index9" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 57 'mux' 'tmp' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (0.66ns)   --->   "%w_V = load i4 %w15_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 58 'load' 'w_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i8 %tmp"   --->   Operation 59 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i8 %w_V"   --->   Operation 60 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.55ns)   --->   "%mul_ln1270 = mul i15 %sext_ln1270, i15 %zext_ln1270"   --->   Operation 61 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln1270, i32 6, i32 14"   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.48ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.5i8.i3, i8 %p_read517_phi, i8 %p_read618_phi, i8 %p_read719_phi, i8 %p_read820_phi, i8 %p_read921_phi, i3 %in_index9" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 63 'mux' 'tmp_s' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (0.66ns)   --->   "%w_V_1 = load i4 %w15_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 64 'load' 'w_V_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i8 %tmp_s"   --->   Operation 65 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i8 %w_V_1"   --->   Operation 66 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%mul_ln1270_1 = mul i15 %sext_ln1270_1, i15 %zext_ln1270_1"   --->   Operation 67 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln1270_1, i32 6, i32 14"   --->   Operation 68 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i9 %trunc_ln818_1, i9 %trunc_ln"   --->   Operation 69 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1 = add i9 %res_010, i9 %add_ln813"   --->   Operation 70 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%return_ln246 = return void @_ssdm_op_Return, i9 %add_ln813_1" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 71 'return' 'return_ln246' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w15_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln42           (br               ) [ 0111]
do_init           (phi              ) [ 0011]
in_index9         (phi              ) [ 0011]
p_read921         (read             ) [ 0011]
p_read820         (read             ) [ 0011]
p_read719         (read             ) [ 0011]
p_read618         (read             ) [ 0011]
p_read517         (read             ) [ 0011]
p_read416         (read             ) [ 0011]
p_read315         (read             ) [ 0011]
p_read214         (read             ) [ 0011]
p_read113         (read             ) [ 0011]
p_read12          (read             ) [ 0011]
br_ln42           (br               ) [ 0011]
zext_ln42         (zext             ) [ 0000]
tmp_1             (bitconcatenate   ) [ 0000]
p_cast            (zext             ) [ 0000]
w15_V_addr        (getelementptr    ) [ 0011]
empty_34          (add              ) [ 0000]
tmp_2             (partselect       ) [ 0000]
p_cast3           (zext             ) [ 0000]
w15_V_addr_1      (getelementptr    ) [ 0011]
in_index          (add              ) [ 0111]
icmp_ln42         (icmp             ) [ 0011]
br_ln42           (br               ) [ 0111]
br_ln246          (br               ) [ 0111]
p_read12_rewind   (phi              ) [ 0011]
p_read113_rewind  (phi              ) [ 0011]
p_read214_rewind  (phi              ) [ 0011]
p_read315_rewind  (phi              ) [ 0011]
p_read416_rewind  (phi              ) [ 0011]
p_read517_rewind  (phi              ) [ 0011]
p_read618_rewind  (phi              ) [ 0011]
p_read719_rewind  (phi              ) [ 0011]
p_read820_rewind  (phi              ) [ 0011]
p_read921_rewind  (phi              ) [ 0011]
res_010           (phi              ) [ 0011]
br_ln0            (br               ) [ 0000]
p_read12_phi      (phi              ) [ 0111]
p_read113_phi     (phi              ) [ 0111]
p_read214_phi     (phi              ) [ 0111]
p_read315_phi     (phi              ) [ 0111]
p_read416_phi     (phi              ) [ 0111]
p_read517_phi     (phi              ) [ 0111]
p_read618_phi     (phi              ) [ 0111]
p_read719_phi     (phi              ) [ 0111]
p_read820_phi     (phi              ) [ 0111]
p_read921_phi     (phi              ) [ 0111]
empty             (speclooptripcount) [ 0000]
specpipeline_ln43 (specpipeline     ) [ 0000]
specloopname_ln45 (specloopname     ) [ 0000]
tmp               (mux              ) [ 0000]
w_V               (load             ) [ 0000]
zext_ln1270       (zext             ) [ 0000]
sext_ln1270       (sext             ) [ 0000]
mul_ln1270        (mul              ) [ 0000]
trunc_ln          (partselect       ) [ 0000]
tmp_s             (mux              ) [ 0000]
w_V_1             (load             ) [ 0000]
zext_ln1270_1     (zext             ) [ 0000]
sext_ln1270_1     (sext             ) [ 0000]
mul_ln1270_1      (mul              ) [ 0000]
trunc_ln818_1     (partselect       ) [ 0000]
add_ln813         (add              ) [ 0000]
add_ln813_1       (add              ) [ 0111]
return_ln246      (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w15_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w15_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i8.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read921_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read921/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read820_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read820/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read719_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read719/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read618_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read618/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read517_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read517/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read416_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read416/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read315_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read315/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read214_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read214/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read113_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read113/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read12_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="w15_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w15_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
<pin id="147" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_V/2 w_V_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="w15_V_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w15_V_addr_1/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="do_init_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="do_init_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="1" slack="0"/>
<pin id="167" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="in_index9_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_index9 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="in_index9_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="1" slack="0"/>
<pin id="183" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index9/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_read12_rewind_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read12_rewind (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read12_rewind_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="1" slack="1"/>
<pin id="198" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read12_rewind/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_read113_rewind_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read113_rewind (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read113_rewind_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="1"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read113_rewind/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_read214_rewind_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read214_rewind (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_read214_rewind_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="1"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read214_rewind/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_read315_rewind_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read315_rewind (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read315_rewind_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read315_rewind/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_read416_rewind_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read416_rewind (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_read416_rewind_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="1"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read416_rewind/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_read517_rewind_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read517_rewind (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_read517_rewind_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read517_rewind/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_read618_rewind_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read618_rewind (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read618_rewind_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="2"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="1"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read618_rewind/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_read719_rewind_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read719_rewind (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read719_rewind_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="1" slack="1"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read719_rewind/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_read820_rewind_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read820_rewind (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_read820_rewind_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="1" slack="1"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read820_rewind/3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_read921_rewind_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read921_rewind (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_read921_rewind_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read921_rewind/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="res_010_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="res_010 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="res_010_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="2"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="9" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="4" slack="1"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_010/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_read12_phi_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read12_phi (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_read12_phi_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read12_phi/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_read113_phi_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read113_phi (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_read113_phi_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read113_phi/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_read214_phi_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read214_phi (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_read214_phi_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read214_phi/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_read315_phi_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read315_phi (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_read315_phi_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read315_phi/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="p_read416_phi_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read416_phi (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_read416_phi_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read416_phi/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_read517_phi_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read517_phi (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_read517_phi_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read517_phi/3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_read618_phi_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read618_phi (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_read618_phi_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read618_phi/3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="p_read719_phi_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read719_phi (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_read719_phi_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read719_phi/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_read820_phi_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read820_phi (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_read820_phi_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="8" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read820_phi/3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_read921_phi_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_read921_phi (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_read921_phi_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_read921_phi/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln42_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_34_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="4" slack="0"/>
<pin id="490" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_cast3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="in_index_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln42_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="0" index="2" bw="8" slack="0"/>
<pin id="516" dir="0" index="3" bw="8" slack="0"/>
<pin id="517" dir="0" index="4" bw="8" slack="0"/>
<pin id="518" dir="0" index="5" bw="8" slack="0"/>
<pin id="519" dir="0" index="6" bw="3" slack="1"/>
<pin id="520" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1270_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln1270_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mul_ln1270_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="0" index="1" bw="15" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="0" index="3" bw="5" slack="0"/>
<pin id="547" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="8" slack="0"/>
<pin id="556" dir="0" index="3" bw="8" slack="0"/>
<pin id="557" dir="0" index="4" bw="8" slack="0"/>
<pin id="558" dir="0" index="5" bw="8" slack="0"/>
<pin id="559" dir="0" index="6" bw="3" slack="1"/>
<pin id="560" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln1270_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1270_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="mul_ln1270_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_1/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln818_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="0" index="1" bw="15" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln813_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="0"/>
<pin id="595" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln813_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="return_ln246_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln246/3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_read921_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read921 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_read820_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read820 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_read719_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read719 "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_read618_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read618 "/>
</bind>
</comp>

<comp id="628" class="1005" name="p_read517_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read517 "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_read416_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read416 "/>
</bind>
</comp>

<comp id="638" class="1005" name="p_read315_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read315 "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_read214_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read214 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_read113_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read113 "/>
</bind>
</comp>

<comp id="653" class="1005" name="p_read12_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read12 "/>
</bind>
</comp>

<comp id="658" class="1005" name="w15_V_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="1"/>
<pin id="660" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w15_V_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="w15_V_addr_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w15_V_addr_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="in_index_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_ln42_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln813_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln813_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="172"><net_src comp="161" pin="6"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="187"><net_src comp="177" pin="6"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="352"><net_src comp="192" pin="6"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="364"><net_src comp="206" pin="6"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="376"><net_src comp="220" pin="6"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="388"><net_src comp="234" pin="6"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="400"><net_src comp="248" pin="6"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="412"><net_src comp="262" pin="6"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="424"><net_src comp="276" pin="6"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="436"><net_src comp="290" pin="6"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="448"><net_src comp="304" pin="6"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="460"><net_src comp="318" pin="6"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="177" pin="6"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="177" pin="6"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="504"><net_src comp="177" pin="6"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="177" pin="6"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="346" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="358" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="370" pin="4"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="382" pin="4"/><net_sink comp="512" pin=4"/></net>

<net id="526"><net_src comp="394" pin="4"/><net_sink comp="512" pin=5"/></net>

<net id="527"><net_src comp="173" pin="1"/><net_sink comp="512" pin=6"/></net>

<net id="531"><net_src comp="512" pin="7"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="139" pin="7"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="528" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="561"><net_src comp="64" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="406" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="418" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="430" pin="4"/><net_sink comp="552" pin=3"/></net>

<net id="565"><net_src comp="442" pin="4"/><net_sink comp="552" pin=4"/></net>

<net id="566"><net_src comp="454" pin="4"/><net_sink comp="552" pin=5"/></net>

<net id="567"><net_src comp="173" pin="1"/><net_sink comp="552" pin=6"/></net>

<net id="571"><net_src comp="552" pin="7"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="139" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="68" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="596"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="542" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="332" pin="6"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="72" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="616"><net_src comp="78" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="621"><net_src comp="84" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="626"><net_src comp="90" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="631"><net_src comp="96" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="636"><net_src comp="102" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="641"><net_src comp="108" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="646"><net_src comp="114" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="651"><net_src comp="120" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="656"><net_src comp="126" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="661"><net_src comp="132" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="666"><net_src comp="149" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="671"><net_src comp="500" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="676"><net_src comp="506" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="598" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="332" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w15_V | {}
 - Input state : 
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read1 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read2 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read3 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read4 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read5 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read6 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read7 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read8 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : p_read9 | {2 }
	Port: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> : w15_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln42 : 1
		tmp_1 : 1
		p_cast : 2
		w15_V_addr : 2
		w_V : 3
		empty_34 : 3
		tmp_2 : 4
		p_cast3 : 5
		w15_V_addr_1 : 6
		w_V_1 : 7
		in_index : 1
		icmp_ln42 : 1
		br_ln42 : 2
	State 3
		p_read12_phi : 1
		p_read113_phi : 1
		p_read214_phi : 1
		p_read315_phi : 1
		p_read416_phi : 1
		p_read517_phi : 1
		p_read618_phi : 1
		p_read719_phi : 1
		p_read820_phi : 1
		p_read921_phi : 1
		tmp : 2
		zext_ln1270 : 3
		sext_ln1270 : 1
		mul_ln1270 : 4
		trunc_ln : 5
		tmp_s : 2
		zext_ln1270_1 : 3
		sext_ln1270_1 : 1
		mul_ln1270_1 : 4
		trunc_ln818_1 : 5
		add_ln813 : 6
		add_ln813_1 : 7
		return_ln246 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1270_fu_536   |    0    |    0    |    40   |
|          |  mul_ln1270_1_fu_576  |    0    |    0    |    40   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_34_fu_479    |    0    |    0    |    12   |
|    add   |    in_index_fu_500    |    0    |    0    |    10   |
|          |    add_ln813_fu_592   |    0    |    0    |    18   |
|          |   add_ln813_1_fu_598  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    mux   |       tmp_fu_512      |    0    |    0    |    26   |
|          |      tmp_s_fu_552     |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln42_fu_506   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read921_read_fu_72 |    0    |    0    |    0    |
|          |  p_read820_read_fu_78 |    0    |    0    |    0    |
|          |  p_read719_read_fu_84 |    0    |    0    |    0    |
|          |  p_read618_read_fu_90 |    0    |    0    |    0    |
|   read   |  p_read517_read_fu_96 |    0    |    0    |    0    |
|          | p_read416_read_fu_102 |    0    |    0    |    0    |
|          | p_read315_read_fu_108 |    0    |    0    |    0    |
|          | p_read214_read_fu_114 |    0    |    0    |    0    |
|          | p_read113_read_fu_120 |    0    |    0    |    0    |
|          |  p_read12_read_fu_126 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln42_fu_462   |    0    |    0    |    0    |
|          |     p_cast_fu_475     |    0    |    0    |    0    |
|   zext   |     p_cast3_fu_495    |    0    |    0    |    0    |
|          |   zext_ln1270_fu_528  |    0    |    0    |    0    |
|          |  zext_ln1270_1_fu_568 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_1_fu_467     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_485     |    0    |    0    |    0    |
|partselect|    trunc_ln_fu_542    |    0    |    0    |    0    |
|          |  trunc_ln818_1_fu_582 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1270_fu_532  |    0    |    0    |    0    |
|          |  sext_ln1270_1_fu_572 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  return  |  return_ln246_fu_604  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   198   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln813_1_reg_677  |    9   |
|     do_init_reg_157    |    1   |
|    icmp_ln42_reg_673   |    1   |
|    in_index9_reg_173   |    3   |
|    in_index_reg_668    |    3   |
|  p_read113_phi_reg_354 |    8   |
|    p_read113_reg_648   |    8   |
|p_read113_rewind_reg_202|    8   |
|  p_read12_phi_reg_342  |    8   |
|    p_read12_reg_653    |    8   |
| p_read12_rewind_reg_188|    8   |
|  p_read214_phi_reg_366 |    8   |
|    p_read214_reg_643   |    8   |
|p_read214_rewind_reg_216|    8   |
|  p_read315_phi_reg_378 |    8   |
|    p_read315_reg_638   |    8   |
|p_read315_rewind_reg_230|    8   |
|  p_read416_phi_reg_390 |    8   |
|    p_read416_reg_633   |    8   |
|p_read416_rewind_reg_244|    8   |
|  p_read517_phi_reg_402 |    8   |
|    p_read517_reg_628   |    8   |
|p_read517_rewind_reg_258|    8   |
|  p_read618_phi_reg_414 |    8   |
|    p_read618_reg_623   |    8   |
|p_read618_rewind_reg_272|    8   |
|  p_read719_phi_reg_426 |    8   |
|    p_read719_reg_618   |    8   |
|p_read719_rewind_reg_286|    8   |
|  p_read820_phi_reg_438 |    8   |
|    p_read820_reg_613   |    8   |
|p_read820_rewind_reg_300|    8   |
|  p_read921_phi_reg_450 |    8   |
|    p_read921_reg_608   |    8   |
|p_read921_rewind_reg_314|    8   |
|     res_010_reg_328    |    9   |
|  w15_V_addr_1_reg_663  |    4   |
|   w15_V_addr_reg_658   |    4   |
+------------------------+--------+
|          Total         |   274  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
|  do_init_reg_157  |  p0  |   2  |   1  |    2   ||    9    |
| in_index9_reg_173 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   274  |   234  |
+-----------+--------+--------+--------+--------+
