Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decade_counter_tb_behav xil_defaultlib.Decade_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter_c_counter_binary_...
Compiling module xil_defaultlib.Decade_counter
Compiling module xil_defaultlib.Decade_counter_wrapper
Compiling module xil_defaultlib.Decade_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decade_counter_tb_behav
