# Hello, I'm [Sooraj Gupta]! üëã

I'm a [Your Profession] passionate about [Your Interests]. Here you'll find some of the projects I've been working on.

## About Me

- üåç Current Location: [Benguluru, Karnataka]
- üíº Currently Trainee in Advance Digital Design and Verification at: [Maven Silicon]
- üéì Studied at: [Dr. BR Ambedkar National Institute of technology, Jalandhar]

## Skills

- Programming languages: [Python]

- Hardware Description Languages [Verilog HDL]
- Hardware Verification Language [System Verilog]
- Verification Methodology [Constraint Random Coverage Driven Verification (CRCDV), Assertion based Verification]
- TB Methodology [UVM Methodology]
- EDA Tools & Technologies [LTSpice, Xilinx-ISE Design, Mentor Graphics- Questasim, VC Spyglass Lint, Synopsys- VCS, GVim]
- Knowledge [Digital Electronics, STA, FPGA Architecture, ASIC and FPGA Design Flow]
- Soft Skills [Poise, Time Management, Teamwork, Communication, Accountability]
## Projects

Here are some highlights of my projects:

- [Project 1](link): Brief description.
- [Project 2](link): Brief description.
- [Project 3](link): Brief description.

## Get in Touch

- LinkedIn: [https://www.linkedin.com/in/sooraj-gupta-b49914237](link)

- Personal Website: [Your Website](link)
- Email: [Your Email Address](mailto:youremail@example.com)

Feel free to reach out to me if you have any questions or just want to connect!

## GitHub Stats

![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=yourusername&show_icons=true&theme=radical)

