Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec  8 13:04:06 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.242        0.000                      0                  898        0.064        0.000                      0                  898        2.000        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.242        0.000                      0                  898        0.064        0.000                      0                  898        2.000        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.784ns (39.744%)  route 2.705ns (60.256%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.564     9.519    right_addr[11]_i_2_n_0
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.607     9.509    CLK_IBUF_BUFG
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[10]/C
                         clock pessimism              0.457     9.966    
                         clock uncertainty           -0.035     9.930    
    SLICE_X92Y26         FDRE (Setup_fdre_C_CE)      -0.169     9.761    right_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.784ns (39.744%)  route 2.705ns (60.256%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.564     9.519    right_addr[11]_i_2_n_0
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.607     9.509    CLK_IBUF_BUFG
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[7]/C
                         clock pessimism              0.457     9.966    
                         clock uncertainty           -0.035     9.930    
    SLICE_X92Y26         FDRE (Setup_fdre_C_CE)      -0.169     9.761    right_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.784ns (39.744%)  route 2.705ns (60.256%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.564     9.519    right_addr[11]_i_2_n_0
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.607     9.509    CLK_IBUF_BUFG
    SLICE_X92Y26         FDRE                                         r  right_addr_reg[8]/C
                         clock pessimism              0.457     9.966    
                         clock uncertainty           -0.035     9.930    
    SLICE_X92Y26         FDRE (Setup_fdre_C_CE)      -0.169     9.761    right_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.784ns (40.110%)  route 2.664ns (59.890%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.523     9.478    right_addr[11]_i_2_n_0
    SLICE_X91Y27         FDRE                                         r  right_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.608     9.510    CLK_IBUF_BUFG
    SLICE_X91Y27         FDRE                                         r  right_addr_reg[2]/C
                         clock pessimism              0.457     9.967    
                         clock uncertainty           -0.035     9.931    
    SLICE_X91Y27         FDRE (Setup_fdre_C_CE)      -0.205     9.726    right_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.784ns (40.110%)  route 2.664ns (59.890%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.523     9.478    right_addr[11]_i_2_n_0
    SLICE_X91Y27         FDRE                                         r  right_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.608     9.510    CLK_IBUF_BUFG
    SLICE_X91Y27         FDRE                                         r  right_addr_reg[4]/C
                         clock pessimism              0.457     9.967    
                         clock uncertainty           -0.035     9.931    
    SLICE_X91Y27         FDRE (Setup_fdre_C_CE)      -0.205     9.726    right_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 bin_head_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.784ns (39.821%)  route 2.696ns (60.179%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 9.507 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X92Y20         FDRE                                         r  bin_head_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y20         FDRE (Prop_fdre_C_Q)         0.518     5.549 r  bin_head_r_reg[1]/Q
                         net (fo=4, routed)           0.821     6.369    bin_head_r_reg_n_0_[1]
    SLICE_X93Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  right_addr[11]_i_20/O
                         net (fo=1, routed)           0.000     6.493    right_addr[11]_i_20_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.025 r  right_addr_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.025    right_addr_reg[11]_i_8_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.182 r  right_addr_reg[11]_i_7/CO[1]
                         net (fo=17, routed)          0.741     7.924    right_addr_reg[11]_i_7_n_2
    SLICE_X91Y27         LUT2 (Prop_lut2_I1_O)        0.329     8.253 f  right_addr[11]_i_6/O
                         net (fo=1, routed)           0.579     8.832    right_addr[11]_i_6_n_0
    SLICE_X92Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  right_addr[11]_i_2/O
                         net (fo=12, routed)          0.555     9.511    right_addr[11]_i_2_n_0
    SLICE_X90Y24         FDRE                                         r  right_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.605     9.507    CLK_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  right_addr_reg[5]/C
                         clock pessimism              0.457     9.964    
                         clock uncertainty           -0.035     9.928    
    SLICE_X90Y24         FDRE (Setup_fdre_C_CE)      -0.169     9.759    right_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 bin_iteration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.460ns (35.351%)  route 2.670ns (64.649%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  bin_iteration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.419     5.450 r  bin_iteration_reg[1]/Q
                         net (fo=13, routed)          1.066     6.515    bin_iteration_reg_n_0_[1]
    SLICE_X92Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.811 r  sort_state[0]_i_13/O
                         net (fo=1, routed)           0.000     6.811    sort_state[0]_i_13_n_0
    SLICE_X92Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     7.025 r  sort_state_reg[0]_i_8/O
                         net (fo=2, routed)           0.000     7.025    sort_state_reg[0]_i_8_n_0
    SLICE_X92Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     7.113 r  right_in_reg[31]_i_3/O
                         net (fo=2, routed)           0.694     7.807    right_in_reg[31]_i_3_n_0
    SLICE_X92Y25         LUT5 (Prop_lut5_I1_O)        0.319     8.126 r  right_in[31]_i_1/O
                         net (fo=34, routed)          0.259     8.385    right_in
    SLICE_X92Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  right_addr[11]_i_1/O
                         net (fo=12, routed)          0.651     9.161    right_addr[11]_i_1_n_0
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.608     9.510    CLK_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[0]/C
                         clock pessimism              0.457     9.967    
                         clock uncertainty           -0.035     9.931    
    SLICE_X93Y27         FDRE (Setup_fdre_C_R)       -0.429     9.502    right_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 bin_iteration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.460ns (35.351%)  route 2.670ns (64.649%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  bin_iteration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.419     5.450 r  bin_iteration_reg[1]/Q
                         net (fo=13, routed)          1.066     6.515    bin_iteration_reg_n_0_[1]
    SLICE_X92Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.811 r  sort_state[0]_i_13/O
                         net (fo=1, routed)           0.000     6.811    sort_state[0]_i_13_n_0
    SLICE_X92Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     7.025 r  sort_state_reg[0]_i_8/O
                         net (fo=2, routed)           0.000     7.025    sort_state_reg[0]_i_8_n_0
    SLICE_X92Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     7.113 r  right_in_reg[31]_i_3/O
                         net (fo=2, routed)           0.694     7.807    right_in_reg[31]_i_3_n_0
    SLICE_X92Y25         LUT5 (Prop_lut5_I1_O)        0.319     8.126 r  right_in[31]_i_1/O
                         net (fo=34, routed)          0.259     8.385    right_in
    SLICE_X92Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  right_addr[11]_i_1/O
                         net (fo=12, routed)          0.651     9.161    right_addr[11]_i_1_n_0
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.608     9.510    CLK_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[11]/C
                         clock pessimism              0.457     9.967    
                         clock uncertainty           -0.035     9.931    
    SLICE_X93Y27         FDRE (Setup_fdre_C_R)       -0.429     9.502    right_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 bin_iteration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.460ns (35.351%)  route 2.670ns (64.649%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  bin_iteration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.419     5.450 r  bin_iteration_reg[1]/Q
                         net (fo=13, routed)          1.066     6.515    bin_iteration_reg_n_0_[1]
    SLICE_X92Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.811 r  sort_state[0]_i_13/O
                         net (fo=1, routed)           0.000     6.811    sort_state[0]_i_13_n_0
    SLICE_X92Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     7.025 r  sort_state_reg[0]_i_8/O
                         net (fo=2, routed)           0.000     7.025    sort_state_reg[0]_i_8_n_0
    SLICE_X92Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     7.113 r  right_in_reg[31]_i_3/O
                         net (fo=2, routed)           0.694     7.807    right_in_reg[31]_i_3_n_0
    SLICE_X92Y25         LUT5 (Prop_lut5_I1_O)        0.319     8.126 r  right_in[31]_i_1/O
                         net (fo=34, routed)          0.259     8.385    right_in
    SLICE_X92Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  right_addr[11]_i_1/O
                         net (fo=12, routed)          0.651     9.161    right_addr[11]_i_1_n_0
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.608     9.510    CLK_IBUF_BUFG
    SLICE_X93Y27         FDRE                                         r  right_addr_reg[1]/C
                         clock pessimism              0.457     9.967    
                         clock uncertainty           -0.035     9.931    
    SLICE_X93Y27         FDRE (Setup_fdre_C_R)       -0.429     9.502    right_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 bin_iteration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.460ns (36.258%)  route 2.567ns (63.742%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 9.507 - 5.000 ) 
    Source Clock Delay      (SCD):    5.031ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.787     5.031    CLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  bin_iteration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.419     5.450 r  bin_iteration_reg[1]/Q
                         net (fo=13, routed)          1.066     6.515    bin_iteration_reg_n_0_[1]
    SLICE_X92Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.811 r  sort_state[0]_i_13/O
                         net (fo=1, routed)           0.000     6.811    sort_state[0]_i_13_n_0
    SLICE_X92Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     7.025 r  sort_state_reg[0]_i_8/O
                         net (fo=2, routed)           0.000     7.025    sort_state_reg[0]_i_8_n_0
    SLICE_X92Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     7.113 r  right_in_reg[31]_i_3/O
                         net (fo=2, routed)           0.694     7.807    right_in_reg[31]_i_3_n_0
    SLICE_X92Y25         LUT5 (Prop_lut5_I1_O)        0.319     8.126 r  right_in[31]_i_1/O
                         net (fo=34, routed)          0.259     8.385    right_in
    SLICE_X92Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  right_addr[11]_i_1/O
                         net (fo=12, routed)          0.548     9.057    right_addr[11]_i_1_n_0
    SLICE_X90Y24         FDRE                                         r  right_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.605     9.507    CLK_IBUF_BUFG
    SLICE_X90Y24         FDRE                                         r  right_addr_reg[5]/C
                         clock pessimism              0.457     9.964    
                         clock uncertainty           -0.035     9.928    
    SLICE_X90Y24         FDRE (Setup_fdre_C_R)       -0.524     9.404    right_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 left_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.682%)  route 0.271ns (62.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X90Y20         FDRE                                         r  left_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  left_in_reg[12]/Q
                         net (fo=1, routed)           0.271     1.905    bin_left/memory_reg_3_0[12]
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.911     2.027    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y5          RAMB36E1                                     r  bin_left/memory_reg_1/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.841    bin_left/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 memory_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.722%)  route 0.290ns (67.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.605     1.471    CLK_IBUF_BUFG
    SLICE_X91Y18         FDRE                                         r  memory_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  memory_in_reg[18]/Q
                         net (fo=1, routed)           0.290     1.902    memory/d_input[18]
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.918     2.034    memory/CLK_IBUF_BUFG
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.532    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.828    memory/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 memory_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.588%)  route 0.253ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  memory_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  memory_in_reg[23]/Q
                         net (fo=1, routed)           0.253     1.851    memory/d_input[23]
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.918     2.034    memory/CLK_IBUF_BUFG
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.532    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.775    memory/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 right_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_2/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.499%)  route 0.236ns (61.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.600     1.466    CLK_IBUF_BUFG
    SLICE_X90Y26         FDRE                                         r  right_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  right_in_reg[26]/Q
                         net (fo=1, routed)           0.236     1.851    bin_right/memory_reg_3_0[26]
    RAMB36_X4Y6          RAMB36E1                                     r  bin_right/memory_reg_2/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.916     2.032    bin_right/CLK_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  bin_right/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.530    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.243     1.773    bin_right/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 left_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.815%)  route 0.270ns (62.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.604     1.470    CLK_IBUF_BUFG
    SLICE_X90Y19         FDRE                                         r  left_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  left_in_reg[3]/Q
                         net (fo=1, routed)           0.270     1.904    bin_left/memory_reg_3_0[3]
    RAMB36_X4Y4          RAMB36E1                                     r  bin_left/memory_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.908     2.024    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y4          RAMB36E1                                     r  bin_left/memory_reg_0/CLKARDCLK
                         clock pessimism             -0.502     1.522    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.818    bin_left/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 memory_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.377%)  route 0.308ns (68.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  memory_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  memory_in_reg[24]/Q
                         net (fo=1, routed)           0.308     1.919    memory/d_input[24]
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.918     2.034    memory/CLK_IBUF_BUFG
    RAMB36_X4Y2          RAMB36E1                                     r  memory/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.502     1.532    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.828    memory/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 right_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.660%)  route 0.309ns (65.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.603     1.469    CLK_IBUF_BUFG
    SLICE_X94Y27         FDRE                                         r  right_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y27         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  right_in_reg[3]/Q
                         net (fo=1, routed)           0.309     1.943    bin_right/memory_reg_3_0[3]
    RAMB36_X5Y5          RAMB36E1                                     r  bin_right/memory_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.914     2.030    bin_right/CLK_IBUF_BUFG
    RAMB36_X5Y5          RAMB36E1                                     r  bin_right/memory_reg_0/CLKARDCLK
                         clock pessimism             -0.482     1.548    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.844    bin_right/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 memory_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.910%)  route 0.261ns (67.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.632     1.498    CLK_IBUF_BUFG
    SLICE_X106Y20        FDRE                                         r  memory_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y20        FDRE (Prop_fdre_C_Q)         0.128     1.626 r  memory_in_reg[15]/Q
                         net (fo=1, routed)           0.261     1.887    memory/d_input[15]
    RAMB36_X5Y4          RAMB36E1                                     r  memory/memory_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.911     2.027    memory/CLK_IBUF_BUFG
    RAMB36_X5Y4          RAMB36E1                                     r  memory/memory_reg_1/CLKARDCLK
                         clock pessimism             -0.482     1.545    
    RAMB36_X5Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.788    memory/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 left_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.366%)  route 0.339ns (70.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.605     1.471    CLK_IBUF_BUFG
    SLICE_X93Y18         FDRE                                         r  left_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  left_in_reg[29]/Q
                         net (fo=1, routed)           0.339     1.952    bin_left/memory_reg_3_0[29]
    RAMB36_X4Y1          RAMB36E1                                     r  bin_left/memory_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.922     2.038    bin_left/CLK_IBUF_BUFG
    RAMB36_X4Y1          RAMB36E1                                     r  bin_left/memory_reg_3/CLKARDCLK
                         clock pessimism             -0.482     1.556    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.852    bin_left/memory_reg_3
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 memory_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.564%)  route 0.265ns (67.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.635     1.501    CLK_IBUF_BUFG
    SLICE_X106Y17        FDRE                                         r  memory_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y17        FDRE (Prop_fdre_C_Q)         0.128     1.629 r  memory_in_reg[5]/Q
                         net (fo=1, routed)           0.265     1.895    memory/d_input[5]
    RAMB36_X5Y3          RAMB36E1                                     r  memory/memory_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.917     2.033    memory/CLK_IBUF_BUFG
    RAMB36_X5Y3          RAMB36E1                                     r  memory/memory_reg_0/CLKARDCLK
                         clock pessimism             -0.482     1.551    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.794    memory/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y5    bin_left/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y3    bin_left/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y1    bin_left/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y5    bin_right/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y6    bin_right/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y6    bin_right/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y7    bin_right/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y4    memory/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y2    memory/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y2    memory/memory_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y22  counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y22  counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X104Y24  OUT_DATA_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X103Y25  OUT_DATA_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X103Y25  OUT_DATA_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X98Y27   OUT_DATA_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X103Y25  OUT_DATA_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X97Y22   OUT_DATA_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y22  counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X98Y26   OUT_DATA_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y20  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y20  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y20  counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y20  counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y20  counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X97Y20   memory_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X96Y20   memory_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X94Y20   memory_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X94Y20   memory_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X97Y20   memory_addr_reg[4]/C



