In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (U_UART/U0_UART_RX/data_samp/sampled_bit_reg). (C26-1)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2

-----------------------------------------------------------------

1 CLOCK VIOLATION
     1 Clock as data different from capture clock for stable cell violation (C26)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 369 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 368 cells are valid scan cells
         U_SYS_CTRL/ALU_OUT_reg_reg[7]
         U_SYS_CTRL/ALU_OUT_reg_reg[6]
         U_SYS_CTRL/ALU_OUT_reg_reg[5]
         U_SYS_CTRL/ALU_OUT_reg_reg[4]
         U_SYS_CTRL/ALU_OUT_reg_reg[3]
         U_SYS_CTRL/ALU_OUT_reg_reg[2]
         U_SYS_CTRL/ALU_OUT_reg_reg[1]
         U_SYS_CTRL/ALU_OUT_reg_reg[0]
         U_SYS_CTRL/ALU_OUT_reg_reg[15]
         U_SYS_CTRL/ALU_OUT_reg_reg[14]
         U_SYS_CTRL/ALU_OUT_reg_reg[13]
         U_SYS_CTRL/ALU_OUT_reg_reg[12]
         U_SYS_CTRL/ALU_OUT_reg_reg[11]
         U_SYS_CTRL/ALU_OUT_reg_reg[10]
         U_SYS_CTRL/ALU_OUT_reg_reg[9]
         U_SYS_CTRL/ALU_OUT_reg_reg[8]
         U_SYS_CTRL/Address_reg_reg[2]
         U_SYS_CTRL/Address_reg_reg[0]
         U_SYS_CTRL/Address_reg_reg[1]
         U_SYS_CTRL/current_state_reg[3]
         U_SYS_CTRL/current_state_reg[1]
         U_SYS_CTRL/current_state_reg[2]
         U_SYS_CTRL/current_state_reg[0]
         U_SYS_CTRL/Address_reg_reg[3]
         U_REG_FILE/Reg_File_reg[13][7]
         U_REG_FILE/Reg_File_reg[13][6]
         U_REG_FILE/Reg_File_reg[13][5]
         U_REG_FILE/Reg_File_reg[13][4]
         U_REG_FILE/Reg_File_reg[13][3]
         U_REG_FILE/Reg_File_reg[13][2]
         U_REG_FILE/Reg_File_reg[13][1]
         U_REG_FILE/Reg_File_reg[13][0]
         U_REG_FILE/Reg_File_reg[9][7]
         U_REG_FILE/Reg_File_reg[9][6]
         U_REG_FILE/Reg_File_reg[9][5]
         U_REG_FILE/Reg_File_reg[9][4]
         U_REG_FILE/Reg_File_reg[9][3]
         U_REG_FILE/Reg_File_reg[9][2]
         U_REG_FILE/Reg_File_reg[9][1]
         U_REG_FILE/Reg_File_reg[9][0]
         U_REG_FILE/Reg_File_reg[5][7]
         U_REG_FILE/Reg_File_reg[5][6]
         U_REG_FILE/Reg_File_reg[5][5]
         U_REG_FILE/Reg_File_reg[5][4]
         U_REG_FILE/Reg_File_reg[5][3]
         U_REG_FILE/Reg_File_reg[5][2]
         U_REG_FILE/Reg_File_reg[5][1]
         U_REG_FILE/Reg_File_reg[5][0]
         U_REG_FILE/Reg_File_reg[15][7]
         U_REG_FILE/Reg_File_reg[15][6]
         U_REG_FILE/Reg_File_reg[15][5]
         U_REG_FILE/Reg_File_reg[15][4]
         U_REG_FILE/Reg_File_reg[15][3]
         U_REG_FILE/Reg_File_reg[15][2]
         U_REG_FILE/Reg_File_reg[15][1]
         U_REG_FILE/Reg_File_reg[15][0]
         U_REG_FILE/Reg_File_reg[11][7]
         U_REG_FILE/Reg_File_reg[11][6]
         U_REG_FILE/Reg_File_reg[11][5]
         U_REG_FILE/Reg_File_reg[11][4]
         U_REG_FILE/Reg_File_reg[11][3]
         U_REG_FILE/Reg_File_reg[11][2]
         U_REG_FILE/Reg_File_reg[11][1]
         U_REG_FILE/Reg_File_reg[11][0]
         U_REG_FILE/Reg_File_reg[7][7]
         U_REG_FILE/Reg_File_reg[7][6]
         U_REG_FILE/Reg_File_reg[7][5]
         U_REG_FILE/Reg_File_reg[7][4]
         U_REG_FILE/Reg_File_reg[7][3]
         U_REG_FILE/Reg_File_reg[7][2]
         U_REG_FILE/Reg_File_reg[7][1]
         U_REG_FILE/Reg_File_reg[7][0]
         U_REG_FILE/Reg_File_reg[14][7]
         U_REG_FILE/Reg_File_reg[14][6]
         U_REG_FILE/Reg_File_reg[14][5]
         U_REG_FILE/Reg_File_reg[14][4]
         U_REG_FILE/Reg_File_reg[14][3]
         U_REG_FILE/Reg_File_reg[14][2]
         U_REG_FILE/Reg_File_reg[14][1]
         U_REG_FILE/Reg_File_reg[14][0]
         U_REG_FILE/Reg_File_reg[10][7]
         U_REG_FILE/Reg_File_reg[10][6]
         U_REG_FILE/Reg_File_reg[10][5]
         U_REG_FILE/Reg_File_reg[10][4]
         U_REG_FILE/Reg_File_reg[10][3]
         U_REG_FILE/Reg_File_reg[10][2]
         U_REG_FILE/Reg_File_reg[10][1]
         U_REG_FILE/Reg_File_reg[10][0]
         U_REG_FILE/Reg_File_reg[6][7]
         U_REG_FILE/Reg_File_reg[6][6]
         U_REG_FILE/Reg_File_reg[6][5]
         U_REG_FILE/Reg_File_reg[6][4]
         U_REG_FILE/Reg_File_reg[6][3]
         U_REG_FILE/Reg_File_reg[6][2]
         U_REG_FILE/Reg_File_reg[6][1]
         U_REG_FILE/Reg_File_reg[6][0]
         U_REG_FILE/Reg_File_reg[12][7]
         U_REG_FILE/Reg_File_reg[12][6]
         U_REG_FILE/Reg_File_reg[12][5]
         U_REG_FILE/Reg_File_reg[12][4]
         U_REG_FILE/Reg_File_reg[12][3]
         U_REG_FILE/Reg_File_reg[12][2]
         U_REG_FILE/Reg_File_reg[12][1]
         U_REG_FILE/Reg_File_reg[12][0]
         U_REG_FILE/Reg_File_reg[8][7]
         U_REG_FILE/Reg_File_reg[8][6]
         U_REG_FILE/Reg_File_reg[8][5]
         U_REG_FILE/Reg_File_reg[8][4]
         U_REG_FILE/Reg_File_reg[8][3]
         U_REG_FILE/Reg_File_reg[8][2]
         U_REG_FILE/Reg_File_reg[8][1]
         U_REG_FILE/Reg_File_reg[8][0]
         U_REG_FILE/Reg_File_reg[4][7]
         U_REG_FILE/Reg_File_reg[4][6]
         U_REG_FILE/Reg_File_reg[4][5]
         U_REG_FILE/Reg_File_reg[4][4]
         U_REG_FILE/Reg_File_reg[4][3]
         U_REG_FILE/Reg_File_reg[4][2]
         U_REG_FILE/Reg_File_reg[4][1]
         U_REG_FILE/Reg_File_reg[4][0]
         U_REG_FILE/Reg_File_reg[1][6]
         U_REG_FILE/Reg_File_reg[0][7]
         U_REG_FILE/Reg_File_reg[0][6]
         U_REG_FILE/Reg_File_reg[0][5]
         U_REG_FILE/Reg_File_reg[0][4]
         U_REG_FILE/Reg_File_reg[0][3]
         U_REG_FILE/Reg_File_reg[0][2]
         U_REG_FILE/Reg_File_reg[0][1]
         U_REG_FILE/Reg_File_reg[0][0]
         U_REG_FILE/Reg_File_reg[2][1]
         U_REG_FILE/RdData_reg[7]
         U_REG_FILE/RdData_reg[6]
         U_REG_FILE/RdData_reg[5]
         U_REG_FILE/RdData_reg[4]
         U_REG_FILE/RdData_reg[3]
         U_REG_FILE/RdData_reg[2]
         U_REG_FILE/RdData_reg[1]
         U_REG_FILE/RdData_reg[0]
         U_REG_FILE/Reg_File_reg[2][0]
         U_REG_FILE/Reg_File_reg[1][1]
         U_REG_FILE/Reg_File_reg[1][5]
         U_REG_FILE/Reg_File_reg[1][4]
         U_REG_FILE/Reg_File_reg[1][7]
         U_REG_FILE/Reg_File_reg[1][3]
         U_REG_FILE/Reg_File_reg[1][2]
         U_REG_FILE/Reg_File_reg[1][0]
         U_REG_FILE/RdData_VLD_reg
         U_REG_FILE/Reg_File_reg[3][7]
         U_REG_FILE/Reg_File_reg[3][3]
         U_REG_FILE/Reg_File_reg[3][5]
         U_REG_FILE/Reg_File_reg[3][4]
         U_REG_FILE/Reg_File_reg[3][6]
         U_REG_FILE/Reg_File_reg[3][0]
         U_REG_FILE/Reg_File_reg[3][2]
         U_REG_FILE/Reg_File_reg[2][2]
         U_REG_FILE/Reg_File_reg[3][1]
         U_REG_FILE/Reg_File_reg[2][3]
         U_REG_FILE/Reg_File_reg[2][4]
         U_REG_FILE/Reg_File_reg[2][6]
         U_REG_FILE/Reg_File_reg[2][5]
         U_REG_FILE/Reg_File_reg[2][7]
         U_ALU/OUT_VALID_reg
         U_ALU/ALU_OUT_reg[15]
         U_ALU/ALU_OUT_reg[14]
         U_ALU/ALU_OUT_reg[13]
         U_ALU/ALU_OUT_reg[12]
         U_ALU/ALU_OUT_reg[11]
         U_ALU/ALU_OUT_reg[10]
         U_ALU/ALU_OUT_reg[9]
         U_ALU/ALU_OUT_reg[8]
         U_ALU/ALU_OUT_reg[7]
         U_ALU/ALU_OUT_reg[6]
         U_ALU/ALU_OUT_reg[5]
         U_ALU/ALU_OUT_reg[4]
         U_ALU/ALU_OUT_reg[3]
         U_ALU/ALU_OUT_reg[2]
         U_ALU/ALU_OUT_reg[1]
         U_ALU/ALU_OUT_reg[0]
         U_DATA_SYNC/pulse_ff_reg
         U_DATA_SYNC/sync_bus_reg[7]
         U_DATA_SYNC/sync_bus_reg[6]
         U_DATA_SYNC/sync_bus_reg[4]
         U_DATA_SYNC/sync_bus_reg[5]
         U_DATA_SYNC/enable_pulse_reg
         U_DATA_SYNC/sync_bus_reg[3]
         U_DATA_SYNC/sync_bus_reg[2]
         U_DATA_SYNC/sync_bus_reg[1]
         U_DATA_SYNC/sync_bus_reg[0]
         U_DATA_SYNC/sync_ff_reg[0]
         U_DATA_SYNC/sync_ff_reg[1]
         U_PULSE_GEN/rcv_flop_reg
         U_PULSE_GEN/pls_flop_reg
         U0_CLK_DIV/counter_reg[7]
         U0_CLK_DIV/flag_reg
         U0_CLK_DIV/div_clk_reg
         U0_CLK_DIV/counter_reg[0]
         U0_CLK_DIV/counter_reg[6]
         U0_CLK_DIV/counter_reg[5]
         U0_CLK_DIV/counter_reg[4]
         U0_CLK_DIV/counter_reg[3]
         U0_CLK_DIV/counter_reg[2]
         U0_CLK_DIV/counter_reg[1]
         U1_CLK_DIV/counter_reg[7]
         U1_CLK_DIV/flag_reg
         U1_CLK_DIV/div_clk_reg
         U1_CLK_DIV/counter_reg[0]
         U1_CLK_DIV/counter_reg[6]
         U1_CLK_DIV/counter_reg[5]
         U1_CLK_DIV/counter_reg[4]
         U1_CLK_DIV/counter_reg[3]
         U1_CLK_DIV/counter_reg[2]
         U1_CLK_DIV/counter_reg[1]
         RST_SYNC_1/sync_ff_reg[1]
         RST_SYNC_1/sync_ff_reg[0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[3][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[7][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[0][0]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][7]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][6]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][5]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][4]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][3]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][2]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][1]
         U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[4][0]
         U_ASYNC_FIFO/sync_r2w/out_reg[1]
         U_ASYNC_FIFO/sync_r2w/out_reg[0]
         U_ASYNC_FIFO/sync_r2w/out_reg[3]
         U_ASYNC_FIFO/sync_r2w/out_reg[2]
         U_ASYNC_FIFO/sync_r2w/Q_reg[3]
         U_ASYNC_FIFO/sync_r2w/Q_reg[2]
         U_ASYNC_FIFO/sync_r2w/Q_reg[1]
         U_ASYNC_FIFO/sync_r2w/Q_reg[0]
         U_ASYNC_FIFO/sync_w2r/out_reg[2]
         U_ASYNC_FIFO/sync_w2r/out_reg[1]
         U_ASYNC_FIFO/sync_w2r/out_reg[0]
         U_ASYNC_FIFO/sync_w2r/Q_reg[3]
         U_ASYNC_FIFO/sync_w2r/Q_reg[2]
         U_ASYNC_FIFO/sync_w2r/Q_reg[1]
         U_ASYNC_FIFO/sync_w2r/Q_reg[0]
         U_ASYNC_FIFO/sync_w2r/out_reg[3]
         U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]
         U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]
         U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]
         U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[0]
         U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[1]
         U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[3]
         U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[2]
         U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[1]
         U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]
         U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
         U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
         U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
         U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]
         U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
         U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
         U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]
         U_UART/U0_UART_TX/fsm/busy_reg
         U_UART/U0_UART_TX/fsm/current_state_reg[1]
         U_UART/U0_UART_TX/fsm/current_state_reg[0]
         U_UART/U0_UART_TX/fsm/current_state_reg[2]
         U_UART/U0_UART_TX/ser/shift_reg_reg[6]
         U_UART/U0_UART_TX/ser/shift_reg_reg[5]
         U_UART/U0_UART_TX/ser/shift_reg_reg[4]
         U_UART/U0_UART_TX/ser/shift_reg_reg[3]
         U_UART/U0_UART_TX/ser/shift_reg_reg[2]
         U_UART/U0_UART_TX/ser/shift_reg_reg[1]
         U_UART/U0_UART_TX/ser/shift_reg_reg[7]
         U_UART/U0_UART_TX/ser/shift_reg_reg[0]
         U_UART/U0_UART_TX/ser/counter_reg[1]
         U_UART/U0_UART_TX/ser/counter_reg[2]
         U_UART/U0_UART_TX/ser/counter_reg[0]
         U_UART/U0_UART_TX/par_calc/Data_reg[5]
         U_UART/U0_UART_TX/par_calc/Data_reg[1]
         U_UART/U0_UART_TX/par_calc/Data_reg[4]
         U_UART/U0_UART_TX/par_calc/Data_reg[0]
         U_UART/U0_UART_TX/par_calc/par_bit_reg
         U_UART/U0_UART_TX/par_calc/Data_reg[2]
         U_UART/U0_UART_TX/par_calc/Data_reg[3]
         U_UART/U0_UART_TX/par_calc/Data_reg[6]
         U_UART/U0_UART_TX/par_calc/Data_reg[7]
         U_UART/U0_UART_TX/mux/TX_OUT_reg
         U_UART/U0_UART_RX/data_samp/sample1_reg
         U_UART/U0_UART_RX/data_samp/sample2_reg
         U_UART/U0_UART_RX/data_samp/sampled_bit_reg
         U_UART/U0_UART_RX/data_samp/sample3_reg
         U_UART/U0_UART_RX/deserial/P_DATA_reg[5]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[1]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[4]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[0]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[7]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[3]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[6]
         U_UART/U0_UART_RX/deserial/P_DATA_reg[2]
         U_UART/U0_UART_RX/deserial/counter_reg[2]
         U_UART/U0_UART_RX/deserial/counter_reg[1]
         U_UART/U0_UART_RX/deserial/counter_reg[0]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
         U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
         U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
         U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
         U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
         U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
         U_UART/U0_UART_RX/par_chk/par_err_reg
         U_UART/U0_UART_RX/stp_chk/stp_err_reg
         U_UART/U0_UART_RX/strt_chk/strt_glitch_reg
         U_UART/U0_UART_RX/fsm/current_state_reg[0]
         U_UART/U0_UART_RX/fsm/current_state_reg[1]
         U_UART/U0_UART_RX/fsm/current_state_reg[2]
         RST_SYNC_2/sync_ff_reg[1]
         RST_SYNC_2/sync_ff_reg[0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16456 faults were added to fault list.
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=13084, abort_limit=10...
 0            7230   5852         1/0/0    63.77%      0.01
 0            1808   4043         2/0/0    74.85%      0.02
 0             882   3155         7/0/0    80.28%      0.03
 0             591   2559        10/0/0    83.93%      0.03
 0             518   2036        14/0/0    87.13%      0.03
 0             250   1776        20/0/0    88.72%      0.05
 0             368   1390        31/0/0    91.08%      0.05
 0             164   1220        36/1/0    92.12%      0.06
 0             209   1003        42/2/2    93.43%      0.07
 0             125    857        52/3/2    94.32%      0.07
 0              90    738        76/3/2    95.04%      0.08
 0             112    604        92/3/2    95.86%      0.08
 0              87    490       106/3/2    96.56%      0.09
 0              89    354       123/3/3    97.39%      0.10
 0              75    252       138/3/4    98.02%      0.10
 0              59    161       157/3/5    98.59%      0.11
 0              42     93       173/4/5    98.99%      0.12
 0              31     12       211/6/6    99.48%      0.12
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15908
 Possibly detected                PT          0
 Undetectable                     UD        465
 ATPG untestable                  AU         71
 Not detected                     ND         12
 -----------------------------------------------
 total faults                             16456
 test coverage                            99.48%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
