/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [7:0] _01_;
  wire [8:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [24:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [8:0] celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  reg [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_82z = celloutsig_0_55z[3] ? celloutsig_0_54z : celloutsig_0_36z[2];
  assign celloutsig_1_11z = celloutsig_1_8z ? in_data[162] : celloutsig_1_7z[3];
  assign celloutsig_0_95z = ~celloutsig_0_59z;
  assign celloutsig_0_15z = ~celloutsig_0_1z[6];
  assign celloutsig_0_37z = { in_data[25:23], celloutsig_0_25z } + _00_;
  assign celloutsig_0_42z = { celloutsig_0_17z[5:1], celloutsig_0_19z, celloutsig_0_22z } + { celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_0_50z = celloutsig_0_16z[7:1] + celloutsig_0_39z[11:5];
  assign celloutsig_0_16z = celloutsig_0_12z[15:1] + { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_2z };
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_51z };
  assign _01_[2:0] = _11_;
  reg [8:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 9'h000;
    else _12_ <= in_data[20:12];
  assign { _02_[8:7], _00_, _02_[2:0] } = _12_;
  assign celloutsig_0_0z = in_data[58:52] & in_data[83:77];
  assign celloutsig_0_10z = { celloutsig_0_6z[1:0], celloutsig_0_7z } & { celloutsig_0_1z[13:12], celloutsig_0_8z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:3] & celloutsig_1_3z[5:1];
  assign celloutsig_1_19z = { in_data[118:117], celloutsig_1_1z } & { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } === celloutsig_0_6z[5:0];
  assign celloutsig_0_24z = { celloutsig_0_9z[12], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_10z } === celloutsig_0_12z[17:10];
  assign celloutsig_0_25z = { celloutsig_0_1z[10:0], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_20z } === { celloutsig_0_23z[2:0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_33z[2:0], celloutsig_0_19z } >= celloutsig_0_2z[4:1];
  assign celloutsig_1_8z = celloutsig_1_4z >= { celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z[4:3], celloutsig_0_6z } >= { celloutsig_0_9z[8], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_17z >= celloutsig_0_16z[9:4];
  assign celloutsig_0_51z = celloutsig_0_42z[4:1] > celloutsig_0_6z[5:2];
  assign celloutsig_0_52z = { celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_49z, celloutsig_0_25z } > celloutsig_0_50z[3:0];
  assign celloutsig_0_54z = { in_data[33:10], celloutsig_0_12z, celloutsig_0_49z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_51z } > { celloutsig_0_45z, celloutsig_0_52z, celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_43z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_49z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_38z };
  assign celloutsig_0_7z = { celloutsig_0_0z[1:0], celloutsig_0_0z } > { celloutsig_0_2z[4:3], celloutsig_0_6z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_7z } > { celloutsig_1_9z[8], celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_24z } > celloutsig_0_4z[8:1];
  assign celloutsig_0_35z = ! { celloutsig_0_0z[6:2], celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_45z = ! { celloutsig_0_23z[7:4], celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_38z };
  assign celloutsig_0_5z = ! celloutsig_0_1z[11:1];
  assign celloutsig_0_59z = ! { celloutsig_0_6z[2], celloutsig_0_34z };
  assign celloutsig_0_96z = ! { celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_82z };
  assign celloutsig_1_0z = ! in_data[136:124];
  assign celloutsig_0_22z = ! { _00_[2:0], _02_[2:1] };
  assign celloutsig_0_30z = { celloutsig_0_28z[4:3], celloutsig_0_10z, celloutsig_0_22z } < celloutsig_0_27z[6:1];
  assign celloutsig_0_46z = celloutsig_0_15z & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_49z = in_data[67] & ~(celloutsig_0_48z);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_3z);
  assign celloutsig_1_1z = in_data[116] & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_5z[3] & ~(celloutsig_1_2z[1]);
  assign celloutsig_0_26z = celloutsig_0_10z[0] & ~(celloutsig_0_12z[14]);
  assign celloutsig_0_3z = celloutsig_0_0z[2] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_4z = { in_data[155:146], celloutsig_1_1z, celloutsig_1_1z } * in_data[148:137];
  assign celloutsig_0_2z = celloutsig_0_1z[11:7] * celloutsig_0_1z[9:5];
  assign celloutsig_0_13z = celloutsig_0_7z ? celloutsig_0_12z[16:14] : { celloutsig_0_3z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_0_17z = celloutsig_0_9z[7] ? celloutsig_0_12z[11:6] : { celloutsig_0_9z[10:8], 1'h0, celloutsig_0_9z[6:5] };
  assign celloutsig_0_23z = celloutsig_0_14z ? { celloutsig_0_6z[3], celloutsig_0_10z, celloutsig_0_17z } : { celloutsig_0_1z[13:5], celloutsig_0_19z };
  assign celloutsig_0_31z = celloutsig_0_20z ? { celloutsig_0_17z[4:0], celloutsig_0_19z } : { celloutsig_0_1z[9:5], celloutsig_0_14z };
  assign celloutsig_0_33z = - { celloutsig_0_4z[19:16], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_30z };
  assign celloutsig_0_36z = - { celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_2z = - { in_data[159:153], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_2z[5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_14z = - { celloutsig_1_5z[1], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_1z = - { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_48z = ~^ celloutsig_0_2z;
  assign celloutsig_0_19z = ~^ { celloutsig_0_4z[10:8], celloutsig_0_11z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_27z[5:1], celloutsig_0_11z };
  assign celloutsig_0_34z = { _00_[2:0], _02_[2] } >> celloutsig_0_2z[3:0];
  assign celloutsig_0_41z = celloutsig_0_16z[5:3] >> celloutsig_0_27z[2:0];
  assign celloutsig_0_55z = { celloutsig_0_31z[1:0], celloutsig_0_46z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_48z } >> { celloutsig_0_36z[3:1], celloutsig_0_24z, celloutsig_0_51z, _01_[2:0], celloutsig_0_35z };
  assign celloutsig_0_6z = { celloutsig_0_0z[6:5], celloutsig_0_2z } >> celloutsig_0_1z[12:6];
  assign celloutsig_0_9z = { celloutsig_0_2z[1:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z } >> { celloutsig_0_4z[20], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[111:103] >> { in_data[146:139], celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[82:72], celloutsig_0_0z, celloutsig_0_11z } >> { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_1z[9:2] >> { celloutsig_0_16z[14:8], celloutsig_0_5z };
  assign celloutsig_0_39z = { celloutsig_0_27z[6], celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_9z } ~^ { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[35:16], celloutsig_0_2z } ~^ { in_data[63:53], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_29z } ~^ { celloutsig_0_27z[6:0], celloutsig_0_3z };
  assign celloutsig_0_44z = celloutsig_0_41z ~^ celloutsig_0_9z[4:2];
  assign celloutsig_0_28z = { _02_[7], _00_, _02_[2:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_26z } ~^ { celloutsig_0_9z[13:8], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_13z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 5'h00;
    else if (clkin_data[160]) celloutsig_1_7z = in_data[116:112];
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 9'h000;
    else if (!clkin_data[160]) celloutsig_1_18z = { celloutsig_1_9z[13], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_0z };
  assign _01_[4] = celloutsig_0_59z;
  assign _02_[6:3] = _00_;
  assign { out_data[136:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
