<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI)</title>
  <title type="main" format="text/plain">IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI)</title>
  <uri type="src">https://ieeexplore.ieee.org/document/503756</uri>
  <docidentifier type="IEEE">IEEE Std 1596.3-1996</docidentifier>
  <docidentifier type="ISBN">978-0-7381-3136-8</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.1996.81028</docidentifier>
  <docnumber>1596.3-1996</docnumber>
  <date type="created">
    <on>1996</on>
  </date>
  <date type="published">
    <on>2019-04-09</on>
  </date>
  <date type="issued">
    <on>1996-03-21</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Scalable Coherent Interface (SCI), specified in IEEE Std 1596-1992, provides computer-bus-like services but uses a collection of fast point-to-point links instead of a physical bus in order to reach far higher speeds. The base specification defines differential ECL signals, which provide a high transfer rate (16 bits are transferred every 2 ns), but are inconvenient for some applications. IEEE Std 1596.3-1996, an extension to IEEE Std 1596-1992, defines a lower-voltage differential signal (as low as 250 mV swing) that is compatible with low-voltage CMOS, BiCMOS, and GaAs circuitry. The power dissipation of the transceivers is low, since only 2.5 mA is needed to generate this differential voltage across a 100 W termination resistance. Signal encoding is defined that allows transfer of SCI packets over data paths that are 4-, 8-, 32-, 64-, and 128-bits wide. Narrow data paths (4 to 8 bits) transferring data every 2 ns can provide sufficient bandwidth for many applications while reducing the physical size and cost of the interface. The wider paths may be needed for very-high-performance systems.</abstract>
  <copyright>
    <from>1996</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>Data buses</keyword>
  <keyword>backplane</keyword>
  <keyword>bus</keyword>
  <keyword>cable</keyword>
  <keyword>differential</keyword>
  <keyword>low power</keyword>
  <keyword>point to point</keyword>
  <keyword>scalable</keyword>
  <keyword>signal</keyword>
</bibdata>