

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_twi.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__twi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_TWI_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_TWI_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_BASE  0x4008C000</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_BASE  0x40090000</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3N || CPU_CM3_SAM3S</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_BASE  0x40018000</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_BASE  0x4001C000</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3U</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_BASE  0x40084000</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_BASE  0x40088000</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">    #error TWI registers not defined for selected CPU</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 
<a name="l00057"></a>00057 <span class="comment">/*\{*/</span>
<a name="l00058"></a><a class="code" href="sam3__twi_8h.html#a922de3d09565e0cf748e072c393c6e1c">00058</a> <span class="preprocessor">#define TWI_CR_OFF      0x000</span>
<a name="l00059"></a><a class="code" href="sam3__twi_8h.html#aac2348146926c9c8e5c6c05cac8d89b0">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_OFF     0x004</span>
<a name="l00060"></a><a class="code" href="sam3__twi_8h.html#af0eeeb3504dc4f83b02b736583cc2bd8">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SMR_OFF     0x008</span>
<a name="l00061"></a><a class="code" href="sam3__twi_8h.html#a31a1eb972dda92da910140e1e41eb94f">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IADR_OFF    0x00C</span>
<a name="l00062"></a><a class="code" href="sam3__twi_8h.html#acbacc9a303aa617523cd53cdc5dbc5a9">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_OFF    0x010</span>
<a name="l00063"></a><a class="code" href="sam3__twi_8h.html#a53347b4c5ac3a5dbd98729c941fb8e98">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_OFF      0x020</span>
<a name="l00064"></a><a class="code" href="sam3__twi_8h.html#ae480da62fec6380d989242804b867a3f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_OFF     0x024</span>
<a name="l00065"></a><a class="code" href="sam3__twi_8h.html#a421a5537af5f865a55da8f712647979d">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_OFF     0x028</span>
<a name="l00066"></a><a class="code" href="sam3__twi_8h.html#a40f0e5a92c2bc9c72c8716357265dc3e">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_OFF     0x02C</span>
<a name="l00067"></a><a class="code" href="sam3__twi_8h.html#afa8a2fea32dfa50e784c7e982c59a1e9">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RHR_OFF     0x030</span>
<a name="l00068"></a><a class="code" href="sam3__twi_8h.html#ad3d9a9d239fa02ee5a1ad319a7b06d29">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_THR_OFF     0x034</span>
<a name="l00069"></a><a class="code" href="sam3__twi_8h.html#a2935d804726edb6c4f51ff0f0d3dafd9">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RPR_OFF     0x100</span>
<a name="l00070"></a><a class="code" href="sam3__twi_8h.html#a4ec756c318ba61ff858e7d5e089038ee">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RCR_OFF     0x104</span>
<a name="l00071"></a><a class="code" href="sam3__twi_8h.html#a089cfa212ca24ba22761e8ba8093bc71">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TPR_OFF     0x108</span>
<a name="l00072"></a><a class="code" href="sam3__twi_8h.html#a51acda1cf2278191c9ba02c24c873502">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TCR_OFF     0x10C</span>
<a name="l00073"></a><a class="code" href="sam3__twi_8h.html#a921c05488609e8a31736e0ef9f38c560">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNPR_OFF    0x110</span>
<a name="l00074"></a><a class="code" href="sam3__twi_8h.html#a009e2646e8a70fe4f914950fabc4e0c6">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNCR_OFF    0x114</span>
<a name="l00075"></a><a class="code" href="sam3__twi_8h.html#a8518a46c1c10d151138cf05bf243e927">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNPR_OFF    0x118</span>
<a name="l00076"></a><a class="code" href="sam3__twi_8h.html#a4d2ff397a6b6715ee6185d9684f9db7d">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNCR_OFF    0x11C</span>
<a name="l00077"></a><a class="code" href="sam3__twi_8h.html#ad5917fecb3b58b45af71f3c6142ce74e">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTCR_OFF    0x120</span>
<a name="l00078"></a><a class="code" href="sam3__twi_8h.html#a60383b9af070c97cd2f054e2cdd76471">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTSR_OFF    0x124</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00080"></a>00080 
<a name="l00084"></a>00084 <span class="comment">/*\{*/</span>
<a name="l00085"></a>00085 <span class="preprocessor">#ifdef TWI_BASE</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_CR    (HWREG(TWI_BASE + TWI_CR_OFF))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_MMR   (HWREG(TWI_BASE + TWI_MMR_OFF))</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_SMR   (HWREG(TWI_BASE + TWI_SMR_OFF))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_IADR  (HWREG(TWI_BASE + TWI_IADR_OFF))</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_CWGR  (HWREG(TWI_BASE + TWI_CWGR_OFF))</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_SR    (HWREG(TWI_BASE + TWI_SR_OFF))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_IER   (HWREG(TWI_BASE + TWI_IER_OFF))</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_IDR   (HWREG(TWI_BASE + TWI_IDR_OFF))</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_IMR   (HWREG(TWI_BASE + TWI_IMR_OFF))</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_RHR   (HWREG(TWI_BASE + TWI_RHR_OFF))</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_THR   (HWREG(TWI_BASE + TWI_THR_OFF))</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_RPR   (HWREG(TWI_BASE + TWI_RPR_OFF))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_RCR   (HWREG(TWI_BASE + TWI_RCR_OFF))</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_TPR   (HWREG(TWI_BASE + TWI_TPR_OFF))</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_TCR   (HWREG(TWI_BASE + TWI_TCR_OFF))</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_RNPR  (HWREG(TWI_BASE + TWI_RNPR_OFF))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_RNCR  (HWREG(TWI_BASE + TWI_RNCR_OFF))</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_TNPR  (HWREG(TWI_BASE + TWI_TNPR_OFF))</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_TNCR  (HWREG(TWI_BASE + TWI_TNCR_OFF))</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_PTCR  (HWREG(TWI_BASE + TWI_PTCR_OFF))</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">    #define TWI_PTSR  (HWREG(TWI_BASE + TWI_PTSR_OFF))</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#endif // TWI_BASE</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#ifdef TWI0_BASE</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_CR    (HWREG(TWI0_BASE + TWI_CR_OFF))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_MMR   (HWREG(TWI0_BASE + TWI_MMR_OFF))</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_SMR   (HWREG(TWI0_BASE + TWI_SMR_OFF))</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_IADR  (HWREG(TWI0_BASE + TWI_IADR_OFF))</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_CWGR  (HWREG(TWI0_BASE + TWI_CWGR_OFF))</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_SR    (HWREG(TWI0_BASE + TWI_SR_OFF))</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_IER   (HWREG(TWI0_BASE + TWI_IER_OFF))</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_IDR   (HWREG(TWI0_BASE + TWI_IDR_OFF))</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_IMR   (HWREG(TWI0_BASE + TWI_IMR_OFF))</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_RHR   (HWREG(TWI0_BASE + TWI_RHR_OFF))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_THR   (HWREG(TWI0_BASE + TWI_THR_OFF))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_RPR   (HWREG(TWI0_BASE + TWI_RPR_OFF))</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_RCR   (HWREG(TWI0_BASE + TWI_RCR_OFF))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TPR   (HWREG(TWI0_BASE + TWI_TPR_OFF))</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TCR   (HWREG(TWI0_BASE + TWI_TCR_OFF))</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_RNPR  (HWREG(TWI0_BASE + TWI_RNPR_OFF))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_RNCR  (HWREG(TWI0_BASE + TWI_RNCR_OFF))</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TNPR  (HWREG(TWI0_BASE + TWI_TNPR_OFF))</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TNCR  (HWREG(TWI0_BASE + TWI_TNCR_OFF))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_PTCR  (HWREG(TWI0_BASE + TWI_PTCR_OFF))</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_PTSR  (HWREG(TWI0_BASE + TWI_PTSR_OFF))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif // TWI0_BASE</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="preprocessor">#ifdef TWI1_BASE</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_CR    (HWREG(TWI1_BASE + TWI_CR_OFF))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_MMR   (HWREG(TWI1_BASE + TWI_MMR_OFF))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_SMR   (HWREG(TWI1_BASE + TWI_SMR_OFF))</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_IADR  (HWREG(TWI1_BASE + TWI_IADR_OFF))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_CWGR  (HWREG(TWI1_BASE + TWI_CWGR_OFF))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_SR    (HWREG(TWI1_BASE + TWI_SR_OFF))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_IER   (HWREG(TWI1_BASE + TWI_IER_OFF))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_IDR   (HWREG(TWI1_BASE + TWI_IDR_OFF))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_IMR   (HWREG(TWI1_BASE + TWI_IMR_OFF))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_RHR   (HWREG(TWI1_BASE + TWI_RHR_OFF))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_THR   (HWREG(TWI1_BASE + TWI_THR_OFF))</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_RPR   (HWREG(TWI1_BASE + TWI_RPR_OFF))</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_RCR   (HWREG(TWI1_BASE + TWI_RCR_OFF))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TPR   (HWREG(TWI1_BASE + TWI_TPR_OFF))</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TCR   (HWREG(TWI1_BASE + TWI_TCR_OFF))</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_RNPR  (HWREG(TWI1_BASE + TWI_RNPR_OFF))</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_RNCR  (HWREG(TWI1_BASE + TWI_RNCR_OFF))</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TNPR  (HWREG(TWI1_BASE + TWI_TNPR_OFF))</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TNCR  (HWREG(TWI1_BASE + TWI_TNCR_OFF))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PTCR  (HWREG(TWI1_BASE + TWI_PTCR_OFF))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PTSR  (HWREG(TWI1_BASE + TWI_PTSR_OFF))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#endif // TWI1_BASE</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 
<a name="l00162"></a>00162 <span class="comment">/*\{*/</span>
<a name="l00163"></a><a class="code" href="sam3__twi_8h.html#a328d3bc5d5f0e7932b7c032cbfd0e5d7">00163</a> <span class="preprocessor">#define TWI_CR_START BV(0)</span>
<a name="l00164"></a><a class="code" href="sam3__twi_8h.html#a7813f2f3303fcc31ea40f2f740e7619c">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_STOP BV(1)</span>
<a name="l00165"></a><a class="code" href="sam3__twi_8h.html#afcd9b4ac6f2a1a947bfef8ee6ed23ec1">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_MSEN BV(2)</span>
<a name="l00166"></a><a class="code" href="sam3__twi_8h.html#a4d1edde727ae2f2fb8af47bb1fa79f29">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_MSDIS BV(3)</span>
<a name="l00167"></a><a class="code" href="sam3__twi_8h.html#a5e1d0134643e33cbf772c1ea49506844">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_SVEN BV(4)</span>
<a name="l00168"></a><a class="code" href="sam3__twi_8h.html#ae016ecef7f10bdcac8de258529b7c0e2">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_SVDIS BV(5)</span>
<a name="l00169"></a><a class="code" href="sam3__twi_8h.html#aa1085b452d089e822261beef0a9a7401">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_QUICK BV(6)</span>
<a name="l00170"></a><a class="code" href="sam3__twi_8h.html#a3d30ed9d14e20f72a7c6d48b30a955d7">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CR_SWRST BV(7)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00172"></a>00172 
<a name="l00176"></a>00176 <span class="comment">/*\{*/</span>
<a name="l00177"></a><a class="code" href="sam3__twi_8h.html#a6f3f5ca66ea3106ff900b5f8f0063832">00177</a> <span class="preprocessor">#define TWI_MMR_IADRSZ_SHIFT 8</span>
<a name="l00178"></a><a class="code" href="sam3__twi_8h.html#af345ddebe5655156ad775866c8b500c1">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_IADRSZ_MASK (0x3 &lt;&lt; TWI_MMR_IADRSZ_SHIFT)</span>
<a name="l00179"></a><a class="code" href="sam3__twi_8h.html#a6c0250ea7d21a43e241f069064b26956">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0 &lt;&lt; 8)</span>
<a name="l00180"></a><a class="code" href="sam3__twi_8h.html#a6cd79dde0b74cc7032dfc5b70c5f1752">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE BV(8)</span>
<a name="l00181"></a><a class="code" href="sam3__twi_8h.html#a77948985298db0560a8e5da8ae253bce">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2 &lt;&lt; 8)</span>
<a name="l00182"></a><a class="code" href="sam3__twi_8h.html#aae7da5793118e71b189e0c4b5ddc2b64">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3 &lt;&lt; 8)</span>
<a name="l00183"></a><a class="code" href="sam3__twi_8h.html#a152f8f340bea789e835e659e1bc8c40c">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_MREAD BV(12)</span>
<a name="l00184"></a><a class="code" href="sam3__twi_8h.html#a73774763ff6c5158f8ae226ac9cef187">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_DADR_SHIFT 16</span>
<a name="l00185"></a><a class="code" href="sam3__twi_8h.html#ad0d6d63b8381d174c1d8a133eeb5737d">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_DADR_MASK (0x7f &lt;&lt; TWI_MMR_DADR_SHIFT)</span>
<a name="l00186"></a><a class="code" href="sam3__twi_8h.html#a934cd5257139e42faaf817c82f3b22b1">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_MASK &amp; ((value) &lt;&lt; TWI_MMR_DADR_SHIFT)))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00188"></a>00188 
<a name="l00192"></a>00192 <span class="comment">/*\{*/</span>
<a name="l00193"></a><a class="code" href="sam3__twi_8h.html#ad56ed7c412ad29bcca7307482aa854dd">00193</a> <span class="preprocessor">#define TWI_SMR_SADR_SHIFT 16</span>
<a name="l00194"></a><a class="code" href="sam3__twi_8h.html#a789309f88896fe0e0e6035d5575b0525">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SMR_SADR_MASK (0x7f &lt;&lt; TWI_SMR_SADR_SHIFT)</span>
<a name="l00195"></a><a class="code" href="sam3__twi_8h.html#a4774fdfe66c0c733591e6ec2b6d3a1e3">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_MASK &amp; ((value) &lt;&lt; TWI_SMR_SADR_SHIFT)))</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00197"></a>00197 
<a name="l00201"></a>00201 <span class="comment">/*\{*/</span>
<a name="l00202"></a><a class="code" href="sam3__twi_8h.html#ad6c3ee0a306ac6ae507ddf3987f83f4c">00202</a> <span class="preprocessor">#define TWI_IADR_IADR_SHIFT 0</span>
<a name="l00203"></a><a class="code" href="sam3__twi_8h.html#a95dc2de0f6234fffba5c44796cf3cfba">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IADR_IADR_MASK (0xffffff &lt;&lt; TWI_IADR_IADR_SHIFT)</span>
<a name="l00204"></a><a class="code" href="sam3__twi_8h.html#a4dd02f9105aeb7350f486141052bbd98">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_MASK &amp; ((value) &lt;&lt; TWI_IADR_IADR_SHIFT)))</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00206"></a>00206 
<a name="l00210"></a>00210 <span class="comment">/*\{*/</span>
<a name="l00211"></a><a class="code" href="sam3__twi_8h.html#ad202c28b51461d17f6a1c6d17567d154">00211</a> <span class="preprocessor">#define TWI_CWGR_CLDIV_SHIFT 0</span>
<a name="l00212"></a><a class="code" href="sam3__twi_8h.html#a3d627878def478b3c59cb74ee7d6a9d1">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CLDIV_MASK (0xff &lt;&lt; TWI_CWGR_CLDIV_SHIFT)</span>
<a name="l00213"></a><a class="code" href="sam3__twi_8h.html#a7798a5d3fbe74405f731f3d4a8a1f1dc">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_SHIFT)))</span>
<a name="l00214"></a><a class="code" href="sam3__twi_8h.html#a254cffb8789fc7d179e8d804408a88b5">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_SHIFT 8</span>
<a name="l00215"></a><a class="code" href="sam3__twi_8h.html#ade3223a5dcef3b2e19d004ae05d738f2">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_MASK (0xff &lt;&lt; TWI_CWGR_CHDIV_SHIFT)</span>
<a name="l00216"></a><a class="code" href="sam3__twi_8h.html#a29555688e42edbc047c0305d7453f5b3">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_SHIFT)))</span>
<a name="l00217"></a><a class="code" href="sam3__twi_8h.html#acd34e51c052917e15277d424561d9bb1">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_SHIFT 16</span>
<a name="l00218"></a><a class="code" href="sam3__twi_8h.html#a9b700eb345104b20eb6b042475c8ebc0">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_MASK (0x7 &lt;&lt; TWI_CWGR_CKDIV_SHIFT)</span>
<a name="l00219"></a><a class="code" href="sam3__twi_8h.html#ae88c33f1c8b4366a9239aa58f7b408af">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_MASK &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_SHIFT)))</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00221"></a>00221 
<a name="l00225"></a>00225 <span class="comment">/*\{*/</span>
<a name="l00226"></a><a class="code" href="sam3__twi_8h.html#a22a19ea7376d60d8e2623b4615446d46">00226</a> <span class="preprocessor">#define TWI_SR_TXCOMP BV(0)</span>
<a name="l00227"></a><a class="code" href="sam3__twi_8h.html#a24bcf32b00d0cf9a5b599bbb09f30d41">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_RXRDY BV(1)</span>
<a name="l00228"></a><a class="code" href="sam3__twi_8h.html#a4d5780bb4ff0377fe6d248a48059ec1a">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_TXRDY BV(2)</span>
<a name="l00229"></a><a class="code" href="sam3__twi_8h.html#a900dd1401405038764f92239a17555ed">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_SVREAD BV(3)</span>
<a name="l00230"></a><a class="code" href="sam3__twi_8h.html#ab17b163d91a251db9eaad6f382a400bb">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_SVACC BV(4)</span>
<a name="l00231"></a><a class="code" href="sam3__twi_8h.html#a40ea0eb279f1eeb0dc9ee66ea31969a6">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_GACC BV(5)</span>
<a name="l00232"></a><a class="code" href="sam3__twi_8h.html#ae99ccfffb2b606f829047c03928d680d">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_OVRE BV(6)</span>
<a name="l00233"></a><a class="code" href="sam3__twi_8h.html#a52a8fd87b6a50a887672358c1abd5e29">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_NACK BV(8)</span>
<a name="l00234"></a><a class="code" href="sam3__twi_8h.html#ad1f7da921bc96eba15f148fe0112742b">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_ARBLST BV(9)</span>
<a name="l00235"></a><a class="code" href="sam3__twi_8h.html#a6643e03253b90419c10d561ea86b057b">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_SCLWS BV(10)</span>
<a name="l00236"></a><a class="code" href="sam3__twi_8h.html#a6c992458ee07ab39ec7a1e70f5735d30">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_EOSACC BV(11)</span>
<a name="l00237"></a><a class="code" href="sam3__twi_8h.html#a526be7eeb1482fe956aef44e3b557bec">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_ENDRX BV(12)</span>
<a name="l00238"></a><a class="code" href="sam3__twi_8h.html#a05e5d9ce45a1ca77e012ce77da9b77c3">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_ENDTX BV(13)</span>
<a name="l00239"></a><a class="code" href="sam3__twi_8h.html#ada39a180222b4f215549c9d8915fcfa7">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_RXBUFF BV(14)</span>
<a name="l00240"></a><a class="code" href="sam3__twi_8h.html#adc86a40605a425d6febdb7e8b880e098">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SR_TXBUFE BV(15)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00242"></a>00242 
<a name="l00246"></a>00246 <span class="comment">/*\{*/</span>
<a name="l00247"></a><a class="code" href="sam3__twi_8h.html#abe91bd63eabf3d0442e69b6e278f71cf">00247</a> <span class="preprocessor">#define TWI_IER_TXCOMP BV(0)</span>
<a name="l00248"></a><a class="code" href="sam3__twi_8h.html#a4ff57ed06330643201152f6e004a8f7b">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_RXRDY BV(1)</span>
<a name="l00249"></a><a class="code" href="sam3__twi_8h.html#ac2d04ec4cb7382f83bfed81885e3561c">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_TXRDY BV(2)</span>
<a name="l00250"></a><a class="code" href="sam3__twi_8h.html#ad2b4f2bb27d0fbce74de17018968b905">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_SVACC BV(4)</span>
<a name="l00251"></a><a class="code" href="sam3__twi_8h.html#a1a9167b52a89c9b7799e76bbbf6e9bba">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_GACC BV(5)</span>
<a name="l00252"></a><a class="code" href="sam3__twi_8h.html#a84481db6f9940ae8e19212b3e99d28da">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_OVRE BV(6)</span>
<a name="l00253"></a><a class="code" href="sam3__twi_8h.html#afa50ff0480e16b88a9777045297008b3">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_NACK BV(8)</span>
<a name="l00254"></a><a class="code" href="sam3__twi_8h.html#ab5474b90b502445492351944210a3775">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_ARBLST BV(9)</span>
<a name="l00255"></a><a class="code" href="sam3__twi_8h.html#a38c6e3b71accb584497615f144ed93f1">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_SCL_WS BV(10)</span>
<a name="l00256"></a><a class="code" href="sam3__twi_8h.html#a927f7d303ac1be5383f7d9e391e8ab82">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_EOSACC BV(11)</span>
<a name="l00257"></a><a class="code" href="sam3__twi_8h.html#aeaab58c0088ea8e9d34b625564adb303">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_ENDRX BV(12)</span>
<a name="l00258"></a><a class="code" href="sam3__twi_8h.html#ac34d8262171be93c480698e2bd27e3a8">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_ENDTX BV(13)</span>
<a name="l00259"></a><a class="code" href="sam3__twi_8h.html#a1bc1e9397f04b171bb1439af74126273">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_RXBUFF BV(14)</span>
<a name="l00260"></a><a class="code" href="sam3__twi_8h.html#a52e0678293eff665c97cbd18a0a7b02b">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IER_TXBUFE BV(15)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00262"></a>00262 
<a name="l00266"></a>00266 <span class="comment">/*\{*/</span>
<a name="l00267"></a><a class="code" href="sam3__twi_8h.html#a79586ee38590062cba4857f00f1ad216">00267</a> <span class="preprocessor">#define TWI_IDR_TXCOMP BV(0)</span>
<a name="l00268"></a><a class="code" href="sam3__twi_8h.html#a33fdfa247ae24f54da97d51279e293d3">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_RXRDY BV(1)</span>
<a name="l00269"></a><a class="code" href="sam3__twi_8h.html#a4ebf50bae652d149c7b0b544fa73c355">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_TXRDY BV(2)</span>
<a name="l00270"></a><a class="code" href="sam3__twi_8h.html#a80ac7874c6815e8356543300efe5c0a5">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_SVACC BV(4)</span>
<a name="l00271"></a><a class="code" href="sam3__twi_8h.html#aadce83eba76e1561be28d132aefb99dd">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_GACC BV(5)</span>
<a name="l00272"></a><a class="code" href="sam3__twi_8h.html#ac6da1ba52ba0e4a19122ef6fcb6b98f6">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_OVRE BV(6)</span>
<a name="l00273"></a><a class="code" href="sam3__twi_8h.html#ada8fbe2c14f56d7c2853dfa87872bbf3">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_NACK BV(8)</span>
<a name="l00274"></a><a class="code" href="sam3__twi_8h.html#a1628dd81b7f7a5dcc902df6a92805d40">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_ARBLST BV(9)</span>
<a name="l00275"></a><a class="code" href="sam3__twi_8h.html#a79792170e450f5e30207153e0b8636aa">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_SCL_WS BV(10)</span>
<a name="l00276"></a><a class="code" href="sam3__twi_8h.html#a216e1727564bec1dcb9cf1f822b7a424">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_EOSACC BV(11)</span>
<a name="l00277"></a><a class="code" href="sam3__twi_8h.html#a09e575ae33dbbd14c2234e1503389f9b">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_ENDRX BV(12)</span>
<a name="l00278"></a><a class="code" href="sam3__twi_8h.html#af19437980c74c64f2a548f9be738263d">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_ENDTX BV(13)</span>
<a name="l00279"></a><a class="code" href="sam3__twi_8h.html#ab5e45024419ede0627780803764528c7">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_RXBUFF BV(14)</span>
<a name="l00280"></a><a class="code" href="sam3__twi_8h.html#ab259a600a0b39ba94a76489f224eefdd">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IDR_TXBUFE BV(15)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00282"></a>00282 
<a name="l00286"></a>00286 <span class="comment">/*\{*/</span>
<a name="l00287"></a><a class="code" href="sam3__twi_8h.html#a638e11531b0f15082fc105d3fbd84e1f">00287</a> <span class="preprocessor">#define TWI_IMR_TXCOMP BV(0)</span>
<a name="l00288"></a><a class="code" href="sam3__twi_8h.html#aace20cc7ecf71d1bc98542cd10a79182">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_RXRDY BV(1)</span>
<a name="l00289"></a><a class="code" href="sam3__twi_8h.html#a05ec56e70f339d9f36c34ff49396706a">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_TXRDY BV(2)</span>
<a name="l00290"></a><a class="code" href="sam3__twi_8h.html#a3e420e622256d29006015a54fc39930d">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_SVACC BV(4)</span>
<a name="l00291"></a><a class="code" href="sam3__twi_8h.html#a57cff31c9bf6f8803351e75449737f83">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_GACC BV(5)</span>
<a name="l00292"></a><a class="code" href="sam3__twi_8h.html#a90c16d0fd8417245251cbeb133d9a7f3">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_OVRE BV(6)</span>
<a name="l00293"></a><a class="code" href="sam3__twi_8h.html#a6feab98a39516f4faeba24399ef23a33">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_NACK BV(8)</span>
<a name="l00294"></a><a class="code" href="sam3__twi_8h.html#a470590d5320c6d9eb130af3f39a91507">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_ARBLST BV(9)</span>
<a name="l00295"></a><a class="code" href="sam3__twi_8h.html#a44d90c37d610d9eccf7593c5ac5acad4">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_SCL_WS BV(10)</span>
<a name="l00296"></a><a class="code" href="sam3__twi_8h.html#ae411ee03985c4ce1bbd0fb33e28d8fc8">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_EOSACC BV(11)</span>
<a name="l00297"></a><a class="code" href="sam3__twi_8h.html#a6255aa5657e8795199da768066c53d4e">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_ENDRX BV(12)</span>
<a name="l00298"></a><a class="code" href="sam3__twi_8h.html#aabfe80df679dcbb44930d56e13161d38">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_ENDTX BV(13)</span>
<a name="l00299"></a><a class="code" href="sam3__twi_8h.html#a572346ae56384908ac23ac6c5468e65d">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_RXBUFF BV(14)</span>
<a name="l00300"></a><a class="code" href="sam3__twi_8h.html#acd93e373be24176c9ce4a1bbe5871ed6">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IMR_TXBUFE BV(15)</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00302"></a>00302 
<a name="l00306"></a>00306 <span class="comment">/*\{*/</span>
<a name="l00307"></a><a class="code" href="sam3__twi_8h.html#a9599e20d4e91715ea66910c4c7858580">00307</a> <span class="preprocessor">#define TWI_RHR_RXDATA_SHIFT 0</span>
<a name="l00308"></a><a class="code" href="sam3__twi_8h.html#a479635cf1d2270f2cc43c053674e19a9">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RHR_RXDATA_MASK (0xff &lt;&lt; TWI_RHR_RXDATA_SHIFT)</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00310"></a>00310 
<a name="l00314"></a>00314 <span class="comment">/*\{*/</span>
<a name="l00315"></a><a class="code" href="sam3__twi_8h.html#a1dc1e879c8e66f09e5b98553963e27e8">00315</a> <span class="preprocessor">#define TWI_THR_TXDATA_SHIFT 0</span>
<a name="l00316"></a><a class="code" href="sam3__twi_8h.html#a85a5aaece6fa802e0686d24f71463fdf">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_THR_TXDATA_MASK (0xff &lt;&lt; TWI_THR_TXDATA_SHIFT)</span>
<a name="l00317"></a><a class="code" href="sam3__twi_8h.html#abf4a1d192a20e48bd226a156cf323f9c">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_MASK &amp; ((value) &lt;&lt; TWI_THR_TXDATA_SHIFT)))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00319"></a>00319 
<a name="l00323"></a>00323 <span class="comment">/*\{*/</span>
<a name="l00324"></a><a class="code" href="sam3__twi_8h.html#a081bd944cca180ec8a5f72de170a2474">00324</a> <span class="preprocessor">#define TWI_RPR_RXPTR_SHIFT 0</span>
<a name="l00325"></a><a class="code" href="sam3__twi_8h.html#a99ade02f98be45d438d5206dc7aff399">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RPR_RXPTR_MASK (0xffffffff &lt;&lt; TWI_RPR_RXPTR_SHIFT)</span>
<a name="l00326"></a><a class="code" href="sam3__twi_8h.html#a781c346f7c7f5bf9a496a77337104ffe">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_MASK &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_SHIFT)))</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00328"></a>00328 
<a name="l00332"></a>00332 <span class="comment">/*\{*/</span>
<a name="l00333"></a><a class="code" href="sam3__twi_8h.html#aa441d741747fbad8ee251974726969f6">00333</a> <span class="preprocessor">#define TWI_RCR_RXCTR_SHIFT 0</span>
<a name="l00334"></a><a class="code" href="sam3__twi_8h.html#a46bd70011c26f03b056e932f099fab4c">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RCR_RXCTR_MASK (0xffff &lt;&lt; TWI_RCR_RXCTR_SHIFT)</span>
<a name="l00335"></a><a class="code" href="sam3__twi_8h.html#a05b001f78e6edadbe453de7c0ac711d0">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_MASK &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_SHIFT)))</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00337"></a>00337 
<a name="l00341"></a>00341 <span class="comment">/*\{*/</span>
<a name="l00342"></a><a class="code" href="sam3__twi_8h.html#a4f866d8a499bfab6b72075de33ac0f45">00342</a> <span class="preprocessor">#define TWI_TPR_TXPTR_SHIFT 0</span>
<a name="l00343"></a><a class="code" href="sam3__twi_8h.html#a8dcda11f26b5361120e4939312712be0">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TPR_TXPTR_MASK (0xffffffff &lt;&lt; TWI_TPR_TXPTR_SHIFT)</span>
<a name="l00344"></a><a class="code" href="sam3__twi_8h.html#a4e8688111a433c77c5a3a2bcb8abc365">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_MASK &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_SHIFT)))</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00346"></a>00346 
<a name="l00350"></a>00350 <span class="comment">/*\{*/</span>
<a name="l00351"></a><a class="code" href="sam3__twi_8h.html#a11f0dc1498f5fc0e6449c6d249d702c1">00351</a> <span class="preprocessor">#define TWI_TCR_TXCTR_SHIFT 0</span>
<a name="l00352"></a><a class="code" href="sam3__twi_8h.html#a59cf1d08065a9fe2eae654ac4170c49d">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TCR_TXCTR_MASK (0xffff &lt;&lt; TWI_TCR_TXCTR_SHIFT)</span>
<a name="l00353"></a><a class="code" href="sam3__twi_8h.html#a1625cda6002c3caafe74def3fda99a47">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_MASK &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_SHIFT)))</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00355"></a>00355 
<a name="l00359"></a>00359 <span class="comment">/*\{*/</span>
<a name="l00360"></a><a class="code" href="sam3__twi_8h.html#aed5045872ec2013148b01efccfdbfd2e">00360</a> <span class="preprocessor">#define TWI_RNPR_RXNPTR_SHIFT 0</span>
<a name="l00361"></a><a class="code" href="sam3__twi_8h.html#aa885b5665bb13c359fb57209fe0dc28e">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNPR_RXNPTR_MASK (0xffffffff &lt;&lt; TWI_RNPR_RXNPTR_SHIFT)</span>
<a name="l00362"></a><a class="code" href="sam3__twi_8h.html#a9d9c912e8ca8ef7aa745aa94c0fb0c3a">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_MASK &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_SHIFT)))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00364"></a>00364 
<a name="l00368"></a>00368 <span class="comment">/*\{*/</span>
<a name="l00369"></a><a class="code" href="sam3__twi_8h.html#aba93401431238bfc3e590422b6c291ac">00369</a> <span class="preprocessor">#define TWI_RNCR_RXNCTR_SHIFT 0</span>
<a name="l00370"></a><a class="code" href="sam3__twi_8h.html#ab2b9dce96ee8ade9d02a15072972a776">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNCR_RXNCTR_MASK (0xffff &lt;&lt; TWI_RNCR_RXNCTR_SHIFT)</span>
<a name="l00371"></a><a class="code" href="sam3__twi_8h.html#ac04478927b2c3cbbb6d64421047039c4">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_MASK &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_SHIFT)))</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00373"></a>00373 
<a name="l00377"></a>00377 <span class="comment">/*\{*/</span>
<a name="l00378"></a><a class="code" href="sam3__twi_8h.html#aac3f51cbf73545d34195bdc2bb862405">00378</a> <span class="preprocessor">#define TWI_TNPR_TXNPTR_SHIFT 0</span>
<a name="l00379"></a><a class="code" href="sam3__twi_8h.html#a5c0df51727b2839a1476526db1458c0d">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNPR_TXNPTR_MASK (0xffffffff &lt;&lt; TWI_TNPR_TXNPTR_SHIFT)</span>
<a name="l00380"></a><a class="code" href="sam3__twi_8h.html#ae22fb7ae440ac44b1a70dc1a91e1a7ac">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_MASK &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_SHIFT)))</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00382"></a>00382 
<a name="l00386"></a>00386 <span class="comment">/*\{*/</span>
<a name="l00387"></a><a class="code" href="sam3__twi_8h.html#a9858df253bfbbf5b58a8a5bec41cf64b">00387</a> <span class="preprocessor">#define TWI_TNCR_TXNCTR_SHIFT 0</span>
<a name="l00388"></a><a class="code" href="sam3__twi_8h.html#a3b57bbff00dea071d09c92a9e0a19b6a">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNCR_TXNCTR_MASK (0xffff &lt;&lt; TWI_TNCR_TXNCTR_SHIFT)</span>
<a name="l00389"></a><a class="code" href="sam3__twi_8h.html#a33bcad0223e531e599c9e19666c33a5e">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_MASK &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_SHIFT)))</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00391"></a>00391 
<a name="l00395"></a>00395 <span class="comment">/*\{*/</span>
<a name="l00396"></a><a class="code" href="sam3__twi_8h.html#a557b0ebdfceee76135cc67cdc284bf20">00396</a> <span class="preprocessor">#define TWI_PTCR_RXTEN BV(0)</span>
<a name="l00397"></a><a class="code" href="sam3__twi_8h.html#a8da797c7bae6c45d007c5e0c7c62474b">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTCR_RXTDIS BV(1)</span>
<a name="l00398"></a><a class="code" href="sam3__twi_8h.html#a2cb9ad4e52b1e62d2bb89cfbc69333a7">00398</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTCR_TXTEN BV(8)</span>
<a name="l00399"></a><a class="code" href="sam3__twi_8h.html#a1f18ac8da479b72f796fa84ce6a35b58">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTCR_TXTDIS BV(9)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00401"></a>00401 
<a name="l00405"></a>00405 <span class="comment">/*\{*/</span>
<a name="l00406"></a><a class="code" href="sam3__twi_8h.html#adb29419def41292adc89a092f6bad11c">00406</a> <span class="preprocessor">#define TWI_PTSR_RXTEN BV(0)</span>
<a name="l00407"></a><a class="code" href="sam3__twi_8h.html#ac67dd5b1c94b7c822c8a8744a51c4321">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_PTSR_TXTEN BV(8)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_TWI_H */</span>
</pre></div></div>
</div>


